
Traffic_Light.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800200  00800200  000002ee  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000027a  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000003  00800200  00800200  000002ee  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000002ee  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000320  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000088  00000000  00000000  00000360  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000fd4  00000000  00000000  000003e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000d33  00000000  00000000  000013bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000005eb  00000000  00000000  000020ef  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000cc  00000000  00000000  000026dc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005e2  00000000  00000000  000027a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000007f  00000000  00000000  00002d8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000058  00000000  00000000  00002e09  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	81 c0       	rjmp	.+258    	; 0x108 <__bad_interrupt>
   6:	00 00       	nop
   8:	7f c0       	rjmp	.+254    	; 0x108 <__bad_interrupt>
   a:	00 00       	nop
   c:	8a c0       	rjmp	.+276    	; 0x122 <__vector_3>
   e:	00 00       	nop
  10:	7b c0       	rjmp	.+246    	; 0x108 <__bad_interrupt>
  12:	00 00       	nop
  14:	79 c0       	rjmp	.+242    	; 0x108 <__bad_interrupt>
  16:	00 00       	nop
  18:	77 c0       	rjmp	.+238    	; 0x108 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	75 c0       	rjmp	.+234    	; 0x108 <__bad_interrupt>
  1e:	00 00       	nop
  20:	73 c0       	rjmp	.+230    	; 0x108 <__bad_interrupt>
  22:	00 00       	nop
  24:	71 c0       	rjmp	.+226    	; 0x108 <__bad_interrupt>
  26:	00 00       	nop
  28:	6f c0       	rjmp	.+222    	; 0x108 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	6d c0       	rjmp	.+218    	; 0x108 <__bad_interrupt>
  2e:	00 00       	nop
  30:	6b c0       	rjmp	.+214    	; 0x108 <__bad_interrupt>
  32:	00 00       	nop
  34:	69 c0       	rjmp	.+210    	; 0x108 <__bad_interrupt>
  36:	00 00       	nop
  38:	67 c0       	rjmp	.+206    	; 0x108 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	65 c0       	rjmp	.+202    	; 0x108 <__bad_interrupt>
  3e:	00 00       	nop
  40:	63 c0       	rjmp	.+198    	; 0x108 <__bad_interrupt>
  42:	00 00       	nop
  44:	61 c0       	rjmp	.+194    	; 0x108 <__bad_interrupt>
  46:	00 00       	nop
  48:	5f c0       	rjmp	.+190    	; 0x108 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	5d c0       	rjmp	.+186    	; 0x108 <__bad_interrupt>
  4e:	00 00       	nop
  50:	5b c0       	rjmp	.+182    	; 0x108 <__bad_interrupt>
  52:	00 00       	nop
  54:	59 c0       	rjmp	.+178    	; 0x108 <__bad_interrupt>
  56:	00 00       	nop
  58:	57 c0       	rjmp	.+174    	; 0x108 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	55 c0       	rjmp	.+170    	; 0x108 <__bad_interrupt>
  5e:	00 00       	nop
  60:	53 c0       	rjmp	.+166    	; 0x108 <__bad_interrupt>
  62:	00 00       	nop
  64:	51 c0       	rjmp	.+162    	; 0x108 <__bad_interrupt>
  66:	00 00       	nop
  68:	4f c0       	rjmp	.+158    	; 0x108 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	4d c0       	rjmp	.+154    	; 0x108 <__bad_interrupt>
  6e:	00 00       	nop
  70:	4b c0       	rjmp	.+150    	; 0x108 <__bad_interrupt>
  72:	00 00       	nop
  74:	49 c0       	rjmp	.+146    	; 0x108 <__bad_interrupt>
  76:	00 00       	nop
  78:	47 c0       	rjmp	.+142    	; 0x108 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	45 c0       	rjmp	.+138    	; 0x108 <__bad_interrupt>
  7e:	00 00       	nop
  80:	43 c0       	rjmp	.+134    	; 0x108 <__bad_interrupt>
  82:	00 00       	nop
  84:	41 c0       	rjmp	.+130    	; 0x108 <__bad_interrupt>
  86:	00 00       	nop
  88:	3f c0       	rjmp	.+126    	; 0x108 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	3d c0       	rjmp	.+122    	; 0x108 <__bad_interrupt>
  8e:	00 00       	nop
  90:	3b c0       	rjmp	.+118    	; 0x108 <__bad_interrupt>
  92:	00 00       	nop
  94:	39 c0       	rjmp	.+114    	; 0x108 <__bad_interrupt>
  96:	00 00       	nop
  98:	37 c0       	rjmp	.+110    	; 0x108 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	35 c0       	rjmp	.+106    	; 0x108 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	33 c0       	rjmp	.+102    	; 0x108 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	31 c0       	rjmp	.+98     	; 0x108 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	2f c0       	rjmp	.+94     	; 0x108 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	2d c0       	rjmp	.+90     	; 0x108 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	2b c0       	rjmp	.+86     	; 0x108 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	29 c0       	rjmp	.+82     	; 0x108 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	27 c0       	rjmp	.+78     	; 0x108 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	25 c0       	rjmp	.+74     	; 0x108 <__bad_interrupt>
  be:	00 00       	nop
  c0:	23 c0       	rjmp	.+70     	; 0x108 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	21 c0       	rjmp	.+66     	; 0x108 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	1f c0       	rjmp	.+62     	; 0x108 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	1d c0       	rjmp	.+58     	; 0x108 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	1b c0       	rjmp	.+54     	; 0x108 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	19 c0       	rjmp	.+50     	; 0x108 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	17 c0       	rjmp	.+46     	; 0x108 <__bad_interrupt>
  da:	00 00       	nop
  dc:	15 c0       	rjmp	.+42     	; 0x108 <__bad_interrupt>
  de:	00 00       	nop
  e0:	13 c0       	rjmp	.+38     	; 0x108 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_clear_bss>:
  f4:	22 e0       	ldi	r18, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	01 c0       	rjmp	.+2      	; 0xfe <.do_clear_bss_start>

000000fc <.do_clear_bss_loop>:
  fc:	1d 92       	st	X+, r1

000000fe <.do_clear_bss_start>:
  fe:	a3 30       	cpi	r26, 0x03	; 3
 100:	b2 07       	cpc	r27, r18
 102:	e1 f7       	brne	.-8      	; 0xfc <.do_clear_bss_loop>
 104:	23 d0       	rcall	.+70     	; 0x14c <main>
 106:	b7 c0       	rjmp	.+366    	; 0x276 <_exit>

00000108 <__bad_interrupt>:
 108:	7b cf       	rjmp	.-266    	; 0x0 <__vectors>

0000010a <interrupt_init>:


void interrupt_init(void)
{
	
	DDRE = DDRE | (1<<PE4);		// Port E.4 for interrupt input (interrupt 4)
 10a:	8d b1       	in	r24, 0x0d	; 13
 10c:	80 61       	ori	r24, 0x10	; 16
 10e:	8d b9       	out	0x0d, r24	; 13
	PORTE = PORTE & (1<<PE4);		// Port E.4 enable pull-up resistor
 110:	8e b1       	in	r24, 0x0e	; 14
 112:	80 71       	andi	r24, 0x10	; 16
 114:	8e b9       	out	0x0e, r24	; 14
	
	EICRB = EICRB | (1<<ISC41) | (1<<ISC40);		// External interrupt 4 for falling edge on DT
 116:	ea e6       	ldi	r30, 0x6A	; 106
 118:	f0 e0       	ldi	r31, 0x00	; 0
 11a:	80 81       	ld	r24, Z
 11c:	83 60       	ori	r24, 0x03	; 3
 11e:	80 83       	st	Z, r24
 120:	08 95       	ret

00000122 <__vector_3>:

}

ISR(INT2_vect)
{
 122:	1f 92       	push	r1
 124:	0f 92       	push	r0
 126:	0f b6       	in	r0, 0x3f	; 63
 128:	0f 92       	push	r0
 12a:	11 24       	eor	r1, r1
 12c:	8f 93       	push	r24
	
	if (PINA & 0x01)
 12e:	00 9b       	sbis	0x00, 0	; 0
 130:	04 c0       	rjmp	.+8      	; 0x13a <__vector_3+0x18>
	{
		CW_direction = 1;
 132:	81 e0       	ldi	r24, 0x01	; 1
 134:	80 93 01 02 	sts	0x0201, r24	; 0x800201 <CW_direction>
 138:	03 c0       	rjmp	.+6      	; 0x140 <__vector_3+0x1e>
	}
	
	else
	{
		CCW_direction = 1;
 13a:	81 e0       	ldi	r24, 0x01	; 1
 13c:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__DATA_REGION_ORIGIN__>
	}
	
 140:	8f 91       	pop	r24
 142:	0f 90       	pop	r0
 144:	0f be       	out	0x3f, r0	; 63
 146:	0f 90       	pop	r0
 148:	1f 90       	pop	r1
 14a:	18 95       	reti

0000014c <main>:
int main(void)
{
	
	
	
	interrupt_init();
 14c:	de df       	rcall	.-68     	; 0x10a <interrupt_init>
	timers_init();
 14e:	4e d0       	rcall	.+156    	; 0x1ec <timers_init>
 150:	81 b1       	in	r24, 0x01	; 1
	
    // ----- Initialize Ports -----
	DDRA = DDRA | (1<<PA2) | (1<<PA1) | (1<<PA0);		// Ports A.0, A.1, and A.2 as output to control traffic light
 152:	87 60       	ori	r24, 0x07	; 7
 154:	81 b9       	out	0x01, r24	; 1
 156:	82 b1       	in	r24, 0x02	; 2
	PORTA = PORTA & ~((1<<PA2) | (1<<PA1) | (1<<PA0));		// Ports A.0, A.1, and A.2 initial state
 158:	88 7f       	andi	r24, 0xF8	; 248
 15a:	82 b9       	out	0x02, r24	; 2
 15c:	8d b3       	in	r24, 0x1d	; 29
	
	
    while (1)
    {
			
		EIMSK = EIMSK | (1<<INT4);		// Enable interrupt 4
 15e:	80 61       	ori	r24, 0x10	; 16
 160:	8d bb       	out	0x1d, r24	; 29
 162:	84 e0       	ldi	r24, 0x04	; 4
		
		PORTA = green_light;		// Green light
 164:	82 b9       	out	0x02, r24	; 2
		dont_walk_signal();		// Don't walk signal
 166:	69 d0       	rcall	.+210    	; 0x23a <dont_walk_signal>
		
		delay_in_ms(10000);
 168:	80 e1       	ldi	r24, 0x10	; 16
 16a:	97 e2       	ldi	r25, 0x27	; 39
 16c:	20 d0       	rcall	.+64     	; 0x1ae <delay_in_ms>
 16e:	82 e0       	ldi	r24, 0x02	; 2
		PORTA = yellow_light;
 170:	82 b9       	out	0x02, r24	; 2
		delay_in_ms(4000);
 172:	80 ea       	ldi	r24, 0xA0	; 160
 174:	9f e0       	ldi	r25, 0x0F	; 15
 176:	1b d0       	rcall	.+54     	; 0x1ae <delay_in_ms>
		PORTA = red_light;
 178:	81 e0       	ldi	r24, 0x01	; 1
		delay_in_ms(2000);
 17a:	82 b9       	out	0x02, r24	; 2
 17c:	80 ed       	ldi	r24, 0xD0	; 208
 17e:	97 e0       	ldi	r25, 0x07	; 7
		walk_signal();
 180:	16 d0       	rcall	.+44     	; 0x1ae <delay_in_ms>
		delay_in_ms(5000);
 182:	4c d0       	rcall	.+152    	; 0x21c <walk_signal>
 184:	88 e8       	ldi	r24, 0x88	; 136
		for (uint8_t i = 1; i <= 9; i++)
 186:	93 e1       	ldi	r25, 0x13	; 19
		{
			dont_walk_signal();
 188:	12 d0       	rcall	.+36     	; 0x1ae <delay_in_ms>
 18a:	c1 e0       	ldi	r28, 0x01	; 1
			delay_in_ms(500);
 18c:	09 c0       	rjmp	.+18     	; 0x1a0 <main+0x54>
 18e:	55 d0       	rcall	.+170    	; 0x23a <dont_walk_signal>
 190:	84 ef       	ldi	r24, 0xF4	; 244
			off();
 192:	91 e0       	ldi	r25, 0x01	; 1
			delay_in_ms(500);
 194:	0c d0       	rcall	.+24     	; 0x1ae <delay_in_ms>
 196:	62 d0       	rcall	.+196    	; 0x25c <off>
 198:	84 ef       	ldi	r24, 0xF4	; 244
 19a:	91 e0       	ldi	r25, 0x01	; 1
		delay_in_ms(4000);
		PORTA = red_light;
		delay_in_ms(2000);
		walk_signal();
		delay_in_ms(5000);
		for (uint8_t i = 1; i <= 9; i++)
 19c:	08 d0       	rcall	.+16     	; 0x1ae <delay_in_ms>
 19e:	cf 5f       	subi	r28, 0xFF	; 255
 1a0:	ca 30       	cpi	r28, 0x0A	; 10
			dont_walk_signal();
			delay_in_ms(500);
			off();
			delay_in_ms(500);
		}
		dont_walk_signal();
 1a2:	a8 f3       	brcs	.-22     	; 0x18e <main+0x42>
 1a4:	4a d0       	rcall	.+148    	; 0x23a <dont_walk_signal>
		delay_in_ms(2000);
 1a6:	80 ed       	ldi	r24, 0xD0	; 208
 1a8:	97 e0       	ldi	r25, 0x07	; 7
 1aa:	01 d0       	rcall	.+2      	; 0x1ae <delay_in_ms>
 1ac:	d7 cf       	rjmp	.-82     	; 0x15c <main+0x10>

000001ae <delay_in_ms>:

// ----- Variables -----
uint8_t time_in_ms;

void delay_in_ms(uint16_t time_in_ms)
{
 1ae:	fc 01       	movw	r30, r24

	for (uint16_t a = 1; a <= time_in_ms; a++)
 1b0:	41 e0       	ldi	r20, 0x01	; 1
 1b2:	50 e0       	ldi	r21, 0x00	; 0
 1b4:	17 c0       	rjmp	.+46     	; 0x1e4 <delay_in_ms+0x36>
	{
		
		TCNT0 = 6;		// Pre-load count to delay 1 ms with a clock pre-scale of 64
 1b6:	96 e0       	ldi	r25, 0x06	; 6
 1b8:	96 bd       	out	0x26, r25	; 38
		TCCR0B = TCCR0B | (1<<CS31) | (1<<CS30);		// Pre-scale clock by 64 and start counting
 1ba:	95 b5       	in	r25, 0x25	; 37
 1bc:	93 60       	ori	r25, 0x03	; 3
 1be:	95 bd       	out	0x25, r25	; 37
		
		while (!(TIFR0 & (1<<TOV0)))		// Timer hasn't reached maximum
 1c0:	a8 9b       	sbis	0x15, 0	; 21
 1c2:	fe cf       	rjmp	.-4      	; 0x1c0 <delay_in_ms+0x12>
		{
			
		}
		
		TCCR0B = TCCR0B & ~( (1<<CS31) | (1<<CS30) );		// Stop counting
 1c4:	95 b5       	in	r25, 0x25	; 37
 1c6:	9c 7f       	andi	r25, 0xFC	; 252
 1c8:	95 bd       	out	0x25, r25	; 37
		
		TIFR0 = TIFR0 | (1<<TIFR0);		// Remove flag
 1ca:	95 b3       	in	r25, 0x15	; 21
 1cc:	65 b3       	in	r22, 0x15	; 21
 1ce:	21 e0       	ldi	r18, 0x01	; 1
 1d0:	30 e0       	ldi	r19, 0x00	; 0
 1d2:	02 c0       	rjmp	.+4      	; 0x1d8 <delay_in_ms+0x2a>
 1d4:	22 0f       	add	r18, r18
 1d6:	33 1f       	adc	r19, r19
 1d8:	6a 95       	dec	r22
 1da:	e2 f7       	brpl	.-8      	; 0x1d4 <delay_in_ms+0x26>
 1dc:	29 2b       	or	r18, r25
 1de:	25 bb       	out	0x15, r18	; 21
uint8_t time_in_ms;

void delay_in_ms(uint16_t time_in_ms)
{

	for (uint16_t a = 1; a <= time_in_ms; a++)
 1e0:	4f 5f       	subi	r20, 0xFF	; 255
 1e2:	5f 4f       	sbci	r21, 0xFF	; 255
 1e4:	e4 17       	cp	r30, r20
 1e6:	f5 07       	cpc	r31, r21
 1e8:	30 f7       	brcc	.-52     	; 0x1b6 <delay_in_ms+0x8>
		
		TIFR0 = TIFR0 | (1<<TIFR0);		// Remove flag
		
	}

}
 1ea:	08 95       	ret

000001ec <timers_init>:
{
	
	
	
	// ----- Timer 0 (Normal Mode) -----
	TCCR0A = TCCR0A | 0x00;		// Set waveform generation mode
 1ec:	84 b5       	in	r24, 0x24	; 36
 1ee:	84 bd       	out	0x24, r24	; 36
	
	TCCR0B = TCCR0B | 0x00;		// Timer shouldn't be active
 1f0:	85 b5       	in	r24, 0x25	; 37
 1f2:	85 bd       	out	0x25, r24	; 37
	// ----------
	
	
	
	// ----- Timer 1 (PWM, Phase Correct, 8-bit) -----
	DDRB = DDRB | (1<<PB7) | (1<<PB6) | (1<<PB5);		// Configure Port E.5, E.6, and E.7 for OC1A, OC1B, and OC1C outputs
 1f4:	84 b1       	in	r24, 0x04	; 4
 1f6:	80 6e       	ori	r24, 0xE0	; 224
 1f8:	84 b9       	out	0x04, r24	; 4
	PORTB = DDRB & ~((1<<PB7) | (1<<PB6) | (1<<PB5));		// Ports E.5, E.6, and E.7 initial state
 1fa:	84 b1       	in	r24, 0x04	; 4
 1fc:	8f 71       	andi	r24, 0x1F	; 31
 1fe:	85 b9       	out	0x05, r24	; 5
	
	TCCR1A = TCCR1A | (1<<WGM10);		// Set waveform generation mode
 200:	e0 e8       	ldi	r30, 0x80	; 128
 202:	f0 e0       	ldi	r31, 0x00	; 0
 204:	80 81       	ld	r24, Z
 206:	81 60       	ori	r24, 0x01	; 1
 208:	80 83       	st	Z, r24
	
	TCCR1A = TCCR1A | (1<<COM1A1) | (1<<COM1A0) | (1<<COM1B1) | (1<<COM1B0) | (1<<COM1C1) | (1<<COM1C0);		// Set OC1A, OC1B, and OC1C on OCR values during up counting, clear all three on OCR values during down counting 
 20a:	80 81       	ld	r24, Z
 20c:	8c 6f       	ori	r24, 0xFC	; 252
 20e:	80 83       	st	Z, r24
	
	TCCR1B = TCCR1B | (1<<CS11) | (1<<CS10);		// Pre-scale clock by 64 and start counting
 210:	e1 e8       	ldi	r30, 0x81	; 129
 212:	f0 e0       	ldi	r31, 0x00	; 0
 214:	80 81       	ld	r24, Z
 216:	83 60       	ori	r24, 0x03	; 3
 218:	80 83       	st	Z, r24
 21a:	08 95       	ret

0000021c <walk_signal>:
	
}

void walk_signal(void)
{
	OCR1A = 127;
 21c:	8f e7       	ldi	r24, 0x7F	; 127
 21e:	90 e0       	ldi	r25, 0x00	; 0
 220:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7c0089>
 224:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7c0088>
	OCR1B = 127;
 228:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__TEXT_REGION_LENGTH__+0x7c008b>
 22c:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x7c008a>
	OCR1C = 127;
 230:	90 93 8d 00 	sts	0x008D, r25	; 0x80008d <__TEXT_REGION_LENGTH__+0x7c008d>
 234:	80 93 8c 00 	sts	0x008C, r24	; 0x80008c <__TEXT_REGION_LENGTH__+0x7c008c>
 238:	08 95       	ret

0000023a <dont_walk_signal>:
}

void dont_walk_signal(void)
{
	OCR1A = 127;
 23a:	8f e7       	ldi	r24, 0x7F	; 127
 23c:	90 e0       	ldi	r25, 0x00	; 0
 23e:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7c0089>
 242:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7c0088>
	OCR1B = 7;
 246:	87 e0       	ldi	r24, 0x07	; 7
 248:	90 e0       	ldi	r25, 0x00	; 0
 24a:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__TEXT_REGION_LENGTH__+0x7c008b>
 24e:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x7c008a>
	OCR1C = 0;
 252:	10 92 8d 00 	sts	0x008D, r1	; 0x80008d <__TEXT_REGION_LENGTH__+0x7c008d>
 256:	10 92 8c 00 	sts	0x008C, r1	; 0x80008c <__TEXT_REGION_LENGTH__+0x7c008c>
 25a:	08 95       	ret

0000025c <off>:
}

void off(void)
{
	OCR1A = 0;
 25c:	10 92 89 00 	sts	0x0089, r1	; 0x800089 <__TEXT_REGION_LENGTH__+0x7c0089>
 260:	10 92 88 00 	sts	0x0088, r1	; 0x800088 <__TEXT_REGION_LENGTH__+0x7c0088>
	OCR1B = 0;
 264:	10 92 8b 00 	sts	0x008B, r1	; 0x80008b <__TEXT_REGION_LENGTH__+0x7c008b>
 268:	10 92 8a 00 	sts	0x008A, r1	; 0x80008a <__TEXT_REGION_LENGTH__+0x7c008a>
	OCR1C = 0;
 26c:	10 92 8d 00 	sts	0x008D, r1	; 0x80008d <__TEXT_REGION_LENGTH__+0x7c008d>
 270:	10 92 8c 00 	sts	0x008C, r1	; 0x80008c <__TEXT_REGION_LENGTH__+0x7c008c>
 274:	08 95       	ret

00000276 <_exit>:
 276:	f8 94       	cli

00000278 <__stop_program>:
 278:	ff cf       	rjmp	.-2      	; 0x278 <__stop_program>
