#! /c/iverilog/bin/vvp
:ivl_version "0.9.6 " "(v0_9_6)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_006DE8E8 .scope module, "tb_mips" "tb_mips" 2 3;
 .timescale -9 -12;
v00755BC8_0 .var "clk", 0 0;
v00755C20_0 .var "rst", 0 0;
S_006DF0E0 .scope module, "uut" "mips" 2 10, 3 3, S_006DE8E8;
 .timescale -9 -10;
v007533E8_0 .net *"_s0", 31 0, L_00755C78; 1 drivers
v00753440_0 .net *"_s24", 15 0, L_007560F0; 1 drivers
v00753498_0 .net *"_s26", 13 0, L_00756098; 1 drivers
v007534F0_0 .net *"_s28", 1 0, C4<00>; 1 drivers
v00753548_0 .net *"_s3", 15 0, C4<0000000000000000>; 1 drivers
v007535A0_0 .net *"_s4", 31 0, C4<00000000000000000000000000000010>; 1 drivers
v007535F8_0 .net *"_s6", 31 0, L_00755CD0; 1 drivers
v00753650_0 .net "alu_a_ex", 15 0, L_007561A0; 1 drivers
v007536A8_0 .var "alu_b_ex", 15 0;
v00753700_0 .var "alu_ctrl", 3 0;
v00753758_0 .net "alu_out_ex", 15 0, v007519F0_0; 1 drivers
v007537B0_0 .net "alu_out_m", 15 0, v00751020_0; 1 drivers
v00753808_0 .net "alu_out_wb", 15 0, v006E6848_0; 1 drivers
v00753860_0 .net "aluop", 2 0, v00752758_0; 1 drivers
v007538B8_0 .net "aluop_ex", 2 0, v00751AF8_0; 1 drivers
v00753910_0 .net "alusrc_a", 0 0, v007527B0_0; 1 drivers
v00753998_0 .net "alusrc_a_ex", 0 0, v00751BA8_0; 1 drivers
v007539F0_0 .net "alusrc_b", 1 0, v00752808_0; 1 drivers
v00753A48_0 .net "alusrc_b_ex", 1 0, v00751C58_0; 1 drivers
v00753AA0_0 .net "branch", 0 0, v00752860_0; 1 drivers
v00753AF8_0 .net "branch_ex", 0 0, v00751D08_0; 1 drivers
v00753B50_0 .net "clk", 0 0, v00755BC8_0; 1 drivers
v00753BA8_0 .net "dst_ex", 2 0, L_007561F8; 1 drivers
v00753C00_0 .net "dst_m", 2 0, v00751288_0; 1 drivers
v00753C58_0 .net "dst_wb", 2 0, v00750A48_0; 1 drivers
v00753CB0_0 .net "funct", 2 0, L_00756040; 1 drivers
v00753D08_0 .net "halt", 0 0, v007528B8_0; 1 drivers
v00753D60_0 .net "halt_ex", 0 0, v00751E10_0; 1 drivers
v00753DB8_0 .net "halt_m", 0 0, v007511D8_0; 1 drivers
v00753E10_0 .net "halt_wb", 0 0, v00750998_0; 1 drivers
v00753E68_0 .net "instr", 15 0, v007532E0_0; 1 drivers
v00753EC0_0 .net "instr_id", 15 0, v007531D8_0; 1 drivers
v00753F18_0 .net "jump", 0 0, v00752910_0; 1 drivers
v00753F70_0 .net "jump_addr_ex", 11 0, v00752078_0; 1 drivers
v00753FC8_0 .net "jump_addr_id", 11 0, L_00755F38; 1 drivers
v00754020_0 .net "jump_ex", 0 0, v007520D0_0; 1 drivers
v00754078_0 .net "jump_m", 0 0, v00751338_0; 1 drivers
v007540D0_0 .net "mem_data", 15 0, L_007562A8; 1 drivers
v00754128_0 .net "mem_data_wb", 15 0, v00750BA8_0; 1 drivers
v00754180_0 .net "mem_read", 0 0, v00752998_0; 1 drivers
v007541D8_0 .net "mem_read_ex", 0 0, v00752180_0; 1 drivers
v00754230_0 .net "mem_read_m", 0 0, v007513E8_0; 1 drivers
v00754288_0 .net "mem_write", 0 0, v007529F0_0; 1 drivers
v007542E0_0 .net "mem_write_ex", 0 0, v00752230_0; 1 drivers
v00754338_0 .net "mem_write_m", 0 0, v00751498_0; 1 drivers
v00754390_0 .net "memtoreg", 0 0, v00752A48_0; 1 drivers
v007543E8_0 .net "memtoreg_ex", 0 0, v007522E0_0; 1 drivers
v00754440_0 .net "memtoreg_m", 0 0, v00751548_0; 1 drivers
v00754498_0 .net "memtoreg_wb", 0 0, v00750AF8_0; 1 drivers
v007544F0_0 .var "next_pc", 15 0;
v00754548_0 .net "opcode", 3 0, L_00755D80; 1 drivers
v007545A0_0 .var "pc", 15 0;
v007545F8_0 .net "pc_branch_ex", 15 0, L_00756148; 1 drivers
v00754650_0 .net "pc_branch_m", 15 0, v007515F8_0; 1 drivers
v007546A8_0 .net "pc_plus2_ex", 15 0, v00752390_0; 1 drivers
v00754700_0 .net "pc_plus2_id", 15 0, v00753288_0; 1 drivers
v00754758_0 .net "pc_plus2_if", 15 0, L_00755D28; 1 drivers
v007547B0_0 .net "pcsrc", 0 0, L_00756B10; 1 drivers
v00754808_0 .net "rd", 2 0, L_00755EE0; 1 drivers
v00754860_0 .net "rd_ex", 2 0, v00751EC0_0; 1 drivers
v007548B8_0 .net "reg_a_ex", 15 0, v00752440_0; 1 drivers
v00754910_0 .net "reg_a_id", 15 0, L_00756790; 1 drivers
v00755598_0 .net "reg_b_ex", 15 0, v007524F0_0; 1 drivers
v007555F0_0 .net "reg_b_id", 15 0, L_00755460; 1 drivers
v00755648_0 .net "reg_b_m", 15 0, v00751700_0; 1 drivers
v007556A0_0 .net "reg_dst", 0 0, v00752AF8_0; 1 drivers
v007556F8_0 .net "reg_dst_ex", 0 0, v007525A0_0; 1 drivers
v00755750_0 .net "reg_write", 0 0, v00752B50_0; 1 drivers
v007557A8_0 .net "reg_write_ex", 0 0, v00752650_0; 1 drivers
v00755800_0 .net "reg_write_m", 0 0, v007517B0_0; 1 drivers
v00755858_0 .net "reg_write_wb", 0 0, v00750C58_0; 1 drivers
v007558B0_0 .net "rs", 2 0, L_00755DD8; 1 drivers
v00755908_0 .net "rst", 0 0, v00755C20_0; 1 drivers
v00755960_0 .net "rt", 2 0, L_00755E30; 1 drivers
v007559B8_0 .net "rt_ex", 2 0, v00751F70_0; 1 drivers
v00755A10_0 .net "sign_extend", 5 0, L_00755E88; 1 drivers
v00755A68_0 .net "sign_extended", 15 0, v00752C58_0; 1 drivers
v00755AC0_0 .net "sign_extended_ex", 15 0, v00752700_0; 1 drivers
v00755B18_0 .net "wb", 15 0, L_00756300; 1 drivers
v00755B70_0 .net "zero", 0 0, v00751A48_0; 1 drivers
E_006E5EA0 .event edge, v00751998_0, v00751AF8_0, v00753CB0_0;
E_006E6240/0 .event edge, v00752700_0, v00752078_0, v007516A8_0, v00751910_0;
E_006E6240/1 .event edge, v00751C58_0;
E_006E6240 .event/or E_006E6240/0, E_006E6240/1;
E_006E5D60 .event posedge, v00755908_0, v006ED228_0;
E_006E5D80/0 .event edge, v007515F8_0, v00750FC8_0, v00753230_0, v007544F0_0;
E_006E5D80/1 .event edge, v00751338_0, v00751650_0;
E_006E5D80 .event/or E_006E5D80/0, E_006E5D80/1;
L_00755C78 .concat [ 16 16 0 0], v007545A0_0, C4<0000000000000000>;
L_00755CD0 .arith/sum 32, L_00755C78, C4<00000000000000000000000000000010>;
L_00755D28 .part L_00755CD0, 0, 16;
L_00755D80 .part v007531D8_0, 12, 4;
L_00755DD8 .part v007531D8_0, 9, 3;
L_00755E30 .part v007531D8_0, 6, 3;
L_00755E88 .part v007531D8_0, 0, 6;
L_00755EE0 .part v007531D8_0, 3, 3;
L_00755F38 .part v007531D8_0, 0, 12;
L_00756040 .part v00752700_0, 0, 3;
L_00756098 .part v00752700_0, 0, 14;
L_007560F0 .concat [ 2 14 0 0], C4<00>, L_00756098;
L_00756148 .arith/sum 16, v00752390_0, L_007560F0;
L_007561A0 .functor MUXZ 16, v00752440_0, v00752390_0, v00751BA8_0, C4<>;
L_007561F8 .functor MUXZ 3, v00751F70_0, v00751EC0_0, v007525A0_0, C4<>;
L_00756300 .functor MUXZ 16, v006E6848_0, v00750BA8_0, v00750AF8_0, C4<>;
S_006E4850 .scope module, "instr_memory" "instr_memory" 3 58, 4 3, S_006DF0E0;
 .timescale -9 -10;
v007532E0_0 .var "instr", 15 0;
v00753338 .array "instr_mem", 0 511, 15 0;
v00753390_0 .net "pc", 15 0, v007545A0_0; 1 drivers
E_0071B328 .event edge, v00753180_0, v00753390_0;
S_006E48D8 .scope module, "IFID" "IFID" 3 59, 5 3, S_006DF0E0;
 .timescale -9 -10;
v00753128_0 .alias "clk", 0 0, v00753B50_0;
v00753180_0 .alias "instr", 15 0, v00753E68_0;
v007531D8_0 .var "instr_reg", 15 0;
v00753230_0 .alias "pc_plus2in", 15 0, v00754758_0;
v00753288_0 .var "pc_plus2reg", 15 0;
S_006E4960 .scope module, "regfile" "regfile" 3 69, 6 3, S_006DF0E0;
 .timescale -9 -10;
L_00756790 .functor BUFZ 16, L_00755F90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00755460 .functor BUFZ 16, L_00755FE8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00752CB0 .array "RF", 0 7, 15 0;
v00752D08_0 .net *"_s0", 15 0, L_00755F90; 1 drivers
v00752D60_0 .net *"_s4", 15 0, L_00755FE8; 1 drivers
v00752DB8_0 .alias "clk", 0 0, v00753B50_0;
v00752E10_0 .alias "halt", 0 0, v00753E10_0;
v00752E68_0 .var "i", 3 0;
v00752EC0_0 .alias "read_data1", 15 0, v00754910_0;
v00752F18_0 .alias "read_data2", 15 0, v007555F0_0;
v00752F70_0 .alias "read_reg1", 2 0, v007558B0_0;
v00752FC8_0 .alias "read_reg2", 2 0, v00755960_0;
v00753020_0 .alias "reg_write", 0 0, v00755858_0;
v00753078_0 .alias "write_data", 15 0, v00755B18_0;
v007530D0_0 .alias "write_reg", 2 0, v00753C58_0;
L_00755F90 .array/port v00752CB0, L_00755DD8;
L_00755FE8 .array/port v00752CB0, L_00755E30;
S_006E4C08 .scope module, "sign_extender" "sign_extender" 3 70, 7 3, S_006DF0E0;
 .timescale -9 -10;
v00752BA8_0 .alias "clk", 0 0, v00753B50_0;
v00752C00_0 .alias "extend", 5 0, v00755A10_0;
v00752C58_0 .var "extended", 15 0;
S_006E4EB0 .scope module, "control" "control" 3 71, 8 3, S_006DF0E0;
 .timescale -9 -10;
v00752758_0 .var "aluop", 2 0;
v007527B0_0 .var "alusrc_a", 0 0;
v00752808_0 .var "alusrc_b", 1 0;
v00752860_0 .var "branch", 0 0;
v007528B8_0 .var "halt", 0 0;
v00752910_0 .var "jump", 0 0;
v00752998_0 .var "mem_read", 0 0;
v007529F0_0 .var "mem_write", 0 0;
v00752A48_0 .var "memtoreg", 0 0;
v00752AA0_0 .alias "opcode", 3 0, v00754548_0;
v00752AF8_0 .var "reg_dst", 0 0;
v00752B50_0 .var "reg_write", 0 0;
E_0071B088 .event edge, v00752AA0_0;
S_006E4F38 .scope module, "IDEX" "IDEX" 3 73, 9 3, S_006DF0E0;
 .timescale -9 -10;
v00751AA0_0 .alias "aluop", 2 0, v00753860_0;
v00751AF8_0 .var "aluop_reg", 2 0;
v00751B50_0 .alias "alusrc_a", 0 0, v00753910_0;
v00751BA8_0 .var "alusrc_a_reg", 0 0;
v00751C00_0 .alias "alusrc_b", 1 0, v007539F0_0;
v00751C58_0 .var "alusrc_b_reg", 1 0;
v00751CB0_0 .alias "branch", 0 0, v00753AA0_0;
v00751D08_0 .var "branch_reg", 0 0;
v00751D60_0 .alias "clk", 0 0, v00753B50_0;
v00751DB8_0 .alias "halt", 0 0, v00753D08_0;
v00751E10_0 .var "halt_reg", 0 0;
v00751E68_0 .alias "instr_rd", 2 0, v00754808_0;
v00751EC0_0 .var "instr_rd_reg", 2 0;
v00751F18_0 .alias "intr_rt", 2 0, v00755960_0;
v00751F70_0 .var "intr_rt_reg", 2 0;
v00751FC8_0 .alias "jump", 0 0, v00753F18_0;
v00752020_0 .alias "jump_addr", 11 0, v00753FC8_0;
v00752078_0 .var "jump_addr_reg", 11 0;
v007520D0_0 .var "jump_reg", 0 0;
v00752128_0 .alias "mem_read", 0 0, v00754180_0;
v00752180_0 .var "mem_read_reg", 0 0;
v007521D8_0 .alias "mem_write", 0 0, v00754288_0;
v00752230_0 .var "mem_write_reg", 0 0;
v00752288_0 .alias "memtoreg", 0 0, v00754390_0;
v007522E0_0 .var "memtoreg_reg", 0 0;
v00752338_0 .alias "pc_plus2", 15 0, v00754700_0;
v00752390_0 .var "pc_plus2_reg", 15 0;
v007523E8_0 .alias "read_data1", 15 0, v00754910_0;
v00752440_0 .var "read_data1_reg", 15 0;
v00752498_0 .alias "read_data2", 15 0, v007555F0_0;
v007524F0_0 .var "read_data2_reg", 15 0;
v00752548_0 .alias "reg_dst", 0 0, v007556A0_0;
v007525A0_0 .var "reg_dst_reg", 0 0;
v007525F8_0 .alias "reg_write", 0 0, v00755750_0;
v00752650_0 .var "reg_write_reg", 0 0;
v007526A8_0 .alias "sign_extend", 15 0, v00755A68_0;
v00752700_0 .var "sign_extend_reg", 15 0;
S_006E4FC0 .scope module, "alu" "alu" 3 113, 10 3, S_006DF0E0;
 .timescale -9 -10;
v007518B8_0 .alias "alu_a", 15 0, v00753650_0;
v00751910_0 .net "alu_b", 15 0, v007536A8_0; 1 drivers
v00751998_0 .net "alu_ctrl", 3 0, v00753700_0; 1 drivers
v007519F0_0 .var "alu_out", 15 0;
v00751A48_0 .var "zero", 0 0;
E_006E6160 .event edge, v00751910_0, v007518B8_0, v00751998_0;
S_006E5268 .scope module, "EXMEM" "EXMEM" 3 114, 11 3, S_006DF0E0;
 .timescale -9 -10;
L_00756B10 .functor AND 1, v007510D0_0, v00751860_0, C4<1>, C4<1>;
v00750FC8_0 .alias "alu_out", 15 0, v00753758_0;
v00751020_0 .var "alu_out_reg", 15 0;
v00751078_0 .alias "branch", 0 0, v00753AF8_0;
v007510D0_0 .var "branch_reg", 0 0;
v00751128_0 .alias "clk", 0 0, v00753B50_0;
v00751180_0 .alias "halt", 0 0, v00753D60_0;
v007511D8_0 .var "halt_reg", 0 0;
v00751230_0 .alias "instr_rd", 2 0, v00753BA8_0;
v00751288_0 .var "instr_rd_reg", 2 0;
v007512E0_0 .alias "jump", 0 0, v00754020_0;
v00751338_0 .var "jump_reg", 0 0;
v00751390_0 .alias "mem_read", 0 0, v007541D8_0;
v007513E8_0 .var "mem_read_reg", 0 0;
v00751440_0 .alias "mem_write", 0 0, v007542E0_0;
v00751498_0 .var "mem_write_reg", 0 0;
v007514F0_0 .alias "memtoreg", 0 0, v007543E8_0;
v00751548_0 .var "memtoreg_reg", 0 0;
v007515A0_0 .alias "pc_branch", 15 0, v007545F8_0;
v007515F8_0 .var "pc_branch_reg", 15 0;
v00751650_0 .alias "pcsrc", 0 0, v007547B0_0;
v007516A8_0 .alias "reg_out", 15 0, v00755598_0;
v00751700_0 .var "reg_out_reg", 15 0;
v00751758_0 .alias "reg_write", 0 0, v007557A8_0;
v007517B0_0 .var "reg_write_reg", 0 0;
v00751808_0 .alias "zero", 0 0, v00755B70_0;
v00751860_0 .var "zero_reg", 0 0;
S_006E4630 .scope module, "data_mem" "data_mem" 3 120, 12 3, S_006DF0E0;
 .timescale -9 -10;
v00750CB0_0 .net *"_s0", 15 0, L_00756250; 1 drivers
v00750D08_0 .net *"_s2", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v00750D60_0 .alias "addr", 15 0, v007537B0_0;
v00750DB8_0 .var "i", 8 0;
v00750E10 .array "mem", 0 255, 15 0;
v00750E68_0 .alias "mem_read", 0 0, v00754230_0;
v00750EC0_0 .alias "mem_write", 0 0, v00754338_0;
v00750F18_0 .alias "read_data", 15 0, v007540D0_0;
v00750F70_0 .alias "write_data", 15 0, v00755648_0;
E_006E6040 .event edge, v00750EC0_0;
L_00756250 .array/port v00750E10, v00751020_0;
L_007562A8 .functor MUXZ 16, C4<zzzzzzzzzzzzzzzz>, L_00756250, v007513E8_0, C4<>;
S_006DFDA0 .scope module, "MEMWB" "MEMWB" 3 121, 13 3, S_006DF0E0;
 .timescale -9 -10;
v00718FF8_0 .alias "alu_out", 15 0, v007537B0_0;
v006E6848_0 .var "alu_out_reg", 15 0;
v006ED228_0 .alias "clk", 0 0, v00753B50_0;
v006FB878_0 .alias "halt", 0 0, v00753DB8_0;
v00750998_0 .var "halt_reg", 0 0;
v007509F0_0 .alias "instr_rd", 2 0, v00753C00_0;
v00750A48_0 .var "instr_rd_reg", 2 0;
v00750AA0_0 .alias "memtoreg", 0 0, v00754440_0;
v00750AF8_0 .var "memtoreg_reg", 0 0;
v00750B50_0 .alias "read_data", 15 0, v007540D0_0;
v00750BA8_0 .var "read_data_reg", 15 0;
v00750C00_0 .alias "reg_write", 0 0, v00755800_0;
v00750C58_0 .var "reg_write_reg", 0 0;
E_006E6080 .event posedge, v006ED228_0;
    .scope S_006E4850;
T_0 ;
    %wait E_0071B328;
    %ix/getv 3, v00753390_0;
    %load/av 8, v00753338, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v007532E0_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_006E48D8;
T_1 ;
    %wait E_006E6080;
    %load/v 8, v00753180_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v007531D8_0, 0, 8;
    %load/v 8, v00753230_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v00753288_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_006E4960;
T_2 ;
    %set/v v00752E68_0, 0, 4;
T_2.0 ;
    %load/v 8, v00752E68_0, 4;
    %mov 12, 0, 1;
   %cmpi/u 8, 7, 5;
    %or 5, 4, 1;
    %jmp/0xz T_2.1, 5;
    %load/v 8, v00752E68_0, 4;
    %mov 12, 0, 12;
    %ix/getv 3, v00752E68_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v00752CB0, 8, 16;
t_0 ;
    %load/v 8, v00752E68_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %set/v v00752E68_0, 8, 4;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_006E4960;
T_3 ;
    %wait E_006E6080;
    %load/v 8, v00753020_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v00753078_0, 16;
    %ix/getv 3, v007530D0_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00752CB0, 0, 8;
t_1 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_006E4C08;
T_4 ;
    %wait E_006E6080;
    %load/v 8, v00752C00_0, 6;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.0, 4;
    %load/x1p 34, v00752C00_0, 1;
    %jmp T_4.1;
T_4.0 ;
    %mov 34, 2, 1;
T_4.1 ;
    %mov 24, 34, 1; Move signal select into place
    %mov 33, 24, 1; Repetition 10
    %mov 32, 24, 1; Repetition 9
    %mov 31, 24, 1; Repetition 8
    %mov 30, 24, 1; Repetition 7
    %mov 29, 24, 1; Repetition 6
    %mov 28, 24, 1; Repetition 5
    %mov 27, 24, 1; Repetition 4
    %mov 26, 24, 1; Repetition 3
    %mov 25, 24, 1; Repetition 2
    %mov 14, 24, 10;
    %ix/load 0, 16, 0;
    %assign/v0 v00752C58_0, 0, 8;
    %jmp T_4;
    .thread T_4;
    .scope S_006E4EB0;
T_5 ;
    %set/v v00752A48_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_006E4EB0;
T_6 ;
    %set/v v00752B50_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_006E4EB0;
T_7 ;
    %set/v v00752998_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_006E4EB0;
T_8 ;
    %set/v v007529F0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_006E4EB0;
T_9 ;
    %set/v v00752860_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_006E4EB0;
T_10 ;
    %set/v v00752AF8_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_006E4EB0;
T_11 ;
    %set/v v00752910_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_006E4EB0;
T_12 ;
    %set/v v007527B0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_006E4EB0;
T_13 ;
    %set/v v007528B8_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_006E4EB0;
T_14 ;
    %set/v v00752758_0, 0, 3;
    %end;
    .thread T_14;
    .scope S_006E4EB0;
T_15 ;
    %set/v v00752808_0, 0, 2;
    %end;
    .thread T_15;
    .scope S_006E4EB0;
T_16 ;
    %wait E_0071B088;
    %load/v 8, v00752AA0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_16.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_16.1, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_16.2, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_16.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_16.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_16.5, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_16.6, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_16.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_16.8, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_16.9, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v00752AF8_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v007527B0_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v00752808_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v00752A48_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v00752B50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007529F0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007528B8_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v00752758_0, 0, 2;
    %jmp T_16.11;
T_16.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00752AF8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007527B0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v00752808_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752A48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752B50_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00752998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007529F0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00752860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007528B8_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00752758_0, 0, 8;
    %jmp T_16.11;
T_16.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00752AF8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007527B0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v00752808_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752A48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752B50_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00752998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007529F0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00752860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007528B8_0, 0, 0;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00752758_0, 0, 8;
    %jmp T_16.11;
T_16.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00752AF8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007527B0_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v00752808_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00752A48_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00752B50_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00752998_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007529F0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007528B8_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v00752758_0, 0, 0;
    %jmp T_16.11;
T_16.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00752AF8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007527B0_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v00752808_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00752A48_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00752B50_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00752998_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007529F0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007528B8_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v00752758_0, 0, 0;
    %jmp T_16.11;
T_16.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00752AF8_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v007527B0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v00752808_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00752A48_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v00752B50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007529F0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00752860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007528B8_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v00752758_0, 0, 0;
    %jmp T_16.11;
T_16.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00752AF8_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v007527B0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v00752808_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00752A48_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v00752B50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007529F0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00752860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007528B8_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v00752758_0, 0, 0;
    %jmp T_16.11;
T_16.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00752AF8_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v007527B0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v00752808_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00752A48_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v00752B50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007529F0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752860_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00752910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007528B8_0, 0, 0;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00752758_0, 0, 8;
    %jmp T_16.11;
T_16.7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00752AF8_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v007527B0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v00752808_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00752A48_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v00752B50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007529F0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752860_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00752910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007528B8_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v00752758_0, 0, 1;
    %jmp T_16.11;
T_16.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00752AF8_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v007527B0_0, 0, 1;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v00752808_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00752A48_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v00752B50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007529F0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752910_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007528B8_0, 0, 0;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00752758_0, 0, 8;
    %jmp T_16.11;
T_16.9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00752AF8_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v007527B0_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v00752808_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v00752A48_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v00752B50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007529F0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00752910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007528B8_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v00752758_0, 0, 2;
    %jmp T_16.11;
T_16.11 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_006E4F38;
T_17 ;
    %wait E_006E6080;
    %load/v 8, v00752288_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007522E0_0, 0, 8;
    %load/v 8, v007525F8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00752650_0, 0, 8;
    %load/v 8, v00752128_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00752180_0, 0, 8;
    %load/v 8, v007521D8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00752230_0, 0, 8;
    %load/v 8, v00752548_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007525A0_0, 0, 8;
    %load/v 8, v00751B50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00751BA8_0, 0, 8;
    %load/v 8, v00751AA0_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00751AF8_0, 0, 8;
    %load/v 8, v00752338_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v00752390_0, 0, 8;
    %load/v 8, v007523E8_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v00752440_0, 0, 8;
    %load/v 8, v00752498_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v007524F0_0, 0, 8;
    %load/v 8, v007526A8_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v00752700_0, 0, 8;
    %load/v 8, v00751F18_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00751F70_0, 0, 8;
    %load/v 8, v00751E68_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00751EC0_0, 0, 8;
    %load/v 8, v00751CB0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00751D08_0, 0, 8;
    %load/v 8, v00751FC8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007520D0_0, 0, 8;
    %load/v 8, v00751C00_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v00751C58_0, 0, 8;
    %load/v 8, v00752020_0, 12;
    %ix/load 0, 12, 0;
    %assign/v0 v00752078_0, 0, 8;
    %load/v 8, v00751DB8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00751E10_0, 0, 8;
    %jmp T_17;
    .thread T_17;
    .scope S_006E4FC0;
T_18 ;
    %set/v v00751A48_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_006E4FC0;
T_19 ;
    %wait E_006E6160;
    %load/v 8, v00751998_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_19.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_19.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_19.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_19.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_19.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_19.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_19.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_19.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_19.8, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_19.9, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_19.10, 6;
    %ix/load 0, 16, 0;
    %assign/v0 v007519F0_0, 0, 0;
    %jmp T_19.12;
T_19.0 ;
    %load/v 8, v007518B8_0, 16;
    %load/v 24, v00751910_0, 16;
    %add 8, 24, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v007519F0_0, 0, 8;
    %jmp T_19.12;
T_19.1 ;
    %load/v 8, v007518B8_0, 16;
    %load/v 24, v00751910_0, 16;
    %sub 8, 24, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v007519F0_0, 0, 8;
    %jmp T_19.12;
T_19.2 ;
    %load/v 8, v007518B8_0, 16;
    %load/v 24, v00751910_0, 16;
    %ix/get 0, 24, 16;
    %shiftl/i0  8, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v007519F0_0, 0, 8;
    %jmp T_19.12;
T_19.3 ;
    %load/v 8, v007518B8_0, 16;
    %load/v 24, v00751910_0, 16;
    %ix/get 0, 24, 16;
    %shiftl/i0  8, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v007519F0_0, 0, 8;
    %jmp T_19.12;
T_19.4 ;
    %load/v 8, v007518B8_0, 16;
    %load/v 24, v00751910_0, 16;
    %ix/get 0, 24, 16;
    %shiftr/i0  8, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v007519F0_0, 0, 8;
    %jmp T_19.12;
T_19.5 ;
    %load/v 8, v007518B8_0, 16;
    %load/v 24, v00751910_0, 16;
    %and 8, 24, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v007519F0_0, 0, 8;
    %jmp T_19.12;
T_19.6 ;
    %load/v 8, v007518B8_0, 16;
    %load/v 24, v00751910_0, 16;
    %or 8, 24, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v007519F0_0, 0, 8;
    %jmp T_19.12;
T_19.7 ;
    %load/v 8, v007518B8_0, 16;
    %mov 24, 0, 2;
    %load/v 26, v00751910_0, 16;
    %mov 42, 0, 2;
    %sub 8, 26, 18;
   %cmpi/u 8, 0, 18;
    %jmp/0xz  T_19.13, 5;
    %movi 8, 1, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v007519F0_0, 0, 8;
    %jmp T_19.14;
T_19.13 ;
    %load/v 8, v007518B8_0, 16;
    %mov 24, 0, 2;
    %load/v 26, v00751910_0, 16;
    %mov 42, 0, 2;
    %sub 8, 26, 18;
    %cmp/u 0, 8, 18;
    %jmp/0xz  T_19.15, 5;
    %ix/load 0, 16, 0;
    %assign/v0 v007519F0_0, 0, 0;
    %jmp T_19.16;
T_19.15 ;
    %load/v 8, v007518B8_0, 16;
    %mov 24, 0, 2;
    %load/v 26, v00751910_0, 16;
    %mov 42, 0, 2;
    %sub 8, 26, 18;
    %cmpi/u 8, 0, 18;
    %jmp/0xz  T_19.17, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v00751A48_0, 0, 1;
T_19.17 ;
T_19.16 ;
T_19.14 ;
    %jmp T_19.12;
T_19.8 ;
    %load/v 24, v007518B8_0, 16;
    %nor/r 24, 24, 16;
    %mov 8, 24, 1;
    %mov 9, 0, 15;
    %ix/load 0, 16, 0;
    %assign/v0 v007519F0_0, 0, 8;
    %jmp T_19.12;
T_19.9 ;
    %load/v 8, v00751910_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v007519F0_0, 0, 8;
    %jmp T_19.12;
T_19.10 ;
    %load/v 27, v00751910_0, 16;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  27, 16;
    %mov 8, 27, 16;
    %ix/load 1, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.19, 4;
    %load/x1p 27, v007518B8_0, 3;
    %jmp T_19.20;
T_19.19 ;
    %mov 27, 2, 3;
T_19.20 ;
    %mov 24, 27, 3; Move signal select into place
    %ix/load 0, 16, 0;
    %assign/v0 v007519F0_0, 0, 8;
    %jmp T_19.12;
T_19.12 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_006E5268;
T_20 ;
    %wait E_006E6080;
    %load/v 8, v00751078_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007510D0_0, 0, 8;
    %load/v 8, v00751808_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00751860_0, 0, 8;
    %load/v 8, v007514F0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00751548_0, 0, 8;
    %load/v 8, v00751758_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007517B0_0, 0, 8;
    %load/v 8, v00751390_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007513E8_0, 0, 8;
    %load/v 8, v00751440_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00751498_0, 0, 8;
    %load/v 8, v007515A0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v007515F8_0, 0, 8;
    %load/v 8, v00750FC8_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v00751020_0, 0, 8;
    %load/v 8, v007516A8_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v00751700_0, 0, 8;
    %load/v 8, v00751230_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00751288_0, 0, 8;
    %load/v 8, v007512E0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00751338_0, 0, 8;
    %load/v 8, v00751180_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007511D8_0, 0, 8;
    %jmp T_20;
    .thread T_20;
    .scope S_006E4630;
T_21 ;
    %set/v v00750DB8_0, 0, 9;
T_21.0 ;
    %load/v 8, v00750DB8_0, 9;
    %mov 17, 0, 1;
   %cmpi/u 8, 255, 10;
    %or 5, 4, 1;
    %jmp/0xz T_21.1, 5;
    %load/v 8, v00750DB8_0, 9;
    %mov 17, 0, 7;
    %ix/getv 3, v00750DB8_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v00750E10, 8, 16;
t_2 ;
    %load/v 8, v00750DB8_0, 9;
    %mov 17, 0, 23;
    %addi 8, 1, 32;
    %set/v v00750DB8_0, 8, 9;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .thread T_21;
    .scope S_006E4630;
T_22 ;
    %wait E_006E6040;
    %load/v 8, v00750EC0_0, 1;
    %jmp/0xz  T_22.0, 8;
    %load/v 8, v00750F70_0, 16;
    %ix/getv 3, v00750D60_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00750E10, 0, 8;
t_3 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_006DFDA0;
T_23 ;
    %wait E_006E6080;
    %load/v 8, v00750AA0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00750AF8_0, 0, 8;
    %load/v 8, v00750C00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00750C58_0, 0, 8;
    %load/v 8, v00750B50_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v00750BA8_0, 0, 8;
    %load/v 8, v00718FF8_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v006E6848_0, 0, 8;
    %load/v 8, v007509F0_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v00750A48_0, 0, 8;
    %load/v 8, v006FB878_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00750998_0, 0, 8;
    %jmp T_23;
    .thread T_23;
    .scope S_006DF0E0;
T_24 ;
    %wait E_006E5D80;
    %load/v 8, v00754078_0, 1;
    %load/v 9, v007547B0_0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_24.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_24.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_24.2, 6;
    %load/v 8, v007545A0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v007544F0_0, 0, 8;
    %jmp T_24.4;
T_24.0 ;
    %load/v 8, v00754758_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v007544F0_0, 0, 8;
    %jmp T_24.4;
T_24.1 ;
    %load/v 8, v00753758_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v007544F0_0, 0, 8;
    %jmp T_24.4;
T_24.2 ;
    %load/v 8, v00754650_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v007544F0_0, 0, 8;
    %jmp T_24.4;
T_24.4 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_006DF0E0;
T_25 ;
    %wait E_006E5D60;
    %load/v 8, v00755908_0, 1;
    %jmp/0xz  T_25.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v007545A0_0, 0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/v 8, v00753B50_0, 1;
    %jmp/0xz  T_25.2, 8;
    %load/v 8, v007544F0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v007545A0_0, 0, 8;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_006DF0E0;
T_26 ;
    %wait E_006E6240;
    %load/v 8, v00753A48_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_26.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_26.1, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_26.2, 6;
    %ix/load 0, 16, 0;
    %assign/v0 v007536A8_0, 0, 0;
    %jmp T_26.4;
T_26.0 ;
    %load/v 8, v00755598_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v007536A8_0, 0, 8;
    %jmp T_26.4;
T_26.1 ;
    %load/v 8, v00753F70_0, 12;
    %mov 20, 0, 4;
    %ix/load 0, 16, 0;
    %assign/v0 v007536A8_0, 0, 8;
    %jmp T_26.4;
T_26.2 ;
    %load/v 8, v00755AC0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v007536A8_0, 0, 8;
    %jmp T_26.4;
T_26.4 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_006DF0E0;
T_27 ;
    %wait E_006E5EA0;
    %load/v 8, v00753CB0_0, 3;
    %load/v 11, v007538B8_0, 3;
    %mov 14, 3, 3;
    %movi 17, 0, 3;
    %cmp/x 8, 14, 6;
    %jmp/1 T_27.0, 4;
    %movi 20, 16, 6;
    %cmp/x 8, 20, 6;
    %jmp/1 T_27.1, 4;
    %movi 20, 17, 6;
    %cmp/x 8, 20, 6;
    %jmp/1 T_27.2, 4;
    %movi 20, 18, 6;
    %cmp/x 8, 20, 6;
    %jmp/1 T_27.3, 4;
    %movi 20, 19, 6;
    %cmp/x 8, 20, 6;
    %jmp/1 T_27.4, 4;
    %movi 20, 20, 6;
    %cmp/x 8, 20, 6;
    %jmp/1 T_27.5, 4;
    %movi 20, 21, 6;
    %cmp/x 8, 20, 6;
    %jmp/1 T_27.6, 4;
    %movi 20, 22, 6;
    %cmp/x 8, 20, 6;
    %jmp/1 T_27.7, 4;
    %movi 20, 23, 6;
    %cmp/x 8, 20, 6;
    %jmp/1 T_27.8, 4;
    %movi 20, 24, 6;
    %cmp/x 8, 20, 6;
    %jmp/1 T_27.9, 4;
    %movi 20, 25, 6;
    %cmp/x 8, 20, 6;
    %jmp/1 T_27.10, 4;
    %mov 20, 3, 3;
    %movi 23, 4, 3;
    %cmp/x 8, 20, 6;
    %jmp/1 T_27.11, 4;
    %mov 26, 3, 3;
    %movi 29, 6, 3;
    %cmp/x 8, 26, 6;
    %jmp/1 T_27.12, 4;
    %mov 32, 3, 3;
    %movi 35, 7, 3;
    %cmp/x 8, 32, 6;
    %jmp/1 T_27.13, 4;
    %jmp T_27.14;
T_27.0 ;
    %ix/load 0, 4, 0;
    %assign/v0 v00753700_0, 0, 0;
    %jmp T_27.14;
T_27.1 ;
    %ix/load 0, 4, 0;
    %assign/v0 v00753700_0, 0, 0;
    %jmp T_27.14;
T_27.2 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00753700_0, 0, 8;
    %jmp T_27.14;
T_27.3 ;
    %movi 8, 10, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00753700_0, 0, 8;
    %jmp T_27.14;
T_27.4 ;
    %movi 8, 11, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00753700_0, 0, 8;
    %jmp T_27.14;
T_27.5 ;
    %movi 8, 4, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00753700_0, 0, 8;
    %jmp T_27.14;
T_27.6 ;
    %movi 8, 5, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00753700_0, 0, 8;
    %jmp T_27.14;
T_27.7 ;
    %movi 8, 14, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00753700_0, 0, 8;
    %jmp T_27.14;
T_27.8 ;
    %ix/load 0, 4, 0;
    %assign/v0 v00753700_0, 0, 1;
    %jmp T_27.14;
T_27.9 ;
    %movi 8, 8, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00753700_0, 0, 8;
    %jmp T_27.14;
T_27.10 ;
    %movi 8, 9, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00753700_0, 0, 8;
    %jmp T_27.14;
T_27.11 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00753700_0, 0, 8;
    %jmp T_27.14;
T_27.12 ;
    %movi 8, 3, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00753700_0, 0, 8;
    %jmp T_27.14;
T_27.13 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00753700_0, 0, 8;
    %jmp T_27.14;
T_27.14 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_006DE8E8;
T_28 ;
    %delay 10000, 0;
    %load/v 8, v00755BC8_0, 1;
    %inv 8, 1;
    %set/v v00755BC8_0, 8, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_006DE8E8;
T_29 ;
    %vpi_call 2 18 "$display", $time, " << Starting the Simulation >>";
    %set/v v00755BC8_0, 1, 1;
    %delay 10000, 0;
    %set/v v00755C20_0, 1, 1;
    %delay 10000, 0;
    %set/v v00755C20_0, 0, 1;
    %delay 10000, 0;
    %movi 8, 41666, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v00753338, 8, 16;
    %movi 8, 41217, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 4, 0;
   %set/av v00753338, 8, 16;
    %movi 8, 1864, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 6, 0;
   %set/av v00753338, 8, 16;
    %movi 8, 36864, 16;
   %ix/load 1, 0, 0;
   %ix/load 3, 8, 0;
   %set/av v00753338, 8, 16;
    %delay 1000000, 0;
    %vpi_call 2 32 "$display", $time, " << Simulation Complete >>";
    %vpi_call 2 33 "$stop";
    %end;
    .thread T_29;
    .scope S_006DE8E8;
T_30 ;
    %vpi_call 2 41 "$monitor", $time, " r0=%h, r1=%h, r2=%h, r3=%h, r4=%h, r5=%h, r6=%h, r7=%h", &A<v00752CB0, 0>, &A<v00752CB0, 1>, &A<v00752CB0, 2>, &A<v00752CB0, 3>, &A<v00752CB0, 4>, &A<v00752CB0, 5>, &A<v00752CB0, 6>, &A<v00752CB0, 7>;
    %end;
    .thread T_30;
    .scope S_006DE8E8;
T_31 ;
    %vpi_call 2 49 "$monitor", $time, " opcode = %h", v00752AA0_0;
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "tb_mips.v";
    "mips.v";
    "inst_memory.v";
    "ifid.v";
    "regfile.v";
    "sign_extender.v";
    "control.v";
    "idex.v";
    "alu.v";
    "exmem.v";
    "data_mem.v";
    "memwb.v";
