###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Dec 17 17:53:26 2021
#  Design:            Subsystem
#  Command:           timeDesign -signoff -pathReports -drvReports -slackReports -numPaths 50 -prefix Subsystem_signOff -outDir timingReports
###############################################################
Path 1: VIOLATED Setup Check with Pin In_reg_reg[9]/C 
Endpoint:   In_reg_reg[9]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[9]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.663
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.663
- Arrival Time                214.722
= Slack Time                  -230.386
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                     |       |                   |           |       |  Time   |   Time   | 
     |---------------------+-------+-------------------+-----------+-------+---------+----------| 
     | In1[9]              |   v   | In1[9]            |           |       | 214.500 |  -15.886 | 
     | FE_OCPC192_In1_9_/A |   v   | In1[9]            | IN_5VX8   | 0.001 | 214.501 |  -15.885 | 
     | FE_OCPC192_In1_9_/Q |   ^   | FE_OCPN192_In1_9_ | IN_5VX8   | 0.102 | 214.602 |  -15.783 | 
     | g1694/A             |   ^   | FE_OCPN192_In1_9_ | NO2_5VX2  | 0.000 | 214.603 |  -15.783 | 
     | g1694/Q             |   v   | n_40              | NO2_5VX2  | 0.119 | 214.722 |  -15.663 | 
     | In_reg_reg[9]/D     |   v   | n_40              | DFRQ_5VX4 | 0.000 | 214.722 |  -15.663 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13        |   ^   | clk_1_13 |           |       |   0.000 |  230.386 | 
     | In_reg_reg[9]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.386 | 
     +-----------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin In_reg_reg[11]/C 
Endpoint:   In_reg_reg[11]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[11]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.662
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.662
- Arrival Time                214.723
= Slack Time                  -230.385
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                      |       |                    |           |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+-----------+-------+---------+----------| 
     | In1[11]              |   v   | In1[11]            |           |       | 214.500 |  -15.885 | 
     | FE_OCPC190_In1_11_/A |   v   | In1[11]            | IN_5VX8   | 0.005 | 214.505 |  -15.881 | 
     | FE_OCPC190_In1_11_/Q |   ^   | FE_OCPN190_In1_11_ | IN_5VX8   | 0.101 | 214.606 |  -15.779 | 
     | g1691/A              |   ^   | FE_OCPN190_In1_11_ | NO2_5VX2  | 0.000 | 214.606 |  -15.779 | 
     | g1691/Q              |   v   | n_43               | NO2_5VX2  | 0.116 | 214.723 |  -15.663 | 
     | In_reg_reg[11]/D     |   v   | n_43               | DFRQ_5VX4 | 0.000 | 214.723 |  -15.662 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                  |       |          |           |       |  Time   |   Time   | 
     |------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13         |   ^   | clk_1_13 |           |       |   0.000 |  230.385 | 
     | In_reg_reg[11]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.385 | 
     +------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin In_reg_reg[8]/C 
Endpoint:   In_reg_reg[8]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[8]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.663
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.663
- Arrival Time                214.719
= Slack Time                  -230.382
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                 |       |                   |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------------+-----------+-------+---------+----------| 
     | In1[8]          |   v   | In1[8]            |           |       | 214.500 |  -15.882 | 
     | FE_RC_6_0/A     |   v   | In1[8]            | IN_5VX8   | 0.001 | 214.501 |  -15.881 | 
     | FE_RC_6_0/Q     |   ^   | FE_OCPN193_In1_8_ | IN_5VX8   | 0.101 | 214.601 |  -15.780 | 
     | g1700/A         |   ^   | FE_OCPN193_In1_8_ | NO2_5VX2  | 0.000 | 214.602 |  -15.780 | 
     | g1700/Q         |   v   | n_34              | NO2_5VX2  | 0.117 | 214.719 |  -15.663 | 
     | In_reg_reg[8]/D |   v   | n_34              | DFRQ_5VX4 | 0.000 | 214.719 |  -15.663 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13        |   ^   | clk_1_13 |           |       |   0.000 |  230.382 | 
     | In_reg_reg[8]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.382 | 
     +-----------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin In_reg_reg[7]/C 
Endpoint:   In_reg_reg[7]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[7]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.662
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.662
- Arrival Time                214.718
= Slack Time                  -230.380
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | In1[7]          |   v   | In1[7] |           |       | 214.500 |  -15.880 | 
     | FE_RC_17_0/A    |   v   | In1[7] | IN_5VX8   | 0.001 | 214.501 |  -15.879 | 
     | FE_RC_17_0/Q    |   ^   | n_13   | IN_5VX8   | 0.100 | 214.601 |  -15.779 | 
     | g1688/A         |   ^   | n_13   | NO2_5VX2  | 0.000 | 214.601 |  -15.779 | 
     | g1688/Q         |   v   | n_46   | NO2_5VX2  | 0.116 | 214.717 |  -15.663 | 
     | In_reg_reg[7]/D |   v   | n_46   | DFRQ_5VX4 | 0.000 | 214.718 |  -15.662 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13        |   ^   | clk_1_13 |           |       |   0.000 |  230.380 | 
     | In_reg_reg[7]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.380 | 
     +-----------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin In_reg_reg[1]/C 
Endpoint:   In_reg_reg[1]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[1]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.658
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.658
- Arrival Time                214.719
= Slack Time                  -230.377
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | In1[1]          |   v   | In1[1] |           |       | 214.500 |  -15.877 | 
     | g1725/A         |   v   | In1[1] | IN_5VX8   | 0.001 | 214.501 |  -15.877 | 
     | g1725/Q         |   ^   | n_10   | IN_5VX8   | 0.101 | 214.602 |  -15.775 | 
     | g1709/A         |   ^   | n_10   | NO2_5VX2  | 0.000 | 214.602 |  -15.775 | 
     | g1709/Q         |   v   | n_26   | NO2_5VX2  | 0.116 | 214.719 |  -15.659 | 
     | In_reg_reg[1]/D |   v   | n_26   | DFRQ_5VX4 | 0.000 | 214.719 |  -15.658 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13        |   ^   | clk_1_13 |           |       |   0.000 |  230.377 | 
     | In_reg_reg[1]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.377 | 
     +-----------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin In_reg_reg[10]/C 
Endpoint:   In_reg_reg[10]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[10]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.661
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.661
- Arrival Time                214.716
= Slack Time                  -230.377
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                      |       |                    |           |       |  Time   |   Time   | 
     |----------------------+-------+--------------------+-----------+-------+---------+----------| 
     | In1[10]              |   v   | In1[10]            |           |       | 214.500 |  -15.877 | 
     | FE_OCPC204_In1_10_/A |   v   | In1[10]            | IN_5VX8   | 0.002 | 214.502 |  -15.875 | 
     | FE_OCPC204_In1_10_/Q |   ^   | FE_OCPN204_In1_10_ | IN_5VX8   | 0.102 | 214.604 |  -15.773 | 
     | g1719/A              |   ^   | FE_OCPN204_In1_10_ | NO2_5VX2  | 0.000 | 214.604 |  -15.773 | 
     | g1719/Q              |   v   | n_16               | NO2_5VX2  | 0.111 | 214.716 |  -15.661 | 
     | In_reg_reg[10]/D     |   v   | n_16               | DFRQ_5VX4 | 0.000 | 214.716 |  -15.661 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                  |       |          |           |       |  Time   |   Time   | 
     |------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13         |   ^   | clk_1_13 |           |       |   0.000 |  230.377 | 
     | In_reg_reg[10]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.377 | 
     +------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin In_reg_reg[4]/C 
Endpoint:   In_reg_reg[4]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[4]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.658
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.658
- Arrival Time                214.719
= Slack Time                  -230.377
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | In1[4]          |   v   | In1[4] |           |       | 214.500 |  -15.877 | 
     | g1733/A         |   v   | In1[4] | IN_5VX8   | 0.001 | 214.501 |  -15.876 | 
     | g1733/Q         |   ^   | n_2    | IN_5VX8   | 0.101 | 214.602 |  -15.775 | 
     | g1711/A         |   ^   | n_2    | NO2_5VX2  | 0.000 | 214.602 |  -15.775 | 
     | g1711/Q         |   v   | n_24   | NO2_5VX2  | 0.116 | 214.718 |  -15.658 | 
     | In_reg_reg[4]/D |   v   | n_24   | DFRQ_5VX4 | 0.000 | 214.719 |  -15.658 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13        |   ^   | clk_1_13 |           |       |   0.000 |  230.377 | 
     | In_reg_reg[4]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.377 | 
     +-----------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin In_reg_reg[2]/C 
Endpoint:   In_reg_reg[2]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[2]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.658
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.658
- Arrival Time                214.718
= Slack Time                  -230.376
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | In1[2]          |   v   | In1[2] |           |       | 214.500 |  -15.876 | 
     | FE_RC_1_0/A     |   v   | In1[2] | IN_5VX8   | 0.001 | 214.501 |  -15.875 | 
     | FE_RC_1_0/Q     |   ^   | n_14   | IN_5VX8   | 0.101 | 214.602 |  -15.774 | 
     | g1712/A         |   ^   | n_14   | NO2_5VX2  | 0.000 | 214.602 |  -15.774 | 
     | g1712/Q         |   v   | n_23   | NO2_5VX2  | 0.115 | 214.717 |  -15.658 | 
     | In_reg_reg[2]/D |   v   | n_23   | DFRQ_5VX4 | 0.000 | 214.718 |  -15.658 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13        |   ^   | clk_1_13 |           |       |   0.000 |  230.376 | 
     | In_reg_reg[2]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.376 | 
     +-----------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin In_reg_reg[5]/C 
Endpoint:   In_reg_reg[5]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[5]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.658
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.658
- Arrival Time                214.717
= Slack Time                  -230.375
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | In1[5]          |   v   | In1[5] |           |       | 214.500 |  -15.875 | 
     | FE_RC_4_0/A     |   v   | In1[5] | IN_5VX8   | 0.001 | 214.501 |  -15.874 | 
     | FE_RC_4_0/Q     |   ^   | n_7    | IN_5VX8   | 0.101 | 214.602 |  -15.773 | 
     | g1718/A         |   ^   | n_7    | NO2_5VX2  | 0.000 | 214.602 |  -15.773 | 
     | g1718/Q         |   v   | n_17   | NO2_5VX2  | 0.115 | 214.717 |  -15.658 | 
     | In_reg_reg[5]/D |   v   | n_17   | DFRQ_5VX4 | 0.000 | 214.717 |  -15.658 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13        |   ^   | clk_1_13 |           |       |   0.000 |  230.375 | 
     | In_reg_reg[5]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.375 | 
     +-----------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin In_reg_reg[3]/C 
Endpoint:   In_reg_reg[3]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[3]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.658
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.658
- Arrival Time                214.717
= Slack Time                  -230.375
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | In1[3]          |   v   | In1[3] |           |       | 214.500 |  -15.875 | 
     | FE_RC_12_0/A    |   v   | In1[3] | IN_5VX8   | 0.001 | 214.501 |  -15.874 | 
     | FE_RC_12_0/Q    |   ^   | n_3    | IN_5VX8   | 0.101 | 214.602 |  -15.773 | 
     | g1715/A         |   ^   | n_3    | NO2_5VX2  | 0.000 | 214.602 |  -15.773 | 
     | g1715/Q         |   v   | n_20   | NO2_5VX2  | 0.115 | 214.717 |  -15.658 | 
     | In_reg_reg[3]/D |   v   | n_20   | DFRQ_5VX4 | 0.000 | 214.717 |  -15.658 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13        |   ^   | clk_1_13 |           |       |   0.000 |  230.375 | 
     | In_reg_reg[3]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.375 | 
     +-----------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin In_reg_reg[6]/C 
Endpoint:   In_reg_reg[6]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[6]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.661
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.661
- Arrival Time                214.714
= Slack Time                  -230.375
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | In1[6]          |   v   | In1[6] |           |       | 214.500 |  -15.875 | 
     | FE_RC_16_0/A    |   v   | In1[6] | IN_5VX8   | 0.001 | 214.501 |  -15.874 | 
     | FE_RC_16_0/Q    |   ^   | n_11   | IN_5VX8   | 0.101 | 214.602 |  -15.773 | 
     | g1702/A         |   ^   | n_11   | NO2_5VX2  | 0.000 | 214.602 |  -15.773 | 
     | g1702/Q         |   v   | n_33   | NO2_5VX2  | 0.112 | 214.714 |  -15.661 | 
     | In_reg_reg[6]/D |   v   | n_33   | DFRQ_5VX4 | 0.000 | 214.714 |  -15.661 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13        |   ^   | clk_1_13 |           |       |   0.000 |  230.375 | 
     | In_reg_reg[6]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.375 | 
     +-----------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin In_reg_reg[0]/C 
Endpoint:   In_reg_reg[0]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[0]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.658
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.658
- Arrival Time                214.717
= Slack Time                  -230.375
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | In1[0]          |   v   | In1[0] |           |       | 214.500 |  -15.875 | 
     | FE_RC_8_0/A     |   v   | In1[0] | IN_5VX8   | 0.001 | 214.501 |  -15.874 | 
     | FE_RC_8_0/Q     |   ^   | n_4    | IN_5VX8   | 0.101 | 214.602 |  -15.772 | 
     | g1695/A         |   ^   | n_4    | NO2_5VX2  | 0.000 | 214.602 |  -15.772 | 
     | g1695/Q         |   v   | n_39   | NO2_5VX2  | 0.114 | 214.717 |  -15.658 | 
     | In_reg_reg[0]/D |   v   | n_39   | DFRQ_5VX4 | 0.000 | 214.717 |  -15.658 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13        |   ^   | clk_1_13 |           |       |   0.000 |  230.375 | 
     | In_reg_reg[0]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.375 | 
     +-----------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin In_reg_reg[12]/C 
Endpoint:   In_reg_reg[12]/D (v) checked with  leading edge of 'clk_1_13'
Beginpoint: In1[12]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.652
+ Phase Shift                  50.000
- Uncertainty                  65.000
= Required Time               -15.652
- Arrival Time                214.719
= Slack Time                  -230.371
     Clock Rise Edge                      0.000
     + Input Delay                      214.500
     = Beginpoint Arrival Time          214.500
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin        |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                  |       |         |           |       |  Time   |   Time   | 
     |------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[12]          |   v   | In1[12] |           |       | 214.500 |  -15.871 | 
     | FE_RC_15_0/A     |   v   | In1[12] | IN_5VX8   | 0.001 | 214.501 |  -15.870 | 
     | FE_RC_15_0/Q     |   ^   | n_6     | IN_5VX8   | 0.102 | 214.603 |  -15.768 | 
     | g1707/A          |   ^   | n_6     | NO2_5VX2  | 0.000 | 214.603 |  -15.768 | 
     | g1707/Q          |   v   | n_27    | NO2_5VX2  | 0.115 | 214.719 |  -15.652 | 
     | In_reg_reg[12]/D |   v   | n_27    | DFRQ_5VX4 | 0.000 | 214.719 |  -15.652 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                  |       |          |           |       |  Time   |   Time   | 
     |------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13         |   ^   | clk_1_13 |           |       |   0.000 |  230.371 | 
     | In_reg_reg[12]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  230.371 | 
     +------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin Filter_1_1/In1_1_reg[12]/C 
Endpoint:   Filter_1_1/In1_1_reg[12]/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_enable                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.562
- Setup                         0.321
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                47.241
- Arrival Time                 49.708
= Slack Time                   -2.467
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+--------+---------+----------| 
     | clk_enable                                         |   ^   | clk_enable                                         |           |        |   0.000 |   -2.467 | 
     | FE_PHC5712_clk_enable/A                            |   ^   | clk_enable                                         | BU_5VX1   |  0.001 |   0.001 |   -2.466 | 
     | FE_PHC5712_clk_enable/Q                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.396 |   0.396 |   -2.071 | 
     | FE_PHC5711_clk_enable/A                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.000 |   0.396 |   -2.071 | 
     | FE_PHC5711_clk_enable/Q                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX1   |  0.464 |   0.861 |   -1.607 | 
     | FE_PHC5707_clk_enable/A                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX0   |  0.000 |   0.861 |   -1.606 | 
     | FE_PHC5707_clk_enable/Q                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.498 |   1.359 |   -1.108 | 
     | FE_PHC5699_clk_enable/A                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.000 |   1.359 |   -1.108 | 
     | FE_PHC5699_clk_enable/Q                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.527 |   1.886 |   -0.581 | 
     | FE_PHC5638_clk_enable/A                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.000 |   1.886 |   -0.581 | 
     | FE_PHC5638_clk_enable/Q                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX0   |  0.773 |   2.659 |    0.192 | 
     | FE_PHC2622_clk_enable/A                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX2   |  0.000 |   2.659 |    0.192 | 
     | FE_PHC2622_clk_enable/Q                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.592 |   3.250 |    0.783 | 
     | FE_PHC2725_clk_enable/A                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.001 |   3.251 |    0.784 | 
     | FE_PHC2725_clk_enable/Q                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX2   |  0.578 |   3.829 |    1.362 | 
     | FE_PHC2816_clk_enable/A                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX3   |  0.000 |   3.829 |    1.362 | 
     | FE_PHC2816_clk_enable/Q                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX3   |  0.424 |   4.254 |    1.786 | 
     | FE_PHC5709_clk_enable/A                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX1   |  0.000 |   4.254 |    1.787 | 
     | FE_PHC5709_clk_enable/Q                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX1   |  0.663 |   4.917 |    2.450 | 
     | FE_PHC2845_clk_enable/A                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX0   |  0.001 |   4.918 |    2.450 | 
     | FE_PHC2845_clk_enable/Q                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.552 |   5.469 |    3.002 | 
     | FE_PHC2838_clk_enable/A                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.000 |   5.470 |    3.003 | 
     | FE_PHC2838_clk_enable/Q                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX0   |  0.535 |   6.004 |    3.537 | 
     | FE_PHC2781_clk_enable/A                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX1   |  0.000 |   6.004 |    3.537 | 
     | FE_PHC2781_clk_enable/Q                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.507 |   6.511 |    4.044 | 
     | FE_PHC2887_clk_enable/A                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.000 |   6.511 |    4.044 | 
     | FE_PHC2887_clk_enable/Q                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.480 |   6.992 |    4.525 | 
     | FE_PHC5710_clk_enable/A                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.000 |   6.992 |    4.525 | 
     | FE_PHC5710_clk_enable/Q                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.502 |   7.494 |    5.027 | 
     | FE_PHC2870_clk_enable/A                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.001 |   7.495 |    5.028 | 
     | FE_PHC2870_clk_enable/Q                            |   ^   | FE_PHN2870_clk_enable                              | BU_5VX1   |  0.771 |   8.266 |    5.799 | 
     | FE_OFC10_clk_enable/A                              |   ^   | FE_PHN2870_clk_enable                              | BU_5VX4   |  0.001 |   8.267 |    5.800 | 
     | FE_OFC10_clk_enable/Q                              |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.576 |   8.844 |    6.376 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.001 |   8.845 |    6.378 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  1.112 |   9.957 |    7.490 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  0.032 |   9.989 |    7.522 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.567 |  10.556 |    8.089 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.000 |  10.556 |    8.089 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.442 |  10.998 |    8.531 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.001 |  10.999 |    8.532 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4   |  0.828 |  11.827 |    9.360 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2   |  0.012 |  11.839 |    9.371 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2   |  0.659 |  12.497 |   10.030 | 
     | FE_OFC11_clk_enable/A                              |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1   |  0.001 |  12.499 |   10.031 | 
     | FE_OFC11_clk_enable/Q                              |   v   | FE_OFN11_clk_enable                                | IN_5VX1   |  1.679 |  14.177 |   11.710 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   v   | FE_OFN11_clk_enable                                | IN_5VX8   |  0.010 |  14.188 |   11.721 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.539 |  14.727 |   12.260 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.004 |  14.731 |   12.264 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8   |  0.184 |  14.916 |   12.448 | 
     | FE_OFC13_clk_enable/A                              |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12  |  0.002 |  14.918 |   12.451 | 
     | FE_OFC13_clk_enable/Q                              |   ^   | FE_OFN13_clk_enable                                | IN_5VX12  |  1.649 |  16.567 |   14.100 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | FE_OFN13_clk_enable                                | BU_5VX1   |  0.183 |  16.750 |   14.283 | 
     | _clk_enable/A                                      |       |                                                    |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.604 |  17.354 |   14.887 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.000 |  17.355 |   14.887 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1   |  0.475 |  17.829 |   15.362 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0   |  0.000 |  17.829 |   15.362 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0   |  0.591 |  18.421 |   15.954 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2   |  0.000 |  18.421 |   15.954 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2   |  0.498 |  18.919 |   16.452 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1   |  0.000 |  18.919 |   16.452 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.490 |  19.409 |   16.942 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.000 |  19.409 |   16.942 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.483 |  19.893 |   17.426 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.000 |  19.893 |   17.426 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.458 |  20.351 |   17.884 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.000 |  20.351 |   17.884 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.447 |  20.798 |   18.331 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.000 |  20.798 |   18.331 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1   |  0.523 |  21.321 |   18.854 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2 |  0.000 |  21.321 |   18.854 | 
     |                                                    |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   ^   | enable_r1_1_13_1                                   | AND2_5VX2 |  0.726 |  22.048 |   19.580 | 
     | FE_PHC397_enable_r1_1_13_1/A                       |   ^   | enable_r1_1_13_1                                   | DLY4_5VX1 |  0.000 |  22.048 |   19.581 | 
     | FE_PHC397_enable_r1_1_13_1/Q                       |   ^   | FE_PHN397_enable_r1_1_13_1                         | DLY4_5VX1 | 11.068 |  33.116 |   30.649 | 
     | g1701/B                                            |   ^   | FE_PHN397_enable_r1_1_13_1                         | AND2_5VX0 |  0.000 |  33.116 |   30.649 | 
     | g1701/Q                                            |   ^   | n_47                                               | AND2_5VX0 |  1.086 |  34.202 |   31.735 | 
     | FE_PSC5556_n_47/A                                  |   ^   | n_47                                               | BU_5VX3   |  0.000 |  34.202 |   31.735 | 
     | FE_PSC5556_n_47/Q                                  |   ^   | FE_PSN5556_n_47                                    | BU_5VX3   |  0.936 |  35.138 |   32.670 | 
     | g1569/C                                            |   ^   | FE_PSN5556_n_47                                    | AO22_5VX1 |  0.003 |  35.140 |   32.673 | 
     | g1569/Q                                            |   ^   | Upsample3_bypassout[12]                            | AO22_5VX1 |  0.913 |  36.053 |   33.586 | 
     | Filter_1_1/g18356/C                                |   ^   | Upsample3_bypassout[12]                            | AN22_5VX1 |  0.001 |  36.054 |   33.587 | 
     | Filter_1_1/g18356/Q                                |   v   | Filter_1_1/n_345                                   | AN22_5VX1 |  0.390 |  36.445 |   33.978 | 
     | Filter_1_1/g18058/A                                |   v   | Filter_1_1/n_345                                   | NO2_5VX1  |  0.000 |  36.445 |   33.978 | 
     | Filter_1_1/g18058/Q                                |   ^   | Filter_1_1/n_775                                   | NO2_5VX1  |  1.199 |  37.643 |   35.176 | 
     | Filter_1_1/FE_PHC1567_n_775/A                      |   ^   | Filter_1_1/n_775                                   | BU_5VX1   |  0.000 |  37.643 |   35.176 | 
     | Filter_1_1/FE_PHC1567_n_775/Q                      |   ^   | Filter_1_1/FE_PHN1567_n_775                        | BU_5VX1   |  0.585 |  38.229 |   35.762 | 
     | Filter_1_1/FE_PHC699_n_775/A                       |   ^   | Filter_1_1/FE_PHN1567_n_775                        | DLY4_5VX1 |  0.000 |  38.229 |   35.762 | 
     | Filter_1_1/FE_PHC699_n_775/Q                       |   ^   | Filter_1_1/FE_PHN699_n_775                         | DLY4_5VX1 | 11.479 |  49.708 |   47.241 | 
     | Filter_1_1/In1_1_reg[12]/D                         |   ^   | Filter_1_1/FE_PHN699_n_775                         | DFRQ_5VX2 |  0.000 |  49.708 |   47.241 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                            |       |             |           |       |  Time   |   Time   | 
     |----------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk         |           |       |   0.000 |    2.467 | 
     | clk__L1_I0/A               |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    2.467 | 
     | clk__L1_I0/Q               |   v   | clk__L1_N0  | IN_5VX16  | 0.712 |   0.712 |    3.179 | 
     | clk__L2_I3/A               |   v   | clk__L1_N0  | IN_5VX16  | 0.014 |   0.726 |    3.193 | 
     | clk__L2_I3/Q               |   ^   | clk__L2_N3  | IN_5VX16  | 0.822 |   1.547 |    4.015 | 
     | clk__L3_I7/A               |   ^   | clk__L2_N3  | BU_5VX16  | 0.010 |   1.558 |    4.025 | 
     | clk__L3_I7/Q               |   ^   | clk__L3_N7  | BU_5VX16  | 0.449 |   2.007 |    4.474 | 
     | clk__L4_I14/A              |   ^   | clk__L3_N7  | BU_5VX16  | 0.007 |   2.014 |    4.482 | 
     | clk__L4_I14/Q              |   ^   | clk__L4_N14 | BU_5VX16  | 0.533 |   2.548 |    5.015 | 
     | Filter_1_1/In1_1_reg[12]/C |   ^   | clk__L4_N14 | DFRQ_5VX2 | 0.014 |   2.562 |    5.029 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin Filter_1_1/In1_1_reg[2]/C 
Endpoint:   Filter_1_1/In1_1_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_enable                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.566
- Setup                         0.314
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                47.251
- Arrival Time                 49.395
= Slack Time                   -2.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+--------+---------+----------| 
     | clk_enable                                         |   ^   | clk_enable                                         |           |        |   0.000 |   -2.144 | 
     | FE_PHC5712_clk_enable/A                            |   ^   | clk_enable                                         | BU_5VX1   |  0.001 |   0.001 |   -2.143 | 
     | FE_PHC5712_clk_enable/Q                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.396 |   0.396 |   -1.748 | 
     | FE_PHC5711_clk_enable/A                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.000 |   0.396 |   -1.748 | 
     | FE_PHC5711_clk_enable/Q                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX1   |  0.464 |   0.861 |   -1.283 | 
     | FE_PHC5707_clk_enable/A                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX0   |  0.000 |   0.861 |   -1.283 | 
     | FE_PHC5707_clk_enable/Q                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.498 |   1.359 |   -0.785 | 
     | FE_PHC5699_clk_enable/A                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.000 |   1.359 |   -0.785 | 
     | FE_PHC5699_clk_enable/Q                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.527 |   1.886 |   -0.258 | 
     | FE_PHC5638_clk_enable/A                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.000 |   1.886 |   -0.258 | 
     | FE_PHC5638_clk_enable/Q                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX0   |  0.773 |   2.659 |    0.515 | 
     | FE_PHC2622_clk_enable/A                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX2   |  0.000 |   2.659 |    0.515 | 
     | FE_PHC2622_clk_enable/Q                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.592 |   3.250 |    1.106 | 
     | FE_PHC2725_clk_enable/A                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.001 |   3.251 |    1.107 | 
     | FE_PHC2725_clk_enable/Q                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX2   |  0.578 |   3.829 |    1.685 | 
     | FE_PHC2816_clk_enable/A                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX3   |  0.000 |   3.829 |    1.685 | 
     | FE_PHC2816_clk_enable/Q                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX3   |  0.424 |   4.254 |    2.110 | 
     | FE_PHC5709_clk_enable/A                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX1   |  0.000 |   4.254 |    2.110 | 
     | FE_PHC5709_clk_enable/Q                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX1   |  0.663 |   4.917 |    2.773 | 
     | FE_PHC2845_clk_enable/A                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX0   |  0.001 |   4.918 |    2.774 | 
     | FE_PHC2845_clk_enable/Q                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.552 |   5.470 |    3.325 | 
     | FE_PHC2838_clk_enable/A                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.000 |   5.470 |    3.326 | 
     | FE_PHC2838_clk_enable/Q                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX0   |  0.535 |   6.004 |    3.860 | 
     | FE_PHC2781_clk_enable/A                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX1   |  0.000 |   6.004 |    3.860 | 
     | FE_PHC2781_clk_enable/Q                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.507 |   6.511 |    4.367 | 
     | FE_PHC2887_clk_enable/A                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.000 |   6.512 |    4.367 | 
     | FE_PHC2887_clk_enable/Q                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.480 |   6.992 |    4.848 | 
     | FE_PHC5710_clk_enable/A                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.000 |   6.992 |    4.848 | 
     | FE_PHC5710_clk_enable/Q                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.502 |   7.494 |    5.350 | 
     | FE_PHC2870_clk_enable/A                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.001 |   7.495 |    5.351 | 
     | FE_PHC2870_clk_enable/Q                            |   ^   | FE_PHN2870_clk_enable                              | BU_5VX1   |  0.771 |   8.266 |    6.122 | 
     | FE_OFC10_clk_enable/A                              |   ^   | FE_PHN2870_clk_enable                              | BU_5VX4   |  0.001 |   8.267 |    6.123 | 
     | FE_OFC10_clk_enable/Q                              |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.576 |   8.844 |    6.700 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.001 |   8.845 |    6.701 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  1.112 |   9.957 |    7.813 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  0.032 |   9.989 |    7.845 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.567 |  10.556 |    8.412 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.000 |  10.557 |    8.412 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.442 |  10.998 |    8.854 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.001 |  11.000 |    8.855 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4   |  0.828 |  11.827 |    9.683 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2   |  0.012 |  11.839 |    9.695 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2   |  0.659 |  12.497 |   10.353 | 
     | FE_OFC11_clk_enable/A                              |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1   |  0.001 |  12.499 |   10.355 | 
     | FE_OFC11_clk_enable/Q                              |   v   | FE_OFN11_clk_enable                                | IN_5VX1   |  1.679 |  14.178 |   12.033 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   v   | FE_OFN11_clk_enable                                | IN_5VX8   |  0.010 |  14.188 |   12.044 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.539 |  14.727 |   12.583 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.004 |  14.731 |   12.587 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8   |  0.184 |  14.916 |   12.772 | 
     | FE_OFC13_clk_enable/A                              |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12  |  0.002 |  14.918 |   12.774 | 
     | FE_OFC13_clk_enable/Q                              |   ^   | FE_OFN13_clk_enable                                | IN_5VX12  |  1.649 |  16.567 |   14.423 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | FE_OFN13_clk_enable                                | BU_5VX1   |  0.183 |  16.750 |   14.606 | 
     | _clk_enable/A                                      |       |                                                    |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.604 |  17.354 |   15.210 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.000 |  17.355 |   15.211 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1   |  0.475 |  17.829 |   15.685 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0   |  0.000 |  17.829 |   15.685 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0   |  0.591 |  18.421 |   16.277 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2   |  0.000 |  18.421 |   16.277 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2   |  0.498 |  18.919 |   16.775 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1   |  0.000 |  18.919 |   16.775 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.490 |  19.409 |   17.265 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.000 |  19.409 |   17.265 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.483 |  19.893 |   17.749 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.000 |  19.893 |   17.749 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.458 |  20.351 |   18.207 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.000 |  20.351 |   18.207 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.447 |  20.798 |   18.654 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.000 |  20.798 |   18.654 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1   |  0.523 |  21.321 |   19.177 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2 |  0.000 |  21.321 |   19.177 | 
     |                                                    |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   ^   | enable_r1_1_13_1                                   | AND2_5VX2 |  0.726 |  22.048 |   19.904 | 
     | FE_PHC397_enable_r1_1_13_1/A                       |   ^   | enable_r1_1_13_1                                   | DLY4_5VX1 |  0.000 |  22.048 |   19.904 | 
     | FE_PHC397_enable_r1_1_13_1/Q                       |   ^   | FE_PHN397_enable_r1_1_13_1                         | DLY4_5VX1 | 11.068 |  33.116 |   30.972 | 
     | g1701/B                                            |   ^   | FE_PHN397_enable_r1_1_13_1                         | AND2_5VX0 |  0.000 |  33.116 |   30.972 | 
     | g1701/Q                                            |   ^   | n_47                                               | AND2_5VX0 |  1.086 |  34.202 |   32.058 | 
     | FE_PSC5556_n_47/A                                  |   ^   | n_47                                               | BU_5VX3   |  0.000 |  34.202 |   32.058 | 
     | FE_PSC5556_n_47/Q                                  |   ^   | FE_PSN5556_n_47                                    | BU_5VX3   |  0.936 |  35.138 |   32.994 | 
     | g1576/C                                            |   ^   | FE_PSN5556_n_47                                    | AO22_5VX1 |  0.003 |  35.140 |   32.996 | 
     | g1576/Q                                            |   ^   | Upsample3_bypassout[2]                             | AO22_5VX1 |  0.886 |  36.026 |   33.882 | 
     | Filter_1_1/g18259/C                                |   ^   | Upsample3_bypassout[2]                             | AN22_5VX1 |  0.000 |  36.026 |   33.882 | 
     | Filter_1_1/g18259/Q                                |   v   | Filter_1_1/n_343                                   | AN22_5VX1 |  0.405 |  36.432 |   34.288 | 
     | Filter_1_1/g18062/A                                |   v   | Filter_1_1/n_343                                   | NO2_5VX1  |  0.000 |  36.432 |   34.288 | 
     | Filter_1_1/g18062/Q                                |   ^   | Filter_1_1/n_773                                   | NO2_5VX1  |  0.829 |  37.261 |   35.117 | 
     | Filter_1_1/FE_PHC1548_n_773/A                      |   ^   | Filter_1_1/n_773                                   | BU_5VX0   |  0.000 |  37.262 |   35.118 | 
     | Filter_1_1/FE_PHC1548_n_773/Q                      |   ^   | Filter_1_1/FE_PHN1548_n_773                        | BU_5VX0   |  0.569 |  37.831 |   35.687 | 
     | Filter_1_1/FE_PHC2050_n_773/A                      |   ^   | Filter_1_1/FE_PHN1548_n_773                        | BU_5VX1   |  0.000 |  37.831 |   35.687 | 
     | Filter_1_1/FE_PHC2050_n_773/Q                      |   ^   | Filter_1_1/FE_PHN2050_n_773                        | BU_5VX1   |  0.449 |  38.279 |   36.135 | 
     | Filter_1_1/FE_PHC698_n_773/A                       |   ^   | Filter_1_1/FE_PHN2050_n_773                        | DLY4_5VX1 |  0.000 |  38.279 |   36.135 | 
     | Filter_1_1/FE_PHC698_n_773/Q                       |   ^   | Filter_1_1/FE_PHN698_n_773                         | DLY4_5VX1 | 11.116 |  49.395 |   47.251 | 
     | Filter_1_1/In1_1_reg[2]/D                          |   ^   | Filter_1_1/FE_PHN698_n_773                         | DFRQ_5VX2 |  0.000 |  49.395 |   47.251 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |    2.144 | 
     | clk__L1_I0/A              |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    2.144 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0  | IN_5VX16  | 0.712 |   0.712 |    2.856 | 
     | clk__L2_I3/A              |   v   | clk__L1_N0  | IN_5VX16  | 0.014 |   0.726 |    2.870 | 
     | clk__L2_I3/Q              |   ^   | clk__L2_N3  | IN_5VX16  | 0.822 |   1.547 |    3.691 | 
     | clk__L3_I7/A              |   ^   | clk__L2_N3  | BU_5VX16  | 0.010 |   1.558 |    3.702 | 
     | clk__L3_I7/Q              |   ^   | clk__L3_N7  | BU_5VX16  | 0.449 |   2.007 |    4.151 | 
     | clk__L4_I14/A             |   ^   | clk__L3_N7  | BU_5VX16  | 0.007 |   2.014 |    4.159 | 
     | clk__L4_I14/Q             |   ^   | clk__L4_N14 | BU_5VX16  | 0.533 |   2.548 |    4.692 | 
     | Filter_1_1/In1_1_reg[2]/C |   ^   | clk__L4_N14 | DFRQ_5VX2 | 0.018 |   2.566 |    4.710 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin Filter_1_1/In1_1_reg[11]/C 
Endpoint:   Filter_1_1/In1_1_reg[11]/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_enable                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.563
- Setup                         0.320
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                47.243
- Arrival Time                 49.358
= Slack Time                   -2.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+--------+---------+----------| 
     | clk_enable                                         |   ^   | clk_enable                                         |           |        |   0.000 |   -2.115 | 
     | FE_PHC5712_clk_enable/A                            |   ^   | clk_enable                                         | BU_5VX1   |  0.001 |   0.001 |   -2.115 | 
     | FE_PHC5712_clk_enable/Q                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.396 |   0.396 |   -1.719 | 
     | FE_PHC5711_clk_enable/A                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.000 |   0.396 |   -1.719 | 
     | FE_PHC5711_clk_enable/Q                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX1   |  0.464 |   0.861 |   -1.255 | 
     | FE_PHC5707_clk_enable/A                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX0   |  0.000 |   0.861 |   -1.255 | 
     | FE_PHC5707_clk_enable/Q                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.498 |   1.359 |   -0.757 | 
     | FE_PHC5699_clk_enable/A                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.000 |   1.359 |   -0.757 | 
     | FE_PHC5699_clk_enable/Q                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.527 |   1.886 |   -0.230 | 
     | FE_PHC5638_clk_enable/A                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.000 |   1.886 |   -0.230 | 
     | FE_PHC5638_clk_enable/Q                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX0   |  0.773 |   2.659 |    0.543 | 
     | FE_PHC2622_clk_enable/A                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX2   |  0.000 |   2.659 |    0.543 | 
     | FE_PHC2622_clk_enable/Q                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.592 |   3.250 |    1.135 | 
     | FE_PHC2725_clk_enable/A                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.001 |   3.251 |    1.136 | 
     | FE_PHC2725_clk_enable/Q                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX2   |  0.578 |   3.829 |    1.714 | 
     | FE_PHC2816_clk_enable/A                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX3   |  0.000 |   3.829 |    1.714 | 
     | FE_PHC2816_clk_enable/Q                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX3   |  0.424 |   4.254 |    2.138 | 
     | FE_PHC5709_clk_enable/A                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX1   |  0.000 |   4.254 |    2.138 | 
     | FE_PHC5709_clk_enable/Q                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX1   |  0.663 |   4.917 |    2.801 | 
     | FE_PHC2845_clk_enable/A                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX0   |  0.001 |   4.918 |    2.802 | 
     | FE_PHC2845_clk_enable/Q                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.552 |   5.470 |    3.354 | 
     | FE_PHC2838_clk_enable/A                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.000 |   5.470 |    3.354 | 
     | FE_PHC2838_clk_enable/Q                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX0   |  0.535 |   6.004 |    3.889 | 
     | FE_PHC2781_clk_enable/A                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX1   |  0.000 |   6.004 |    3.889 | 
     | FE_PHC2781_clk_enable/Q                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.507 |   6.511 |    4.396 | 
     | FE_PHC2887_clk_enable/A                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.000 |   6.512 |    4.396 | 
     | FE_PHC2887_clk_enable/Q                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.480 |   6.992 |    4.876 | 
     | FE_PHC5710_clk_enable/A                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.000 |   6.992 |    4.876 | 
     | FE_PHC5710_clk_enable/Q                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.502 |   7.494 |    5.379 | 
     | FE_PHC2870_clk_enable/A                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.001 |   7.495 |    5.379 | 
     | FE_PHC2870_clk_enable/Q                            |   ^   | FE_PHN2870_clk_enable                              | BU_5VX1   |  0.771 |   8.266 |    6.150 | 
     | FE_OFC10_clk_enable/A                              |   ^   | FE_PHN2870_clk_enable                              | BU_5VX4   |  0.001 |   8.267 |    6.152 | 
     | FE_OFC10_clk_enable/Q                              |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.576 |   8.844 |    6.728 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.001 |   8.845 |    6.729 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  1.112 |   9.957 |    7.842 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  0.032 |   9.989 |    7.873 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.567 |  10.556 |    8.441 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.000 |  10.557 |    8.441 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.442 |  10.998 |    8.883 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.001 |  11.000 |    8.884 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4   |  0.828 |  11.827 |    9.711 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2   |  0.012 |  11.839 |    9.723 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2   |  0.659 |  12.497 |   10.382 | 
     | FE_OFC11_clk_enable/A                              |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1   |  0.001 |  12.499 |   10.383 | 
     | FE_OFC11_clk_enable/Q                              |   v   | FE_OFN11_clk_enable                                | IN_5VX1   |  1.679 |  14.178 |   12.062 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   v   | FE_OFN11_clk_enable                                | IN_5VX8   |  0.010 |  14.188 |   12.072 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.539 |  14.727 |   12.612 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.004 |  14.731 |   12.616 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8   |  0.184 |  14.916 |   12.800 | 
     | FE_OFC13_clk_enable/A                              |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12  |  0.002 |  14.918 |   12.802 | 
     | FE_OFC13_clk_enable/Q                              |   ^   | FE_OFN13_clk_enable                                | IN_5VX12  |  1.649 |  16.567 |   14.452 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | FE_OFN13_clk_enable                                | BU_5VX1   |  0.183 |  16.750 |   14.634 | 
     | _clk_enable/A                                      |       |                                                    |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.604 |  17.354 |   15.239 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.000 |  17.355 |   15.239 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1   |  0.475 |  17.829 |   15.714 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0   |  0.000 |  17.829 |   15.714 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0   |  0.591 |  18.421 |   16.305 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2   |  0.000 |  18.421 |   16.306 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2   |  0.498 |  18.919 |   16.803 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1   |  0.000 |  18.919 |   16.803 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.490 |  19.409 |   17.293 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.000 |  19.409 |   17.294 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.483 |  19.893 |   17.777 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.000 |  19.893 |   17.777 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.458 |  20.351 |   18.236 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.000 |  20.351 |   18.236 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.447 |  20.798 |   18.683 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.000 |  20.798 |   18.683 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1   |  0.523 |  21.321 |   19.205 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2 |  0.000 |  21.321 |   19.206 | 
     |                                                    |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   ^   | enable_r1_1_13_1                                   | AND2_5VX2 |  0.726 |  22.048 |   19.932 | 
     | FE_PHC397_enable_r1_1_13_1/A                       |   ^   | enable_r1_1_13_1                                   | DLY4_5VX1 |  0.000 |  22.048 |   19.932 | 
     | FE_PHC397_enable_r1_1_13_1/Q                       |   ^   | FE_PHN397_enable_r1_1_13_1                         | DLY4_5VX1 | 11.068 |  33.116 |   31.000 | 
     | g1701/B                                            |   ^   | FE_PHN397_enable_r1_1_13_1                         | AND2_5VX0 |  0.000 |  33.116 |   31.001 | 
     | g1701/Q                                            |   ^   | n_47                                               | AND2_5VX0 |  1.086 |  34.202 |   32.086 | 
     | FE_PSC5556_n_47/A                                  |   ^   | n_47                                               | BU_5VX3   |  0.000 |  34.202 |   32.086 | 
     | FE_PSC5556_n_47/Q                                  |   ^   | FE_PSN5556_n_47                                    | BU_5VX3   |  0.936 |  35.138 |   33.022 | 
     | g1566/C                                            |   ^   | FE_PSN5556_n_47                                    | AO22_5VX1 |  0.002 |  35.140 |   33.024 | 
     | g1566/Q                                            |   ^   | Upsample3_bypassout[11]                            | AO22_5VX1 |  0.876 |  36.016 |   33.900 | 
     | Filter_1_1/g18355/C                                |   ^   | Upsample3_bypassout[11]                            | AN22_5VX1 |  0.000 |  36.016 |   33.900 | 
     | Filter_1_1/g18355/Q                                |   v   | Filter_1_1/n_346                                   | AN22_5VX1 |  0.426 |  36.442 |   34.326 | 
     | Filter_1_1/g18055/A                                |   v   | Filter_1_1/n_346                                   | NO2_5VX1  |  0.000 |  36.442 |   34.326 | 
     | Filter_1_1/g18055/Q                                |   ^   | Filter_1_1/FE_PHN1546_n_776                        | NO2_5VX1  |  0.737 |  37.179 |   35.063 | 
     | Filter_1_1/FE_PHC1546_n_776/A                      |   ^   | Filter_1_1/FE_PHN1546_n_776                        | BU_5VX0   |  0.000 |  37.179 |   35.064 | 
     | Filter_1_1/FE_PHC1546_n_776/Q                      |   ^   | Filter_1_1/n_776                                   | BU_5VX0   |  0.681 |  37.860 |   35.745 | 
     | Filter_1_1/FE_PHC697_n_776/A                       |   ^   | Filter_1_1/n_776                                   | DLY4_5VX1 |  0.000 |  37.861 |   35.745 | 
     | Filter_1_1/FE_PHC697_n_776/Q                       |   ^   | Filter_1_1/FE_PHN697_n_776                         | DLY4_5VX1 | 11.497 |  49.357 |   47.242 | 
     | Filter_1_1/In1_1_reg[11]/D                         |   ^   | Filter_1_1/FE_PHN697_n_776                         | DFRQ_5VX2 |  0.001 |  49.358 |   47.243 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                            |       |             |           |       |  Time   |   Time   | 
     |----------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk         |           |       |   0.000 |    2.116 | 
     | clk__L1_I0/A               |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    2.116 | 
     | clk__L1_I0/Q               |   v   | clk__L1_N0  | IN_5VX16  | 0.712 |   0.712 |    2.828 | 
     | clk__L2_I3/A               |   v   | clk__L1_N0  | IN_5VX16  | 0.014 |   0.726 |    2.841 | 
     | clk__L2_I3/Q               |   ^   | clk__L2_N3  | IN_5VX16  | 0.822 |   1.547 |    3.663 | 
     | clk__L3_I7/A               |   ^   | clk__L2_N3  | BU_5VX16  | 0.010 |   1.558 |    3.674 | 
     | clk__L3_I7/Q               |   ^   | clk__L3_N7  | BU_5VX16  | 0.449 |   2.007 |    4.123 | 
     | clk__L4_I14/A              |   ^   | clk__L3_N7  | BU_5VX16  | 0.007 |   2.014 |    4.130 | 
     | clk__L4_I14/Q              |   ^   | clk__L4_N14 | BU_5VX16  | 0.533 |   2.548 |    4.663 | 
     | Filter_1_1/In1_1_reg[11]/C |   ^   | clk__L4_N14 | DFRQ_5VX2 | 0.015 |   2.563 |    4.678 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin Filter_1_1/In1_1_reg[6]/C 
Endpoint:   Filter_1_1/In1_1_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_enable                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.565
- Setup                         0.322
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                47.243
- Arrival Time                 49.260
= Slack Time                   -2.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+--------+---------+----------| 
     | clk_enable                                         |   ^   | clk_enable                                         |           |        |   0.000 |   -2.017 | 
     | FE_PHC5712_clk_enable/A                            |   ^   | clk_enable                                         | BU_5VX1   |  0.001 |   0.001 |   -2.016 | 
     | FE_PHC5712_clk_enable/Q                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.396 |   0.396 |   -1.621 | 
     | FE_PHC5711_clk_enable/A                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.000 |   0.396 |   -1.621 | 
     | FE_PHC5711_clk_enable/Q                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX1   |  0.464 |   0.861 |   -1.156 | 
     | FE_PHC5707_clk_enable/A                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX0   |  0.000 |   0.861 |   -1.156 | 
     | FE_PHC5707_clk_enable/Q                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.498 |   1.359 |   -0.658 | 
     | FE_PHC5699_clk_enable/A                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.000 |   1.359 |   -0.658 | 
     | FE_PHC5699_clk_enable/Q                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.527 |   1.886 |   -0.131 | 
     | FE_PHC5638_clk_enable/A                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.000 |   1.886 |   -0.131 | 
     | FE_PHC5638_clk_enable/Q                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX0   |  0.773 |   2.659 |    0.642 | 
     | FE_PHC2622_clk_enable/A                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX2   |  0.000 |   2.659 |    0.642 | 
     | FE_PHC2622_clk_enable/Q                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.592 |   3.250 |    1.233 | 
     | FE_PHC2725_clk_enable/A                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.001 |   3.251 |    1.234 | 
     | FE_PHC2725_clk_enable/Q                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX2   |  0.578 |   3.829 |    1.812 | 
     | FE_PHC2816_clk_enable/A                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX3   |  0.000 |   3.829 |    1.812 | 
     | FE_PHC2816_clk_enable/Q                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX3   |  0.424 |   4.254 |    2.237 | 
     | FE_PHC5709_clk_enable/A                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX1   |  0.000 |   4.254 |    2.237 | 
     | FE_PHC5709_clk_enable/Q                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX1   |  0.663 |   4.917 |    2.900 | 
     | FE_PHC2845_clk_enable/A                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX0   |  0.001 |   4.918 |    2.901 | 
     | FE_PHC2845_clk_enable/Q                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.552 |   5.470 |    3.452 | 
     | FE_PHC2838_clk_enable/A                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.000 |   5.470 |    3.453 | 
     | FE_PHC2838_clk_enable/Q                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX0   |  0.535 |   6.004 |    3.987 | 
     | FE_PHC2781_clk_enable/A                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX1   |  0.000 |   6.004 |    3.987 | 
     | FE_PHC2781_clk_enable/Q                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.507 |   6.511 |    4.494 | 
     | FE_PHC2887_clk_enable/A                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.000 |   6.512 |    4.494 | 
     | FE_PHC2887_clk_enable/Q                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.480 |   6.992 |    4.975 | 
     | FE_PHC5710_clk_enable/A                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.000 |   6.992 |    4.975 | 
     | FE_PHC5710_clk_enable/Q                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.502 |   7.494 |    5.477 | 
     | FE_PHC2870_clk_enable/A                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.001 |   7.495 |    5.478 | 
     | FE_PHC2870_clk_enable/Q                            |   ^   | FE_PHN2870_clk_enable                              | BU_5VX1   |  0.771 |   8.266 |    6.249 | 
     | FE_OFC10_clk_enable/A                              |   ^   | FE_PHN2870_clk_enable                              | BU_5VX4   |  0.001 |   8.267 |    6.250 | 
     | FE_OFC10_clk_enable/Q                              |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.576 |   8.844 |    6.827 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.001 |   8.845 |    6.828 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  1.112 |   9.957 |    7.940 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  0.032 |   9.989 |    7.972 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.567 |  10.556 |    8.539 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.000 |  10.557 |    8.539 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.442 |  10.998 |    8.981 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.001 |  11.000 |    8.982 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4   |  0.828 |  11.827 |    9.810 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2   |  0.012 |  11.839 |    9.822 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2   |  0.659 |  12.497 |   10.480 | 
     | FE_OFC11_clk_enable/A                              |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1   |  0.001 |  12.499 |   10.482 | 
     | FE_OFC11_clk_enable/Q                              |   v   | FE_OFN11_clk_enable                                | IN_5VX1   |  1.679 |  14.177 |   12.160 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   v   | FE_OFN11_clk_enable                                | IN_5VX8   |  0.010 |  14.188 |   12.171 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.539 |  14.727 |   12.710 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.004 |  14.731 |   12.714 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8   |  0.184 |  14.916 |   12.899 | 
     | FE_OFC13_clk_enable/A                              |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12  |  0.002 |  14.918 |   12.901 | 
     | FE_OFC13_clk_enable/Q                              |   ^   | FE_OFN13_clk_enable                                | IN_5VX12  |  1.649 |  16.567 |   14.550 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | FE_OFN13_clk_enable                                | BU_5VX1   |  0.183 |  16.750 |   14.733 | 
     | _clk_enable/A                                      |       |                                                    |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.604 |  17.354 |   15.337 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.000 |  17.355 |   15.338 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1   |  0.475 |  17.829 |   15.812 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0   |  0.000 |  17.829 |   15.812 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0   |  0.591 |  18.421 |   16.404 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2   |  0.000 |  18.421 |   16.404 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2   |  0.498 |  18.919 |   16.902 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1   |  0.000 |  18.919 |   16.902 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.490 |  19.409 |   17.392 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.000 |  19.409 |   17.392 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.483 |  19.893 |   17.876 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.000 |  19.893 |   17.876 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.458 |  20.351 |   18.334 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.000 |  20.351 |   18.334 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.447 |  20.798 |   18.781 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.000 |  20.798 |   18.781 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1   |  0.523 |  21.321 |   19.304 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2 |  0.000 |  21.321 |   19.304 | 
     |                                                    |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   ^   | enable_r1_1_13_1                                   | AND2_5VX2 |  0.726 |  22.048 |   20.031 | 
     | FE_PHC397_enable_r1_1_13_1/A                       |   ^   | enable_r1_1_13_1                                   | DLY4_5VX1 |  0.000 |  22.048 |   20.031 | 
     | FE_PHC397_enable_r1_1_13_1/Q                       |   ^   | FE_PHN397_enable_r1_1_13_1                         | DLY4_5VX1 | 11.068 |  33.116 |   31.099 | 
     | g1701/B                                            |   ^   | FE_PHN397_enable_r1_1_13_1                         | AND2_5VX0 |  0.000 |  33.116 |   31.099 | 
     | g1701/Q                                            |   ^   | n_47                                               | AND2_5VX0 |  1.086 |  34.202 |   32.185 | 
     | FE_PSC5556_n_47/A                                  |   ^   | n_47                                               | BU_5VX3   |  0.000 |  34.202 |   32.185 | 
     | FE_PSC5556_n_47/Q                                  |   ^   | FE_PSN5556_n_47                                    | BU_5VX3   |  0.936 |  35.138 |   33.121 | 
     | g1570/C                                            |   ^   | FE_PSN5556_n_47                                    | AO22_5VX1 |  0.002 |  35.140 |   33.123 | 
     | g1570/Q                                            |   ^   | Upsample3_bypassout[6]                             | AO22_5VX1 |  0.881 |  36.021 |   34.004 | 
     | Filter_1_1/g18387/C                                |   ^   | Upsample3_bypassout[6]                             | AN22_5VX1 |  0.001 |  36.021 |   34.004 | 
     | Filter_1_1/g18387/Q                                |   v   | Filter_1_1/n_339                                   | AN22_5VX1 |  0.384 |  36.405 |   34.388 | 
     | Filter_1_1/g18075/A                                |   v   | Filter_1_1/n_339                                   | NO2_5VX1  |  0.000 |  36.405 |   34.388 | 
     | Filter_1_1/g18075/Q                                |   ^   | Filter_1_1/n_769                                   | NO2_5VX1  |  1.009 |  37.415 |   35.398 | 
     | Filter_1_1/FE_PHC1556_n_769/A                      |   ^   | Filter_1_1/n_769                                   | BU_5VX0   |  0.000 |  37.415 |   35.398 | 
     | Filter_1_1/FE_PHC1556_n_769/Q                      |   ^   | Filter_1_1/FE_PHN1556_n_769                        | BU_5VX0   |  0.610 |  38.024 |   36.007 | 
     | Filter_1_1/FE_PHC671_n_769/A                       |   ^   | Filter_1_1/FE_PHN1556_n_769                        | DLY4_5VX1 |  0.000 |  38.025 |   36.008 | 
     | Filter_1_1/FE_PHC671_n_769/Q                       |   ^   | Filter_1_1/FE_PHN671_n_769                         | DLY4_5VX1 | 11.235 |  49.259 |   47.242 | 
     | Filter_1_1/In1_1_reg[6]/D                          |   ^   | Filter_1_1/FE_PHN671_n_769                         | DFRQ_5VX4 |  0.000 |  49.260 |   47.243 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |    2.017 | 
     | clk__L1_I0/A              |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    2.017 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0  | IN_5VX16  | 0.712 |   0.712 |    2.729 | 
     | clk__L2_I3/A              |   v   | clk__L1_N0  | IN_5VX16  | 0.014 |   0.726 |    2.743 | 
     | clk__L2_I3/Q              |   ^   | clk__L2_N3  | IN_5VX16  | 0.822 |   1.547 |    3.564 | 
     | clk__L3_I7/A              |   ^   | clk__L2_N3  | BU_5VX16  | 0.010 |   1.558 |    3.575 | 
     | clk__L3_I7/Q              |   ^   | clk__L3_N7  | BU_5VX16  | 0.449 |   2.007 |    4.024 | 
     | clk__L4_I14/A             |   ^   | clk__L3_N7  | BU_5VX16  | 0.007 |   2.014 |    4.032 | 
     | clk__L4_I14/Q             |   ^   | clk__L4_N14 | BU_5VX16  | 0.533 |   2.548 |    4.565 | 
     | Filter_1_1/In1_1_reg[6]/C |   ^   | clk__L4_N14 | DFRQ_5VX4 | 0.017 |   2.565 |    4.582 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin Filter_1_1/In1_1_reg[10]/C 
Endpoint:   Filter_1_1/In1_1_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_enable                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.564
- Setup                         0.317
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                47.247
- Arrival Time                 49.181
= Slack Time                   -1.934
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+--------+---------+----------| 
     | clk_enable                                         |   ^   | clk_enable                                         |           |        |   0.000 |   -1.934 | 
     | FE_PHC5712_clk_enable/A                            |   ^   | clk_enable                                         | BU_5VX1   |  0.001 |   0.001 |   -1.933 | 
     | FE_PHC5712_clk_enable/Q                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.396 |   0.396 |   -1.538 | 
     | FE_PHC5711_clk_enable/A                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.000 |   0.396 |   -1.538 | 
     | FE_PHC5711_clk_enable/Q                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX1   |  0.464 |   0.861 |   -1.073 | 
     | FE_PHC5707_clk_enable/A                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX0   |  0.000 |   0.861 |   -1.073 | 
     | FE_PHC5707_clk_enable/Q                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.498 |   1.359 |   -0.575 | 
     | FE_PHC5699_clk_enable/A                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.000 |   1.359 |   -0.575 | 
     | FE_PHC5699_clk_enable/Q                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.527 |   1.886 |   -0.048 | 
     | FE_PHC5638_clk_enable/A                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.000 |   1.886 |   -0.048 | 
     | FE_PHC5638_clk_enable/Q                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX0   |  0.773 |   2.659 |    0.725 | 
     | FE_PHC2622_clk_enable/A                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX2   |  0.000 |   2.659 |    0.725 | 
     | FE_PHC2622_clk_enable/Q                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.592 |   3.250 |    1.316 | 
     | FE_PHC2725_clk_enable/A                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.001 |   3.251 |    1.317 | 
     | FE_PHC2725_clk_enable/Q                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX2   |  0.578 |   3.829 |    1.895 | 
     | FE_PHC2816_clk_enable/A                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX3   |  0.000 |   3.829 |    1.895 | 
     | FE_PHC2816_clk_enable/Q                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX3   |  0.424 |   4.254 |    2.320 | 
     | FE_PHC5709_clk_enable/A                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX1   |  0.000 |   4.254 |    2.320 | 
     | FE_PHC5709_clk_enable/Q                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX1   |  0.663 |   4.917 |    2.983 | 
     | FE_PHC2845_clk_enable/A                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX0   |  0.001 |   4.918 |    2.984 | 
     | FE_PHC2845_clk_enable/Q                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.552 |   5.469 |    3.535 | 
     | FE_PHC2838_clk_enable/A                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.000 |   5.470 |    3.536 | 
     | FE_PHC2838_clk_enable/Q                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX0   |  0.535 |   6.004 |    4.070 | 
     | FE_PHC2781_clk_enable/A                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX1   |  0.000 |   6.004 |    4.070 | 
     | FE_PHC2781_clk_enable/Q                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.507 |   6.511 |    4.577 | 
     | FE_PHC2887_clk_enable/A                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.000 |   6.511 |    4.577 | 
     | FE_PHC2887_clk_enable/Q                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.480 |   6.992 |    5.058 | 
     | FE_PHC5710_clk_enable/A                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.000 |   6.992 |    5.058 | 
     | FE_PHC5710_clk_enable/Q                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.502 |   7.494 |    5.560 | 
     | FE_PHC2870_clk_enable/A                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.001 |   7.495 |    5.561 | 
     | FE_PHC2870_clk_enable/Q                            |   ^   | FE_PHN2870_clk_enable                              | BU_5VX1   |  0.771 |   8.266 |    6.332 | 
     | FE_OFC10_clk_enable/A                              |   ^   | FE_PHN2870_clk_enable                              | BU_5VX4   |  0.001 |   8.267 |    6.333 | 
     | FE_OFC10_clk_enable/Q                              |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.576 |   8.844 |    6.910 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.001 |   8.845 |    6.911 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  1.112 |   9.957 |    8.023 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  0.032 |   9.989 |    8.055 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.567 |  10.556 |    8.622 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.000 |  10.556 |    8.622 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.442 |  10.998 |    9.064 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.001 |  10.999 |    9.065 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4   |  0.828 |  11.827 |    9.893 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2   |  0.012 |  11.839 |    9.905 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2   |  0.659 |  12.497 |   10.563 | 
     | FE_OFC11_clk_enable/A                              |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1   |  0.001 |  12.499 |   10.565 | 
     | FE_OFC11_clk_enable/Q                              |   v   | FE_OFN11_clk_enable                                | IN_5VX1   |  1.679 |  14.177 |   12.243 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   v   | FE_OFN11_clk_enable                                | IN_5VX8   |  0.010 |  14.188 |   12.254 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.539 |  14.727 |   12.793 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.004 |  14.731 |   12.797 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8   |  0.184 |  14.916 |   12.982 | 
     | FE_OFC13_clk_enable/A                              |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12  |  0.002 |  14.918 |   12.984 | 
     | FE_OFC13_clk_enable/Q                              |   ^   | FE_OFN13_clk_enable                                | IN_5VX12  |  1.649 |  16.567 |   14.633 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | FE_OFN13_clk_enable                                | BU_5VX1   |  0.183 |  16.750 |   14.816 | 
     | _clk_enable/A                                      |       |                                                    |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.604 |  17.354 |   15.420 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.000 |  17.355 |   15.421 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1   |  0.475 |  17.829 |   15.895 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0   |  0.000 |  17.829 |   15.895 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0   |  0.591 |  18.421 |   16.487 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2   |  0.000 |  18.421 |   16.487 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2   |  0.498 |  18.919 |   16.985 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1   |  0.000 |  18.919 |   16.985 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.490 |  19.409 |   17.475 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.000 |  19.409 |   17.475 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.483 |  19.893 |   17.959 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.000 |  19.893 |   17.959 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.458 |  20.351 |   18.417 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.000 |  20.351 |   18.417 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.447 |  20.798 |   18.864 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.000 |  20.798 |   18.864 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1   |  0.523 |  21.321 |   19.387 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2 |  0.000 |  21.321 |   19.387 | 
     |                                                    |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   ^   | enable_r1_1_13_1                                   | AND2_5VX2 |  0.726 |  22.048 |   20.114 | 
     | FE_PHC397_enable_r1_1_13_1/A                       |   ^   | enable_r1_1_13_1                                   | DLY4_5VX1 |  0.000 |  22.048 |   20.114 | 
     | FE_PHC397_enable_r1_1_13_1/Q                       |   ^   | FE_PHN397_enable_r1_1_13_1                         | DLY4_5VX1 | 11.068 |  33.116 |   31.182 | 
     | g1701/B                                            |   ^   | FE_PHN397_enable_r1_1_13_1                         | AND2_5VX0 |  0.000 |  33.116 |   31.182 | 
     | g1701/Q                                            |   ^   | n_47                                               | AND2_5VX0 |  1.086 |  34.202 |   32.268 | 
     | FE_PSC5556_n_47/A                                  |   ^   | n_47                                               | BU_5VX3   |  0.000 |  34.202 |   32.268 | 
     | FE_PSC5556_n_47/Q                                  |   ^   | FE_PSN5556_n_47                                    | BU_5VX3   |  0.936 |  35.138 |   33.203 | 
     | g1571/C                                            |   ^   | FE_PSN5556_n_47                                    | AO22_5VX1 |  0.003 |  35.140 |   33.206 | 
     | g1571/Q                                            |   ^   | Upsample3_bypassout[10]                            | AO22_5VX1 |  0.840 |  35.980 |   34.046 | 
     | Filter_1_1/g18352/C                                |   ^   | Upsample3_bypassout[10]                            | AN22_5VX1 |  0.000 |  35.981 |   34.047 | 
     | Filter_1_1/g18352/Q                                |   v   | Filter_1_1/n_347                                   | AN22_5VX1 |  0.387 |  36.368 |   34.433 | 
     | Filter_1_1/g18054/A                                |   v   | Filter_1_1/n_347                                   | NO2_5VX1  |  0.000 |  36.368 |   34.434 | 
     | Filter_1_1/g18054/Q                                |   ^   | Filter_1_1/n_777                                   | NO2_5VX1  |  0.997 |  37.365 |   35.431 | 
     | Filter_1_1/FE_PHC1537_n_777/A                      |   ^   | Filter_1_1/n_777                                   | BU_5VX0   |  0.000 |  37.365 |   35.431 | 
     | Filter_1_1/FE_PHC1537_n_777/Q                      |   ^   | Filter_1_1/FE_PHN1537_n_777                        | BU_5VX0   |  0.550 |  37.915 |   35.981 | 
     | Filter_1_1/FE_PHC642_n_777/A                       |   ^   | Filter_1_1/FE_PHN1537_n_777                        | DLY4_5VX1 |  0.000 |  37.915 |   35.981 | 
     | Filter_1_1/FE_PHC642_n_777/Q                       |   ^   | Filter_1_1/FE_PHN642_n_777                         | DLY4_5VX1 | 11.266 |  49.181 |   47.247 | 
     | Filter_1_1/In1_1_reg[10]/D                         |   ^   | Filter_1_1/FE_PHN642_n_777                         | DFRQ_5VX2 |  0.000 |  49.181 |   47.247 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                            |       |             |           |       |  Time   |   Time   | 
     |----------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk         |           |       |   0.000 |    1.934 | 
     | clk__L1_I0/A               |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    1.934 | 
     | clk__L1_I0/Q               |   v   | clk__L1_N0  | IN_5VX16  | 0.712 |   0.712 |    2.646 | 
     | clk__L2_I3/A               |   v   | clk__L1_N0  | IN_5VX16  | 0.014 |   0.726 |    2.660 | 
     | clk__L2_I3/Q               |   ^   | clk__L2_N3  | IN_5VX16  | 0.822 |   1.547 |    3.481 | 
     | clk__L3_I7/A               |   ^   | clk__L2_N3  | BU_5VX16  | 0.010 |   1.558 |    3.492 | 
     | clk__L3_I7/Q               |   ^   | clk__L3_N7  | BU_5VX16  | 0.449 |   2.007 |    3.941 | 
     | clk__L4_I14/A              |   ^   | clk__L3_N7  | BU_5VX16  | 0.007 |   2.014 |    3.949 | 
     | clk__L4_I14/Q              |   ^   | clk__L4_N14 | BU_5VX16  | 0.533 |   2.548 |    4.482 | 
     | Filter_1_1/In1_1_reg[10]/C |   ^   | clk__L4_N14 | DFRQ_5VX2 | 0.016 |   2.564 |    4.498 | 
     +-------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin Filter_1_1/In1_1_reg[0]/C 
Endpoint:   Filter_1_1/In1_1_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_enable                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.566
- Setup                         0.313
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                47.253
- Arrival Time                 49.180
= Slack Time                   -1.927
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+--------+---------+----------| 
     | clk_enable                                         |   ^   | clk_enable                                         |           |        |   0.000 |   -1.927 | 
     | FE_PHC5712_clk_enable/A                            |   ^   | clk_enable                                         | BU_5VX1   |  0.001 |   0.001 |   -1.926 | 
     | FE_PHC5712_clk_enable/Q                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.396 |   0.396 |   -1.531 | 
     | FE_PHC5711_clk_enable/A                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.000 |   0.396 |   -1.531 | 
     | FE_PHC5711_clk_enable/Q                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX1   |  0.464 |   0.861 |   -1.067 | 
     | FE_PHC5707_clk_enable/A                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX0   |  0.000 |   0.861 |   -1.066 | 
     | FE_PHC5707_clk_enable/Q                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.498 |   1.359 |   -0.568 | 
     | FE_PHC5699_clk_enable/A                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.000 |   1.359 |   -0.568 | 
     | FE_PHC5699_clk_enable/Q                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.527 |   1.886 |   -0.041 | 
     | FE_PHC5638_clk_enable/A                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.000 |   1.886 |   -0.041 | 
     | FE_PHC5638_clk_enable/Q                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX0   |  0.773 |   2.659 |    0.732 | 
     | FE_PHC2622_clk_enable/A                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX2   |  0.000 |   2.659 |    0.732 | 
     | FE_PHC2622_clk_enable/Q                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.592 |   3.250 |    1.323 | 
     | FE_PHC2725_clk_enable/A                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.001 |   3.251 |    1.324 | 
     | FE_PHC2725_clk_enable/Q                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX2   |  0.578 |   3.829 |    1.902 | 
     | FE_PHC2816_clk_enable/A                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX3   |  0.000 |   3.829 |    1.902 | 
     | FE_PHC2816_clk_enable/Q                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX3   |  0.424 |   4.254 |    2.326 | 
     | FE_PHC5709_clk_enable/A                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX1   |  0.000 |   4.254 |    2.327 | 
     | FE_PHC5709_clk_enable/Q                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX1   |  0.663 |   4.917 |    2.990 | 
     | FE_PHC2845_clk_enable/A                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX0   |  0.001 |   4.918 |    2.990 | 
     | FE_PHC2845_clk_enable/Q                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.552 |   5.470 |    3.542 | 
     | FE_PHC2838_clk_enable/A                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.000 |   5.470 |    3.542 | 
     | FE_PHC2838_clk_enable/Q                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX0   |  0.535 |   6.004 |    4.077 | 
     | FE_PHC2781_clk_enable/A                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX1   |  0.000 |   6.004 |    4.077 | 
     | FE_PHC2781_clk_enable/Q                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.507 |   6.511 |    4.584 | 
     | FE_PHC2887_clk_enable/A                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.000 |   6.512 |    4.584 | 
     | FE_PHC2887_clk_enable/Q                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.480 |   6.992 |    5.064 | 
     | FE_PHC5710_clk_enable/A                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.000 |   6.992 |    5.065 | 
     | FE_PHC5710_clk_enable/Q                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.502 |   7.494 |    5.567 | 
     | FE_PHC2870_clk_enable/A                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.001 |   7.495 |    5.567 | 
     | FE_PHC2870_clk_enable/Q                            |   ^   | FE_PHN2870_clk_enable                              | BU_5VX1   |  0.771 |   8.266 |    6.339 | 
     | FE_OFC10_clk_enable/A                              |   ^   | FE_PHN2870_clk_enable                              | BU_5VX4   |  0.001 |   8.267 |    6.340 | 
     | FE_OFC10_clk_enable/Q                              |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.576 |   8.844 |    6.916 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.001 |   8.845 |    6.918 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  1.112 |   9.957 |    8.030 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  0.032 |   9.989 |    8.062 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.567 |  10.556 |    8.629 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.000 |  10.557 |    8.629 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.442 |  10.998 |    9.071 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.001 |  11.000 |    9.072 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4   |  0.828 |  11.827 |    9.900 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2   |  0.012 |  11.839 |    9.911 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2   |  0.659 |  12.497 |   10.570 | 
     | FE_OFC11_clk_enable/A                              |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1   |  0.001 |  12.499 |   10.571 | 
     | FE_OFC11_clk_enable/Q                              |   v   | FE_OFN11_clk_enable                                | IN_5VX1   |  1.679 |  14.177 |   12.250 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   v   | FE_OFN11_clk_enable                                | IN_5VX8   |  0.010 |  14.188 |   12.261 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.539 |  14.727 |   12.800 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.004 |  14.731 |   12.804 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8   |  0.184 |  14.916 |   12.988 | 
     | FE_OFC13_clk_enable/A                              |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12  |  0.002 |  14.918 |   12.991 | 
     | FE_OFC13_clk_enable/Q                              |   ^   | FE_OFN13_clk_enable                                | IN_5VX12  |  1.649 |  16.567 |   14.640 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | FE_OFN13_clk_enable                                | BU_5VX1   |  0.183 |  16.750 |   14.823 | 
     | _clk_enable/A                                      |       |                                                    |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.604 |  17.354 |   15.427 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.000 |  17.355 |   15.427 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1   |  0.475 |  17.829 |   15.902 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0   |  0.000 |  17.829 |   15.902 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0   |  0.591 |  18.421 |   16.494 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2   |  0.000 |  18.421 |   16.494 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2   |  0.498 |  18.919 |   16.992 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1   |  0.000 |  18.919 |   16.992 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.490 |  19.409 |   17.482 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.000 |  19.409 |   17.482 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.483 |  19.893 |   17.965 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.000 |  19.893 |   17.966 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.458 |  20.351 |   18.424 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.000 |  20.351 |   18.424 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.447 |  20.798 |   18.871 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.000 |  20.798 |   18.871 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1   |  0.523 |  21.321 |   19.394 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2 |  0.000 |  21.321 |   19.394 | 
     |                                                    |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   ^   | enable_r1_1_13_1                                   | AND2_5VX2 |  0.726 |  22.048 |   20.120 | 
     | FE_PHC397_enable_r1_1_13_1/A                       |   ^   | enable_r1_1_13_1                                   | DLY4_5VX1 |  0.000 |  22.048 |   20.121 | 
     | FE_PHC397_enable_r1_1_13_1/Q                       |   ^   | FE_PHN397_enable_r1_1_13_1                         | DLY4_5VX1 | 11.068 |  33.116 |   31.189 | 
     | g1701/B                                            |   ^   | FE_PHN397_enable_r1_1_13_1                         | AND2_5VX0 |  0.000 |  33.116 |   31.189 | 
     | g1701/Q                                            |   ^   | n_47                                               | AND2_5VX0 |  1.086 |  34.202 |   32.275 | 
     | FE_PSC5556_n_47/A                                  |   ^   | n_47                                               | BU_5VX3   |  0.000 |  34.202 |   32.275 | 
     | FE_PSC5556_n_47/Q                                  |   ^   | FE_PSN5556_n_47                                    | BU_5VX3   |  0.936 |  35.138 |   33.210 | 
     | g1567/C                                            |   ^   | FE_PSN5556_n_47                                    | AO22_5VX1 |  0.003 |  35.140 |   33.213 | 
     | g1567/Q                                            |   ^   | Upsample3_bypassout[0]                             | AO22_5VX1 |  0.808 |  35.948 |   34.021 | 
     | Filter_1_1/g18351/C                                |   ^   | Upsample3_bypassout[0]                             | AN22_5VX1 |  0.000 |  35.948 |   34.021 | 
     | Filter_1_1/g18351/Q                                |   v   | Filter_1_1/n_348                                   | AN22_5VX1 |  0.370 |  36.318 |   34.391 | 
     | Filter_1_1/g18048/A                                |   v   | Filter_1_1/n_348                                   | NO2_5VX1  |  0.000 |  36.318 |   34.391 | 
     | Filter_1_1/g18048/Q                                |   ^   | Filter_1_1/n_778                                   | NO2_5VX1  |  0.808 |  37.126 |   35.199 | 
     | Filter_1_1/FE_PHC2046_n_778/A                      |   ^   | Filter_1_1/n_778                                   | BU_5VX1   |  0.000 |  37.126 |   35.199 | 
     | Filter_1_1/FE_PHC2046_n_778/Q                      |   ^   | Filter_1_1/FE_PHN2046_n_778                        | BU_5VX1   |  0.512 |  37.639 |   35.711 | 
     | Filter_1_1/FE_PHC1545_n_778/A                      |   ^   | Filter_1_1/FE_PHN2046_n_778                        | BU_5VX0   |  0.000 |  37.639 |   35.711 | 
     | Filter_1_1/FE_PHC1545_n_778/Q                      |   ^   | Filter_1_1/FE_PHN1545_n_778                        | BU_5VX0   |  0.451 |  38.090 |   36.163 | 
     | Filter_1_1/FE_PHC696_n_778/A                       |   ^   | Filter_1_1/FE_PHN1545_n_778                        | DLY4_5VX1 |  0.000 |  38.090 |   36.163 | 
     | Filter_1_1/FE_PHC696_n_778/Q                       |   ^   | Filter_1_1/FE_PHN696_n_778                         | DLY4_5VX1 | 11.090 |  49.180 |   47.253 | 
     | Filter_1_1/In1_1_reg[0]/D                          |   ^   | Filter_1_1/FE_PHN696_n_778                         | DFRQ_5VX2 |  0.000 |  49.180 |   47.253 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |    1.927 | 
     | clk__L1_I0/A              |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    1.927 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0  | IN_5VX16  | 0.712 |   0.712 |    2.639 | 
     | clk__L2_I3/A              |   v   | clk__L1_N0  | IN_5VX16  | 0.014 |   0.726 |    2.653 | 
     | clk__L2_I3/Q              |   ^   | clk__L2_N3  | IN_5VX16  | 0.822 |   1.547 |    3.475 | 
     | clk__L3_I7/A              |   ^   | clk__L2_N3  | BU_5VX16  | 0.010 |   1.558 |    3.485 | 
     | clk__L3_I7/Q              |   ^   | clk__L3_N7  | BU_5VX16  | 0.449 |   2.007 |    3.934 | 
     | clk__L4_I14/A             |   ^   | clk__L3_N7  | BU_5VX16  | 0.007 |   2.014 |    3.942 | 
     | clk__L4_I14/Q             |   ^   | clk__L4_N14 | BU_5VX16  | 0.533 |   2.548 |    4.475 | 
     | Filter_1_1/In1_1_reg[0]/C |   ^   | clk__L4_N14 | DFRQ_5VX2 | 0.018 |   2.566 |    4.493 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin Downsample4_out1_reg[11]/C 
Endpoint:   Downsample4_out1_reg[11]/D (v) checked with  leading edge of 'clk_1_
5'
Beginpoint: reset                      (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.638
+ Phase Shift                 130.000
- Uncertainty                  25.000
= Required Time               104.362
- Arrival Time                106.155
= Slack Time                   -1.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    |  Delay | Arrival | Required | 
     |                             |       |                           |           |        |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+--------+---------+----------| 
     | reset                       |   ^   | reset                     |           |        |   0.000 |   -1.794 | 
     | FE_PHC4939_reset/A          |   ^   | reset                     | BU_5VX16  |  0.009 |   0.009 |   -1.785 | 
     | FE_PHC4939_reset/Q          |   ^   | FE_PHN4939_reset          | BU_5VX16  |  0.418 |   0.427 |   -1.367 | 
     | FE_PHC2877_reset/A          |   ^   | FE_PHN4939_reset          | DLY2_5VX1 |  0.017 |   0.444 |   -1.350 | 
     | FE_PHC2877_reset/Q          |   ^   | FE_PHN2877_reset          | DLY2_5VX1 |  5.139 |   5.583 |    3.789 | 
     | FE_PHC2874_reset/A          |   ^   | FE_PHN2877_reset          | DLY2_5VX1 |  0.000 |   5.583 |    3.789 | 
     | FE_PHC2874_reset/Q          |   ^   | FE_PHN2874_reset          | DLY2_5VX1 |  5.277 |  10.859 |    9.066 | 
     | FE_PHC2876_reset/A          |   ^   | FE_PHN2874_reset          | DLY1_5VX1 |  0.001 |  10.860 |    9.066 | 
     | FE_PHC2876_reset/Q          |   ^   | FE_PHN2876_reset          | DLY1_5VX1 |  2.488 |  13.348 |   11.555 | 
     | FE_PHC2867_reset/A          |   ^   | FE_PHN2876_reset          | DLY2_5VX1 |  0.000 |  13.349 |   11.555 | 
     | FE_PHC2867_reset/Q          |   ^   | FE_PHN2867_reset          | DLY2_5VX1 |  5.824 |  19.173 |   17.379 | 
     | FE_OFC4_reset/A             |   ^   | FE_PHN2867_reset          | IN_5VX1   |  0.003 |  19.175 |   17.381 | 
     | FE_OFC4_reset/Q             |   v   | FE_OFN4_reset             | IN_5VX1   |  2.232 |  21.407 |   19.613 | 
     | FE_OFC7_reset/A             |   v   | FE_OFN4_reset             | IN_5VX3   |  0.003 |  21.410 |   19.616 | 
     | FE_OFC7_reset/Q             |   ^   | FE_OFN7_reset             | IN_5VX3   |  3.457 |  24.867 |   23.073 | 
     | FE_DBTC1_reset/A            |   ^   | FE_OFN7_reset             | IN_5VX8   |  0.061 |  24.928 |   23.134 | 
     | FE_DBTC1_reset/Q            |   v   | FE_DBTN1_reset            | IN_5VX8   |  0.722 |  25.650 |   23.856 | 
     | FE_PHC2935_FE_DBTN1_reset/A |   v   | FE_DBTN1_reset            | BU_5VX4   |  0.016 |  25.666 |   23.872 | 
     | FE_PHC2935_FE_DBTN1_reset/Q |   v   | FE_PHN2935_FE_DBTN1_reset | BU_5VX4   |  0.697 |  26.362 |   24.569 | 
     | FE_PHC2932_FE_DBTN1_reset/A |   v   | FE_PHN2935_FE_DBTN1_reset | BU_5VX0   |  0.002 |  26.364 |   24.571 | 
     | FE_PHC2932_FE_DBTN1_reset/Q |   v   | FE_PHN2932_FE_DBTN1_reset | BU_5VX0   |  0.502 |  26.867 |   25.073 | 
     | FE_PHC2922_FE_DBTN1_reset/A |   v   | FE_PHN2932_FE_DBTN1_reset | DLY2_5VX1 |  0.000 |  26.867 |   25.073 | 
     | FE_PHC2922_FE_DBTN1_reset/Q |   v   | FE_PHN2922_FE_DBTN1_reset | DLY2_5VX1 |  5.311 |  32.178 |   30.385 | 
     | FE_PHC2913_FE_DBTN1_reset/A |   v   | FE_PHN2922_FE_DBTN1_reset | DLY2_5VX1 |  0.000 |  32.178 |   30.385 | 
     | FE_PHC2913_FE_DBTN1_reset/Q |   v   | FE_PHN2913_FE_DBTN1_reset | DLY2_5VX1 |  5.487 |  37.666 |   35.872 | 
     | FE_PHC2937_FE_DBTN1_reset/A |   v   | FE_PHN2913_FE_DBTN1_reset | BU_5VX0   |  0.000 |  37.666 |   35.873 | 
     | FE_PHC2937_FE_DBTN1_reset/Q |   v   | FE_PHN2937_FE_DBTN1_reset | BU_5VX0   |  0.785 |  38.452 |   36.658 | 
     | FE_PHC2942_FE_DBTN1_reset/A |   v   | FE_PHN2937_FE_DBTN1_reset | BU_5VX0   |  0.000 |  38.452 |   36.658 | 
     | FE_PHC2942_FE_DBTN1_reset/Q |   v   | FE_PHN2942_FE_DBTN1_reset | BU_5VX0   |  1.449 |  39.901 |   38.107 | 
     | FE_PHC2888_FE_DBTN1_reset/A |   v   | FE_PHN2942_FE_DBTN1_reset | DLY8_5VX1 |  0.004 |  39.905 |   38.111 | 
     | FE_PHC2888_FE_DBTN1_reset/Q |   v   | FE_PHN2888_FE_DBTN1_reset | DLY8_5VX1 | 24.604 |  64.509 |   62.715 | 
     | FE_PHC2883_FE_DBTN1_reset/A |   v   | FE_PHN2888_FE_DBTN1_reset | DLY4_5VX1 |  0.005 |  64.514 |   62.720 | 
     | FE_PHC2883_FE_DBTN1_reset/Q |   v   | FE_PHN2883_FE_DBTN1_reset | DLY4_5VX1 | 14.181 |  78.695 |   76.901 | 
     | FE_PHC2878_FE_DBTN1_reset/A |   v   | FE_PHN2883_FE_DBTN1_reset | DLY8_5VX1 |  0.018 |  78.713 |   76.919 | 
     | FE_PHC2878_FE_DBTN1_reset/Q |   v   | FE_PHN2878_FE_DBTN1_reset | DLY8_5VX1 | 24.970 | 103.683 |  101.889 | 
     | g1647/B                     |   v   | FE_PHN2878_FE_DBTN1_reset | AND2_5VX2 |  0.003 | 103.686 |  101.892 | 
     | g1647/Q                     |   v   | n_57                      | AND2_5VX2 |  1.197 | 104.883 |  103.089 | 
     | FE_PHC3151_n_57/A           |   v   | n_57                      | IN_5VX8   |  0.002 | 104.885 |  103.091 | 
     | FE_PHC3151_n_57/Q           |   ^   | FE_PHN3151_n_57           | IN_5VX8   |  0.274 | 105.159 |  103.365 | 
     | FE_PHC3100_n_57/A           |   ^   | FE_PHN3151_n_57           | IN_5VX8   |  0.002 | 105.161 |  103.367 | 
     | FE_PHC3100_n_57/Q           |   v   | FE_PHN3100_n_57           | IN_5VX8   |  0.186 | 105.347 |  103.553 | 
     | FE_PHC5809_n_57/A           |   v   | FE_PHN3100_n_57           | IN_5VX8   |  0.002 | 105.349 |  103.555 | 
     | FE_PHC5809_n_57/Q           |   ^   | FE_PHN5809_n_57           | IN_5VX8   |  0.143 | 105.492 |  103.698 | 
     | FE_PHC5890_n_57/A           |   ^   | FE_PHN5809_n_57           | BU_5VX4   |  0.001 | 105.493 |  103.699 | 
     | FE_PHC5890_n_57/Q           |   ^   | FE_PHN5890_n_57           | BU_5VX4   |  0.552 | 106.045 |  104.251 | 
     | FE_PHC5773_n_57/A           |   ^   | FE_PHN5890_n_57           | IN_5VX8   |  0.001 | 106.046 |  104.252 | 
     | FE_PHC5773_n_57/Q           |   v   | FE_PHN5773_n_57           | IN_5VX8   |  0.109 | 106.155 |  104.361 | 
     | Downsample4_out1_reg[11]/D  |   v   | FE_PHN5773_n_57           | DFRQ_5VX4 |  0.000 | 106.155 |  104.362 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                            |       |         |           |       |  Time   |   Time   | 
     |----------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                    |   ^   | clk_1_5 |           |       |   0.000 |    1.794 | 
     | Downsample4_out1_reg[11]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |    1.794 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin Downsample4_out1_reg[10]/C 
Endpoint:   Downsample4_out1_reg[10]/D (v) checked with  leading edge of 'clk_1_
5'
Beginpoint: reset                      (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.668
+ Phase Shift                 130.000
- Uncertainty                  25.000
= Required Time               104.332
- Arrival Time                106.102
= Slack Time                   -1.769
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    |  Delay | Arrival | Required | 
     |                             |       |                           |           |        |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+--------+---------+----------| 
     | reset                       |   ^   | reset                     |           |        |   0.000 |   -1.769 | 
     | FE_PHC4939_reset/A          |   ^   | reset                     | BU_5VX16  |  0.009 |   0.009 |   -1.760 | 
     | FE_PHC4939_reset/Q          |   ^   | FE_PHN4939_reset          | BU_5VX16  |  0.418 |   0.427 |   -1.342 | 
     | FE_PHC2877_reset/A          |   ^   | FE_PHN4939_reset          | DLY2_5VX1 |  0.017 |   0.444 |   -1.325 | 
     | FE_PHC2877_reset/Q          |   ^   | FE_PHN2877_reset          | DLY2_5VX1 |  5.139 |   5.583 |    3.814 | 
     | FE_PHC2874_reset/A          |   ^   | FE_PHN2877_reset          | DLY2_5VX1 |  0.000 |   5.583 |    3.814 | 
     | FE_PHC2874_reset/Q          |   ^   | FE_PHN2874_reset          | DLY2_5VX1 |  5.277 |  10.859 |    9.090 | 
     | FE_PHC2876_reset/A          |   ^   | FE_PHN2874_reset          | DLY1_5VX1 |  0.001 |  10.860 |    9.091 | 
     | FE_PHC2876_reset/Q          |   ^   | FE_PHN2876_reset          | DLY1_5VX1 |  2.488 |  13.348 |   11.579 | 
     | FE_PHC2867_reset/A          |   ^   | FE_PHN2876_reset          | DLY2_5VX1 |  0.000 |  13.349 |   11.579 | 
     | FE_PHC2867_reset/Q          |   ^   | FE_PHN2867_reset          | DLY2_5VX1 |  5.824 |  19.173 |   17.403 | 
     | FE_OFC4_reset/A             |   ^   | FE_PHN2867_reset          | IN_5VX1   |  0.003 |  19.175 |   17.406 | 
     | FE_OFC4_reset/Q             |   v   | FE_OFN4_reset             | IN_5VX1   |  2.232 |  21.407 |   19.638 | 
     | FE_OFC7_reset/A             |   v   | FE_OFN4_reset             | IN_5VX3   |  0.003 |  21.410 |   19.641 | 
     | FE_OFC7_reset/Q             |   ^   | FE_OFN7_reset             | IN_5VX3   |  3.457 |  24.867 |   23.098 | 
     | FE_DBTC1_reset/A            |   ^   | FE_OFN7_reset             | IN_5VX8   |  0.061 |  24.928 |   23.159 | 
     | FE_DBTC1_reset/Q            |   v   | FE_DBTN1_reset            | IN_5VX8   |  0.722 |  25.650 |   23.880 | 
     | FE_PHC2935_FE_DBTN1_reset/A |   v   | FE_DBTN1_reset            | BU_5VX4   |  0.016 |  25.666 |   23.896 | 
     | FE_PHC2935_FE_DBTN1_reset/Q |   v   | FE_PHN2935_FE_DBTN1_reset | BU_5VX4   |  0.697 |  26.362 |   24.593 | 
     | FE_PHC2932_FE_DBTN1_reset/A |   v   | FE_PHN2935_FE_DBTN1_reset | BU_5VX0   |  0.002 |  26.364 |   24.595 | 
     | FE_PHC2932_FE_DBTN1_reset/Q |   v   | FE_PHN2932_FE_DBTN1_reset | BU_5VX0   |  0.502 |  26.867 |   25.098 | 
     | FE_PHC2922_FE_DBTN1_reset/A |   v   | FE_PHN2932_FE_DBTN1_reset | DLY2_5VX1 |  0.000 |  26.867 |   25.098 | 
     | FE_PHC2922_FE_DBTN1_reset/Q |   v   | FE_PHN2922_FE_DBTN1_reset | DLY2_5VX1 |  5.311 |  32.178 |   30.409 | 
     | FE_PHC2913_FE_DBTN1_reset/A |   v   | FE_PHN2922_FE_DBTN1_reset | DLY2_5VX1 |  0.000 |  32.178 |   30.409 | 
     | FE_PHC2913_FE_DBTN1_reset/Q |   v   | FE_PHN2913_FE_DBTN1_reset | DLY2_5VX1 |  5.487 |  37.666 |   35.897 | 
     | FE_PHC2937_FE_DBTN1_reset/A |   v   | FE_PHN2913_FE_DBTN1_reset | BU_5VX0   |  0.000 |  37.666 |   35.897 | 
     | FE_PHC2937_FE_DBTN1_reset/Q |   v   | FE_PHN2937_FE_DBTN1_reset | BU_5VX0   |  0.785 |  38.452 |   36.683 | 
     | FE_PHC2942_FE_DBTN1_reset/A |   v   | FE_PHN2937_FE_DBTN1_reset | BU_5VX0   |  0.000 |  38.452 |   36.683 | 
     | FE_PHC2942_FE_DBTN1_reset/Q |   v   | FE_PHN2942_FE_DBTN1_reset | BU_5VX0   |  1.449 |  39.901 |   38.131 | 
     | FE_PHC2888_FE_DBTN1_reset/A |   v   | FE_PHN2942_FE_DBTN1_reset | DLY8_5VX1 |  0.004 |  39.905 |   38.136 | 
     | FE_PHC2888_FE_DBTN1_reset/Q |   v   | FE_PHN2888_FE_DBTN1_reset | DLY8_5VX1 | 24.604 |  64.509 |   62.740 | 
     | FE_PHC2883_FE_DBTN1_reset/A |   v   | FE_PHN2888_FE_DBTN1_reset | DLY4_5VX1 |  0.005 |  64.514 |   62.744 | 
     | FE_PHC2883_FE_DBTN1_reset/Q |   v   | FE_PHN2883_FE_DBTN1_reset | DLY4_5VX1 | 14.181 |  78.695 |   76.925 | 
     | FE_PHC2878_FE_DBTN1_reset/A |   v   | FE_PHN2883_FE_DBTN1_reset | DLY8_5VX1 |  0.018 |  78.713 |   76.943 | 
     | FE_PHC2878_FE_DBTN1_reset/Q |   v   | FE_PHN2878_FE_DBTN1_reset | DLY8_5VX1 | 24.970 | 103.683 |  101.914 | 
     | g1644/B                     |   v   | FE_PHN2878_FE_DBTN1_reset | AND2_5VX2 |  0.003 | 103.686 |  101.917 | 
     | g1644/Q                     |   v   | n_60                      | AND2_5VX2 |  1.213 | 104.899 |  103.130 | 
     | FE_PHC3148_n_60/A           |   v   | n_60                      | IN_5VX8   |  0.003 | 104.902 |  103.133 | 
     | FE_PHC3148_n_60/Q           |   ^   | FE_PHN3148_n_60           | IN_5VX8   |  0.268 | 105.170 |  103.401 | 
     | FE_PHC3096_n_60/A           |   ^   | FE_PHN3148_n_60           | IN_5VX8   |  0.001 | 105.171 |  103.402 | 
     | FE_PHC3096_n_60/Q           |   v   | FE_PHN3096_n_60           | IN_5VX8   |  0.179 | 105.350 |  103.581 | 
     | FE_PHC5807_n_60/A           |   v   | FE_PHN3096_n_60           | IN_5VX8   |  0.001 | 105.351 |  103.581 | 
     | FE_PHC5807_n_60/Q           |   ^   | FE_PHN5807_n_60           | IN_5VX8   |  0.200 | 105.551 |  103.782 | 
     | FE_PHC5768_n_60/A           |   ^   | FE_PHN5807_n_60           | IN_5VX8   |  0.003 | 105.553 |  103.784 | 
     | FE_PHC5768_n_60/Q           |   v   | FE_PHN5768_n_60           | IN_5VX8   |  0.101 | 105.654 |  103.885 | 
     | FE_PHC5868_n_60/A           |   v   | FE_PHN5768_n_60           | BU_5VX1   |  0.000 | 105.655 |  103.886 | 
     | FE_PHC5868_n_60/Q           |   v   | FE_PHN5868_n_60           | BU_5VX1   |  0.447 | 106.101 |  104.332 | 
     | Downsample4_out1_reg[10]/D  |   v   | FE_PHN5868_n_60           | DFRQ_5VX4 |  0.000 | 106.102 |  104.332 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                            |       |         |           |       |  Time   |   Time   | 
     |----------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                    |   ^   | clk_1_5 |           |       |   0.000 |    1.769 | 
     | Downsample4_out1_reg[10]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |    1.769 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin Filter_1_1/In1_1_reg[5]/C 
Endpoint:   Filter_1_1/In1_1_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_enable                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.565
- Setup                         0.316
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                47.250
- Arrival Time                 49.010
= Slack Time                   -1.760
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+--------+---------+----------| 
     | clk_enable                                         |   ^   | clk_enable                                         |           |        |   0.000 |   -1.760 | 
     | FE_PHC5712_clk_enable/A                            |   ^   | clk_enable                                         | BU_5VX1   |  0.001 |   0.001 |   -1.759 | 
     | FE_PHC5712_clk_enable/Q                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.396 |   0.396 |   -1.364 | 
     | FE_PHC5711_clk_enable/A                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.000 |   0.396 |   -1.364 | 
     | FE_PHC5711_clk_enable/Q                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX1   |  0.464 |   0.861 |   -0.899 | 
     | FE_PHC5707_clk_enable/A                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX0   |  0.000 |   0.861 |   -0.899 | 
     | FE_PHC5707_clk_enable/Q                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.498 |   1.359 |   -0.401 | 
     | FE_PHC5699_clk_enable/A                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.000 |   1.359 |   -0.401 | 
     | FE_PHC5699_clk_enable/Q                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.527 |   1.886 |    0.126 | 
     | FE_PHC5638_clk_enable/A                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.000 |   1.886 |    0.126 | 
     | FE_PHC5638_clk_enable/Q                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX0   |  0.773 |   2.659 |    0.899 | 
     | FE_PHC2622_clk_enable/A                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX2   |  0.000 |   2.659 |    0.899 | 
     | FE_PHC2622_clk_enable/Q                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.592 |   3.250 |    1.490 | 
     | FE_PHC2725_clk_enable/A                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.001 |   3.251 |    1.491 | 
     | FE_PHC2725_clk_enable/Q                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX2   |  0.578 |   3.829 |    2.069 | 
     | FE_PHC2816_clk_enable/A                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX3   |  0.000 |   3.829 |    2.069 | 
     | FE_PHC2816_clk_enable/Q                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX3   |  0.424 |   4.254 |    2.494 | 
     | FE_PHC5709_clk_enable/A                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX1   |  0.000 |   4.254 |    2.494 | 
     | FE_PHC5709_clk_enable/Q                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX1   |  0.663 |   4.917 |    3.157 | 
     | FE_PHC2845_clk_enable/A                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX0   |  0.001 |   4.918 |    3.158 | 
     | FE_PHC2845_clk_enable/Q                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.552 |   5.469 |    3.709 | 
     | FE_PHC2838_clk_enable/A                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.000 |   5.470 |    3.710 | 
     | FE_PHC2838_clk_enable/Q                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX0   |  0.535 |   6.004 |    4.244 | 
     | FE_PHC2781_clk_enable/A                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX1   |  0.000 |   6.004 |    4.244 | 
     | FE_PHC2781_clk_enable/Q                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.507 |   6.511 |    4.751 | 
     | FE_PHC2887_clk_enable/A                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.000 |   6.511 |    4.751 | 
     | FE_PHC2887_clk_enable/Q                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.480 |   6.992 |    5.232 | 
     | FE_PHC5710_clk_enable/A                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.000 |   6.992 |    5.232 | 
     | FE_PHC5710_clk_enable/Q                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.502 |   7.494 |    5.734 | 
     | FE_PHC2870_clk_enable/A                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.001 |   7.495 |    5.735 | 
     | FE_PHC2870_clk_enable/Q                            |   ^   | FE_PHN2870_clk_enable                              | BU_5VX1   |  0.771 |   8.266 |    6.506 | 
     | FE_OFC10_clk_enable/A                              |   ^   | FE_PHN2870_clk_enable                              | BU_5VX4   |  0.001 |   8.267 |    6.507 | 
     | FE_OFC10_clk_enable/Q                              |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.576 |   8.844 |    7.084 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.001 |   8.845 |    7.085 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  1.112 |   9.957 |    8.197 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  0.032 |   9.989 |    8.229 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.567 |  10.556 |    8.796 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.000 |  10.556 |    8.796 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.442 |  10.998 |    9.238 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.001 |  10.999 |    9.239 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4   |  0.828 |  11.827 |   10.067 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2   |  0.012 |  11.839 |   10.079 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2   |  0.659 |  12.497 |   10.737 | 
     | FE_OFC11_clk_enable/A                              |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1   |  0.001 |  12.499 |   10.739 | 
     | FE_OFC11_clk_enable/Q                              |   v   | FE_OFN11_clk_enable                                | IN_5VX1   |  1.679 |  14.177 |   12.417 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   v   | FE_OFN11_clk_enable                                | IN_5VX8   |  0.010 |  14.188 |   12.428 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.539 |  14.727 |   12.967 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.004 |  14.731 |   12.971 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8   |  0.184 |  14.916 |   13.156 | 
     | FE_OFC13_clk_enable/A                              |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12  |  0.002 |  14.918 |   13.158 | 
     | FE_OFC13_clk_enable/Q                              |   ^   | FE_OFN13_clk_enable                                | IN_5VX12  |  1.649 |  16.567 |   14.807 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | FE_OFN13_clk_enable                                | BU_5VX1   |  0.183 |  16.750 |   14.990 | 
     | _clk_enable/A                                      |       |                                                    |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.604 |  17.354 |   15.594 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.000 |  17.355 |   15.595 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1   |  0.475 |  17.829 |   16.069 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0   |  0.000 |  17.829 |   16.069 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0   |  0.591 |  18.421 |   16.661 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2   |  0.000 |  18.421 |   16.661 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2   |  0.498 |  18.919 |   17.159 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1   |  0.000 |  18.919 |   17.159 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.490 |  19.409 |   17.649 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.000 |  19.409 |   17.649 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.483 |  19.893 |   18.133 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.000 |  19.893 |   18.133 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.458 |  20.351 |   18.591 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.000 |  20.351 |   18.591 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.447 |  20.798 |   19.038 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.000 |  20.798 |   19.038 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1   |  0.523 |  21.321 |   19.561 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2 |  0.000 |  21.321 |   19.561 | 
     |                                                    |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   ^   | enable_r1_1_13_1                                   | AND2_5VX2 |  0.726 |  22.048 |   20.288 | 
     | FE_PHC397_enable_r1_1_13_1/A                       |   ^   | enable_r1_1_13_1                                   | DLY4_5VX1 |  0.000 |  22.048 |   20.288 | 
     | FE_PHC397_enable_r1_1_13_1/Q                       |   ^   | FE_PHN397_enable_r1_1_13_1                         | DLY4_5VX1 | 11.068 |  33.116 |   31.356 | 
     | g1701/B                                            |   ^   | FE_PHN397_enable_r1_1_13_1                         | AND2_5VX0 |  0.000 |  33.116 |   31.356 | 
     | g1701/Q                                            |   ^   | n_47                                               | AND2_5VX0 |  1.086 |  34.202 |   32.442 | 
     | FE_PSC5556_n_47/A                                  |   ^   | n_47                                               | BU_5VX3   |  0.000 |  34.202 |   32.442 | 
     | FE_PSC5556_n_47/Q                                  |   ^   | FE_PSN5556_n_47                                    | BU_5VX3   |  0.936 |  35.138 |   33.377 | 
     | g1572/C                                            |   ^   | FE_PSN5556_n_47                                    | AO22_5VX1 |  0.002 |  35.139 |   33.379 | 
     | g1572/Q                                            |   ^   | Upsample3_bypassout[5]                             | AO22_5VX1 |  0.825 |  35.965 |   34.204 | 
     | Filter_1_1/g18368/C                                |   ^   | Upsample3_bypassout[5]                             | AN22_5VX1 |  0.000 |  35.965 |   34.205 | 
     | Filter_1_1/g18368/Q                                |   v   | Filter_1_1/n_340                                   | AN22_5VX1 |  0.370 |  36.335 |   34.574 | 
     | Filter_1_1/g18069/A                                |   v   | Filter_1_1/n_340                                   | NO2_5VX1  |  0.000 |  36.335 |   34.575 | 
     | Filter_1_1/g18069/Q                                |   ^   | Filter_1_1/n_770                                   | NO2_5VX1  |  0.948 |  37.283 |   35.523 | 
     | Filter_1_1/FE_PHC1551_n_770/A                      |   ^   | Filter_1_1/n_770                                   | BU_5VX0   |  0.000 |  37.283 |   35.523 | 
     | Filter_1_1/FE_PHC1551_n_770/Q                      |   ^   | Filter_1_1/FE_PHN1551_n_770                        | BU_5VX0   |  0.556 |  37.839 |   36.079 | 
     | Filter_1_1/FE_PHC674_n_770/A                       |   ^   | Filter_1_1/FE_PHN1551_n_770                        | DLY4_5VX1 |  0.000 |  37.839 |   36.079 | 
     | Filter_1_1/FE_PHC674_n_770/Q                       |   ^   | Filter_1_1/FE_PHN674_n_770                         | DLY4_5VX1 | 11.170 |  49.009 |   47.249 | 
     | Filter_1_1/In1_1_reg[5]/D                          |   ^   | Filter_1_1/FE_PHN674_n_770                         | DFRQ_5VX2 |  0.000 |  49.010 |   47.250 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |    1.760 | 
     | clk__L1_I0/A              |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    1.760 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0  | IN_5VX16  | 0.712 |   0.712 |    2.472 | 
     | clk__L2_I3/A              |   v   | clk__L1_N0  | IN_5VX16  | 0.014 |   0.726 |    2.486 | 
     | clk__L2_I3/Q              |   ^   | clk__L2_N3  | IN_5VX16  | 0.822 |   1.547 |    3.307 | 
     | clk__L3_I7/A              |   ^   | clk__L2_N3  | BU_5VX16  | 0.010 |   1.558 |    3.318 | 
     | clk__L3_I7/Q              |   ^   | clk__L3_N7  | BU_5VX16  | 0.449 |   2.007 |    3.767 | 
     | clk__L4_I14/A             |   ^   | clk__L3_N7  | BU_5VX16  | 0.007 |   2.014 |    3.775 | 
     | clk__L4_I14/Q             |   ^   | clk__L4_N14 | BU_5VX16  | 0.533 |   2.548 |    4.308 | 
     | Filter_1_1/In1_1_reg[5]/C |   ^   | clk__L4_N14 | DFRQ_5VX2 | 0.018 |   2.565 |    4.325 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin Downsample4_out1_reg[12]/C 
Endpoint:   Downsample4_out1_reg[12]/D (v) checked with  leading edge of 'clk_1_
5'
Beginpoint: reset                      (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.663
+ Phase Shift                 130.000
- Uncertainty                  25.000
= Required Time               104.337
- Arrival Time                106.084
= Slack Time                   -1.747
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |            Net            |   Cell    |  Delay | Arrival | Required | 
     |                             |       |                           |           |        |  Time   |   Time   | 
     |-----------------------------+-------+---------------------------+-----------+--------+---------+----------| 
     | reset                       |   ^   | reset                     |           |        |   0.000 |   -1.747 | 
     | FE_PHC4939_reset/A          |   ^   | reset                     | BU_5VX16  |  0.009 |   0.009 |   -1.738 | 
     | FE_PHC4939_reset/Q          |   ^   | FE_PHN4939_reset          | BU_5VX16  |  0.418 |   0.427 |   -1.320 | 
     | FE_PHC2877_reset/A          |   ^   | FE_PHN4939_reset          | DLY2_5VX1 |  0.017 |   0.444 |   -1.303 | 
     | FE_PHC2877_reset/Q          |   ^   | FE_PHN2877_reset          | DLY2_5VX1 |  5.139 |   5.583 |    3.836 | 
     | FE_PHC2874_reset/A          |   ^   | FE_PHN2877_reset          | DLY2_5VX1 |  0.000 |   5.583 |    3.836 | 
     | FE_PHC2874_reset/Q          |   ^   | FE_PHN2874_reset          | DLY2_5VX1 |  5.277 |  10.859 |    9.113 | 
     | FE_PHC2876_reset/A          |   ^   | FE_PHN2874_reset          | DLY1_5VX1 |  0.001 |  10.860 |    9.113 | 
     | FE_PHC2876_reset/Q          |   ^   | FE_PHN2876_reset          | DLY1_5VX1 |  2.488 |  13.348 |   11.602 | 
     | FE_PHC2867_reset/A          |   ^   | FE_PHN2876_reset          | DLY2_5VX1 |  0.000 |  13.349 |   11.602 | 
     | FE_PHC2867_reset/Q          |   ^   | FE_PHN2867_reset          | DLY2_5VX1 |  5.824 |  19.173 |   17.426 | 
     | FE_OFC4_reset/A             |   ^   | FE_PHN2867_reset          | IN_5VX1   |  0.003 |  19.175 |   17.428 | 
     | FE_OFC4_reset/Q             |   v   | FE_OFN4_reset             | IN_5VX1   |  2.232 |  21.407 |   19.660 | 
     | FE_OFC7_reset/A             |   v   | FE_OFN4_reset             | IN_5VX3   |  0.003 |  21.410 |   19.663 | 
     | FE_OFC7_reset/Q             |   ^   | FE_OFN7_reset             | IN_5VX3   |  3.457 |  24.867 |   23.120 | 
     | FE_DBTC1_reset/A            |   ^   | FE_OFN7_reset             | IN_5VX8   |  0.061 |  24.928 |   23.181 | 
     | FE_DBTC1_reset/Q            |   v   | FE_DBTN1_reset            | IN_5VX8   |  0.722 |  25.650 |   23.903 | 
     | FE_PHC2935_FE_DBTN1_reset/A |   v   | FE_DBTN1_reset            | BU_5VX4   |  0.016 |  25.666 |   23.919 | 
     | FE_PHC2935_FE_DBTN1_reset/Q |   v   | FE_PHN2935_FE_DBTN1_reset | BU_5VX4   |  0.697 |  26.362 |   24.616 | 
     | FE_PHC2932_FE_DBTN1_reset/A |   v   | FE_PHN2935_FE_DBTN1_reset | BU_5VX0   |  0.002 |  26.364 |   24.618 | 
     | FE_PHC2932_FE_DBTN1_reset/Q |   v   | FE_PHN2932_FE_DBTN1_reset | BU_5VX0   |  0.502 |  26.867 |   25.120 | 
     | FE_PHC2922_FE_DBTN1_reset/A |   v   | FE_PHN2932_FE_DBTN1_reset | DLY2_5VX1 |  0.000 |  26.867 |   25.120 | 
     | FE_PHC2922_FE_DBTN1_reset/Q |   v   | FE_PHN2922_FE_DBTN1_reset | DLY2_5VX1 |  5.311 |  32.178 |   30.432 | 
     | FE_PHC2913_FE_DBTN1_reset/A |   v   | FE_PHN2922_FE_DBTN1_reset | DLY2_5VX1 |  0.000 |  32.178 |   30.432 | 
     | FE_PHC2913_FE_DBTN1_reset/Q |   v   | FE_PHN2913_FE_DBTN1_reset | DLY2_5VX1 |  5.487 |  37.666 |   35.919 | 
     | FE_PHC2937_FE_DBTN1_reset/A |   v   | FE_PHN2913_FE_DBTN1_reset | BU_5VX0   |  0.000 |  37.666 |   35.920 | 
     | FE_PHC2937_FE_DBTN1_reset/Q |   v   | FE_PHN2937_FE_DBTN1_reset | BU_5VX0   |  0.785 |  38.452 |   36.705 | 
     | FE_PHC2942_FE_DBTN1_reset/A |   v   | FE_PHN2937_FE_DBTN1_reset | BU_5VX0   |  0.000 |  38.452 |   36.705 | 
     | FE_PHC2942_FE_DBTN1_reset/Q |   v   | FE_PHN2942_FE_DBTN1_reset | BU_5VX0   |  1.449 |  39.901 |   38.154 | 
     | FE_PHC2888_FE_DBTN1_reset/A |   v   | FE_PHN2942_FE_DBTN1_reset | DLY8_5VX1 |  0.004 |  39.905 |   38.158 | 
     | FE_PHC2888_FE_DBTN1_reset/Q |   v   | FE_PHN2888_FE_DBTN1_reset | DLY8_5VX1 | 24.604 |  64.509 |   62.762 | 
     | FE_PHC2883_FE_DBTN1_reset/A |   v   | FE_PHN2888_FE_DBTN1_reset | DLY4_5VX1 |  0.005 |  64.514 |   62.767 | 
     | FE_PHC2883_FE_DBTN1_reset/Q |   v   | FE_PHN2883_FE_DBTN1_reset | DLY4_5VX1 | 14.181 |  78.695 |   76.948 | 
     | FE_PHC2878_FE_DBTN1_reset/A |   v   | FE_PHN2883_FE_DBTN1_reset | DLY8_5VX1 |  0.018 |  78.713 |   76.966 | 
     | FE_PHC2878_FE_DBTN1_reset/Q |   v   | FE_PHN2878_FE_DBTN1_reset | DLY8_5VX1 | 24.970 | 103.683 |  101.936 | 
     | g1648/B                     |   v   | FE_PHN2878_FE_DBTN1_reset | AND2_5VX2 |  0.003 | 103.686 |  101.939 | 
     | g1648/Q                     |   v   | n_56                      | AND2_5VX2 |  1.095 | 104.781 |  103.034 | 
     | FE_PHC5514_n_56/A           |   v   | n_56                      | IN_5VX4   |  0.002 | 104.783 |  103.036 | 
     | FE_PHC5514_n_56/Q           |   ^   | FE_PHN5514_n_56           | IN_5VX4   |  0.344 | 105.127 |  103.380 | 
     | FE_PHC3157_n_56/A           |   ^   | FE_PHN5514_n_56           | IN_5VX8   |  0.002 | 105.129 |  103.382 | 
     | FE_PHC3157_n_56/Q           |   v   | FE_PHN3157_n_56           | IN_5VX8   |  0.203 | 105.331 |  103.585 | 
     | FE_PHC5813_n_56/A           |   v   | FE_PHN3157_n_56           | IN_5VX8   |  0.002 | 105.333 |  103.587 | 
     | FE_PHC5813_n_56/Q           |   ^   | FE_PHN5813_n_56           | IN_5VX8   |  0.221 | 105.555 |  103.808 | 
     | FE_PHC5779_n_56/A           |   ^   | FE_PHN5813_n_56           | IN_5VX8   |  0.003 | 105.557 |  103.811 | 
     | FE_PHC5779_n_56/Q           |   v   | FE_PHN5779_n_56           | IN_5VX8   |  0.099 | 105.656 |  103.909 | 
     | FE_PHC5869_n_56/A           |   v   | FE_PHN5779_n_56           | BU_5VX1   |  0.000 | 105.656 |  103.909 | 
     | FE_PHC5869_n_56/Q           |   v   | FE_PHN5869_n_56           | BU_5VX1   |  0.428 | 106.084 |  104.337 | 
     | Downsample4_out1_reg[12]/D  |   v   | FE_PHN5869_n_56           | DFRQ_5VX4 |  0.000 | 106.084 |  104.337 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                            |       |         |           |       |  Time   |   Time   | 
     |----------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                    |   ^   | clk_1_5 |           |       |   0.000 |    1.747 | 
     | Downsample4_out1_reg[12]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |    1.747 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin Filter_1_1/In1_1_reg[8]/C 
Endpoint:   Filter_1_1/In1_1_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_enable                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.564
- Setup                         0.324
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                47.240
- Arrival Time                 48.897
= Slack Time                   -1.657
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+--------+---------+----------| 
     | clk_enable                                         |   ^   | clk_enable                                         |           |        |   0.000 |   -1.657 | 
     | FE_PHC5712_clk_enable/A                            |   ^   | clk_enable                                         | BU_5VX1   |  0.001 |   0.001 |   -1.656 | 
     | FE_PHC5712_clk_enable/Q                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.396 |   0.396 |   -1.261 | 
     | FE_PHC5711_clk_enable/A                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.000 |   0.396 |   -1.261 | 
     | FE_PHC5711_clk_enable/Q                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX1   |  0.464 |   0.861 |   -0.797 | 
     | FE_PHC5707_clk_enable/A                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX0   |  0.000 |   0.861 |   -0.796 | 
     | FE_PHC5707_clk_enable/Q                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.498 |   1.359 |   -0.298 | 
     | FE_PHC5699_clk_enable/A                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.000 |   1.359 |   -0.298 | 
     | FE_PHC5699_clk_enable/Q                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.527 |   1.886 |    0.229 | 
     | FE_PHC5638_clk_enable/A                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.000 |   1.886 |    0.229 | 
     | FE_PHC5638_clk_enable/Q                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX0   |  0.773 |   2.659 |    1.002 | 
     | FE_PHC2622_clk_enable/A                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX2   |  0.000 |   2.659 |    1.002 | 
     | FE_PHC2622_clk_enable/Q                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.592 |   3.250 |    1.593 | 
     | FE_PHC2725_clk_enable/A                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.001 |   3.251 |    1.594 | 
     | FE_PHC2725_clk_enable/Q                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX2   |  0.578 |   3.829 |    2.172 | 
     | FE_PHC2816_clk_enable/A                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX3   |  0.000 |   3.829 |    2.172 | 
     | FE_PHC2816_clk_enable/Q                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX3   |  0.424 |   4.254 |    2.596 | 
     | FE_PHC5709_clk_enable/A                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX1   |  0.000 |   4.254 |    2.597 | 
     | FE_PHC5709_clk_enable/Q                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX1   |  0.663 |   4.917 |    3.260 | 
     | FE_PHC2845_clk_enable/A                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX0   |  0.001 |   4.918 |    3.260 | 
     | FE_PHC2845_clk_enable/Q                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.552 |   5.470 |    3.812 | 
     | FE_PHC2838_clk_enable/A                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.000 |   5.470 |    3.812 | 
     | FE_PHC2838_clk_enable/Q                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX0   |  0.535 |   6.004 |    4.347 | 
     | FE_PHC2781_clk_enable/A                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX1   |  0.000 |   6.004 |    4.347 | 
     | FE_PHC2781_clk_enable/Q                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.507 |   6.511 |    4.854 | 
     | FE_PHC2887_clk_enable/A                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.000 |   6.512 |    4.854 | 
     | FE_PHC2887_clk_enable/Q                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.480 |   6.992 |    5.334 | 
     | FE_PHC5710_clk_enable/A                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.000 |   6.992 |    5.335 | 
     | FE_PHC5710_clk_enable/Q                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.502 |   7.494 |    5.837 | 
     | FE_PHC2870_clk_enable/A                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.001 |   7.495 |    5.837 | 
     | FE_PHC2870_clk_enable/Q                            |   ^   | FE_PHN2870_clk_enable                              | BU_5VX1   |  0.771 |   8.266 |    6.609 | 
     | FE_OFC10_clk_enable/A                              |   ^   | FE_PHN2870_clk_enable                              | BU_5VX4   |  0.001 |   8.267 |    6.610 | 
     | FE_OFC10_clk_enable/Q                              |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.576 |   8.844 |    7.186 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.001 |   8.845 |    7.188 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  1.112 |   9.957 |    8.300 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  0.032 |   9.989 |    8.332 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.567 |  10.556 |    8.899 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.000 |  10.557 |    8.899 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.442 |  10.998 |    9.341 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.001 |  11.000 |    9.342 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4   |  0.828 |  11.827 |   10.170 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2   |  0.012 |  11.839 |   10.181 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2   |  0.659 |  12.497 |   10.840 | 
     | FE_OFC11_clk_enable/A                              |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1   |  0.001 |  12.499 |   10.841 | 
     | FE_OFC11_clk_enable/Q                              |   v   | FE_OFN11_clk_enable                                | IN_5VX1   |  1.679 |  14.177 |   12.520 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   v   | FE_OFN11_clk_enable                                | IN_5VX8   |  0.010 |  14.188 |   12.531 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.539 |  14.727 |   13.070 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.004 |  14.731 |   13.074 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8   |  0.184 |  14.916 |   13.258 | 
     | FE_OFC13_clk_enable/A                              |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12  |  0.002 |  14.918 |   13.261 | 
     | FE_OFC13_clk_enable/Q                              |   ^   | FE_OFN13_clk_enable                                | IN_5VX12  |  1.649 |  16.567 |   14.910 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | FE_OFN13_clk_enable                                | BU_5VX1   |  0.183 |  16.750 |   15.093 | 
     | _clk_enable/A                                      |       |                                                    |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.604 |  17.354 |   15.697 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.000 |  17.355 |   15.697 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1   |  0.475 |  17.829 |   16.172 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0   |  0.000 |  17.829 |   16.172 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0   |  0.591 |  18.421 |   16.764 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2   |  0.000 |  18.421 |   16.764 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2   |  0.498 |  18.919 |   17.262 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1   |  0.000 |  18.919 |   17.262 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.490 |  19.409 |   17.752 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.000 |  19.409 |   17.752 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.483 |  19.893 |   18.235 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.000 |  19.893 |   18.236 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.458 |  20.351 |   18.694 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.000 |  20.351 |   18.694 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.447 |  20.798 |   19.141 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.000 |  20.798 |   19.141 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1   |  0.523 |  21.321 |   19.664 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2 |  0.000 |  21.321 |   19.664 | 
     |                                                    |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   ^   | enable_r1_1_13_1                                   | AND2_5VX2 |  0.726 |  22.048 |   20.390 | 
     | FE_PHC397_enable_r1_1_13_1/A                       |   ^   | enable_r1_1_13_1                                   | DLY4_5VX1 |  0.000 |  22.048 |   20.391 | 
     | FE_PHC397_enable_r1_1_13_1/Q                       |   ^   | FE_PHN397_enable_r1_1_13_1                         | DLY4_5VX1 | 11.068 |  33.116 |   31.459 | 
     | g1701/B                                            |   ^   | FE_PHN397_enable_r1_1_13_1                         | AND2_5VX0 |  0.000 |  33.116 |   31.459 | 
     | g1701/Q                                            |   ^   | n_47                                               | AND2_5VX0 |  1.086 |  34.202 |   32.545 | 
     | FE_PSC5556_n_47/A                                  |   ^   | n_47                                               | BU_5VX3   |  0.000 |  34.202 |   32.545 | 
     | FE_PSC5556_n_47/Q                                  |   ^   | FE_PSN5556_n_47                                    | BU_5VX3   |  0.936 |  35.138 |   33.480 | 
     | g1564/C                                            |   ^   | FE_PSN5556_n_47                                    | AO22_5VX1 |  0.002 |  35.140 |   33.483 | 
     | g1564/Q                                            |   ^   | Upsample3_bypassout[8]                             | AO22_5VX1 |  0.855 |  35.995 |   34.338 | 
     | Filter_1_1/g18254/C                                |   ^   | Upsample3_bypassout[8]                             | AN22_5VX1 |  0.001 |  35.996 |   34.339 | 
     | Filter_1_1/g18254/Q                                |   v   | Filter_1_1/n_337                                   | AN22_5VX1 |  0.395 |  36.391 |   34.734 | 
     | Filter_1_1/g18080/A                                |   v   | Filter_1_1/n_337                                   | NO2_5VX1  |  0.000 |  36.391 |   34.734 | 
     | Filter_1_1/g18080/Q                                |   ^   | Filter_1_1/n_767                                   | NO2_5VX1  |  1.139 |  37.530 |   35.873 | 
     | Filter_1_1/FE_PHC693_n_767/A                       |   ^   | Filter_1_1/n_767                                   | DLY4_5VX1 |  0.000 |  37.530 |   35.873 | 
     | Filter_1_1/FE_PHC693_n_767/Q                       |   ^   | Filter_1_1/FE_PHN693_n_767                         | DLY4_5VX1 | 11.366 |  48.896 |   47.239 | 
     | Filter_1_1/In1_1_reg[8]/D                          |   ^   | Filter_1_1/FE_PHN693_n_767                         | DFRQ_5VX4 |  0.001 |  48.897 |   47.240 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |    1.657 | 
     | clk__L1_I0/A              |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    1.657 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0  | IN_5VX16  | 0.712 |   0.712 |    2.369 | 
     | clk__L2_I3/A              |   v   | clk__L1_N0  | IN_5VX16  | 0.014 |   0.726 |    2.383 | 
     | clk__L2_I3/Q              |   ^   | clk__L2_N3  | IN_5VX16  | 0.822 |   1.547 |    3.205 | 
     | clk__L3_I7/A              |   ^   | clk__L2_N3  | BU_5VX16  | 0.010 |   1.558 |    3.215 | 
     | clk__L3_I7/Q              |   ^   | clk__L3_N7  | BU_5VX16  | 0.449 |   2.007 |    3.664 | 
     | clk__L4_I14/A             |   ^   | clk__L3_N7  | BU_5VX16  | 0.007 |   2.014 |    3.672 | 
     | clk__L4_I14/Q             |   ^   | clk__L4_N14 | BU_5VX16  | 0.533 |   2.548 |    4.205 | 
     | Filter_1_1/In1_1_reg[8]/C |   ^   | clk__L4_N14 | DFRQ_5VX4 | 0.016 |   2.564 |    4.221 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin Filter_1_1/In1_1_reg[4]/C 
Endpoint:   Filter_1_1/In1_1_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_enable                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.566
- Setup                         0.318
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                47.248
- Arrival Time                 48.840
= Slack Time                   -1.592
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+--------+---------+----------| 
     | clk_enable                                         |   ^   | clk_enable                                         |           |        |   0.000 |   -1.591 | 
     | FE_PHC5712_clk_enable/A                            |   ^   | clk_enable                                         | BU_5VX1   |  0.001 |   0.001 |   -1.591 | 
     | FE_PHC5712_clk_enable/Q                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.396 |   0.396 |   -1.195 | 
     | FE_PHC5711_clk_enable/A                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.000 |   0.396 |   -1.195 | 
     | FE_PHC5711_clk_enable/Q                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX1   |  0.464 |   0.861 |   -0.731 | 
     | FE_PHC5707_clk_enable/A                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX0   |  0.000 |   0.861 |   -0.731 | 
     | FE_PHC5707_clk_enable/Q                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.498 |   1.359 |   -0.233 | 
     | FE_PHC5699_clk_enable/A                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.000 |   1.359 |   -0.233 | 
     | FE_PHC5699_clk_enable/Q                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.527 |   1.886 |    0.294 | 
     | FE_PHC5638_clk_enable/A                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.000 |   1.886 |    0.294 | 
     | FE_PHC5638_clk_enable/Q                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX0   |  0.773 |   2.659 |    1.067 | 
     | FE_PHC2622_clk_enable/A                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX2   |  0.000 |   2.659 |    1.067 | 
     | FE_PHC2622_clk_enable/Q                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.592 |   3.250 |    1.659 | 
     | FE_PHC2725_clk_enable/A                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.001 |   3.251 |    1.660 | 
     | FE_PHC2725_clk_enable/Q                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX2   |  0.578 |   3.829 |    2.237 | 
     | FE_PHC2816_clk_enable/A                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX3   |  0.000 |   3.829 |    2.237 | 
     | FE_PHC2816_clk_enable/Q                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX3   |  0.424 |   4.254 |    2.662 | 
     | FE_PHC5709_clk_enable/A                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX1   |  0.000 |   4.254 |    2.662 | 
     | FE_PHC5709_clk_enable/Q                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX1   |  0.663 |   4.917 |    3.325 | 
     | FE_PHC2845_clk_enable/A                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX0   |  0.001 |   4.918 |    3.326 | 
     | FE_PHC2845_clk_enable/Q                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.552 |   5.469 |    3.878 | 
     | FE_PHC2838_clk_enable/A                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.000 |   5.470 |    3.878 | 
     | FE_PHC2838_clk_enable/Q                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX0   |  0.535 |   6.004 |    4.413 | 
     | FE_PHC2781_clk_enable/A                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX1   |  0.000 |   6.004 |    4.413 | 
     | FE_PHC2781_clk_enable/Q                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.507 |   6.511 |    4.920 | 
     | FE_PHC2887_clk_enable/A                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.000 |   6.511 |    4.920 | 
     | FE_PHC2887_clk_enable/Q                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.480 |   6.992 |    5.400 | 
     | FE_PHC5710_clk_enable/A                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.000 |   6.992 |    5.400 | 
     | FE_PHC5710_clk_enable/Q                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.502 |   7.494 |    5.903 | 
     | FE_PHC2870_clk_enable/A                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.001 |   7.495 |    5.903 | 
     | FE_PHC2870_clk_enable/Q                            |   ^   | FE_PHN2870_clk_enable                              | BU_5VX1   |  0.771 |   8.266 |    6.674 | 
     | FE_OFC10_clk_enable/A                              |   ^   | FE_PHN2870_clk_enable                              | BU_5VX4   |  0.001 |   8.267 |    6.675 | 
     | FE_OFC10_clk_enable/Q                              |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.576 |   8.844 |    7.252 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.001 |   8.845 |    7.253 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  1.112 |   9.957 |    8.365 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  0.032 |   9.989 |    8.397 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.567 |  10.556 |    8.965 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.000 |  10.556 |    8.965 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.442 |  10.998 |    9.407 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.001 |  10.999 |    9.408 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4   |  0.828 |  11.827 |   10.235 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2   |  0.012 |  11.839 |   10.247 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2   |  0.659 |  12.497 |   10.906 | 
     | FE_OFC11_clk_enable/A                              |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1   |  0.001 |  12.499 |   10.907 | 
     | FE_OFC11_clk_enable/Q                              |   v   | FE_OFN11_clk_enable                                | IN_5VX1   |  1.679 |  14.177 |   12.586 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   v   | FE_OFN11_clk_enable                                | IN_5VX8   |  0.010 |  14.188 |   12.596 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.539 |  14.727 |   13.136 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.004 |  14.731 |   13.139 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8   |  0.184 |  14.916 |   13.324 | 
     | FE_OFC13_clk_enable/A                              |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12  |  0.002 |  14.918 |   13.326 | 
     | FE_OFC13_clk_enable/Q                              |   ^   | FE_OFN13_clk_enable                                | IN_5VX12  |  1.649 |  16.567 |   14.976 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | FE_OFN13_clk_enable                                | BU_5VX1   |  0.183 |  16.750 |   15.158 | 
     | _clk_enable/A                                      |       |                                                    |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.604 |  17.354 |   15.763 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.000 |  17.355 |   15.763 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1   |  0.475 |  17.829 |   16.238 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0   |  0.000 |  17.829 |   16.238 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0   |  0.591 |  18.421 |   16.829 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2   |  0.000 |  18.421 |   16.830 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2   |  0.498 |  18.919 |   17.327 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1   |  0.000 |  18.919 |   17.327 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.490 |  19.409 |   17.817 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.000 |  19.409 |   17.818 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.483 |  19.893 |   18.301 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.000 |  19.893 |   18.301 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.458 |  20.351 |   18.759 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.000 |  20.351 |   18.760 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.447 |  20.798 |   19.206 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.000 |  20.798 |   19.207 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1   |  0.523 |  21.321 |   19.729 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2 |  0.000 |  21.321 |   19.730 | 
     |                                                    |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   ^   | enable_r1_1_13_1                                   | AND2_5VX2 |  0.726 |  22.048 |   20.456 | 
     | FE_PHC397_enable_r1_1_13_1/A                       |   ^   | enable_r1_1_13_1                                   | DLY4_5VX1 |  0.000 |  22.048 |   20.456 | 
     | FE_PHC397_enable_r1_1_13_1/Q                       |   ^   | FE_PHN397_enable_r1_1_13_1                         | DLY4_5VX1 | 11.068 |  33.116 |   31.524 | 
     | g1701/B                                            |   ^   | FE_PHN397_enable_r1_1_13_1                         | AND2_5VX0 |  0.000 |  33.116 |   31.525 | 
     | g1701/Q                                            |   ^   | n_47                                               | AND2_5VX0 |  1.086 |  34.202 |   32.610 | 
     | FE_PSC5556_n_47/A                                  |   ^   | n_47                                               | BU_5VX3   |  0.000 |  34.202 |   32.610 | 
     | FE_PSC5556_n_47/Q                                  |   ^   | FE_PSN5556_n_47                                    | BU_5VX3   |  0.936 |  35.138 |   33.546 | 
     | g1573/C                                            |   ^   | FE_PSN5556_n_47                                    | AO22_5VX1 |  0.002 |  35.140 |   33.548 | 
     | g1573/Q                                            |   ^   | Upsample3_bypassout[4]                             | AO22_5VX1 |  0.854 |  35.994 |   34.402 | 
     | Filter_1_1/g18400/C                                |   ^   | Upsample3_bypassout[4]                             | AN22_5VX1 |  0.000 |  35.994 |   34.402 | 
     | Filter_1_1/g18400/Q                                |   v   | Filter_1_1/n_341                                   | AN22_5VX1 |  0.375 |  36.369 |   34.777 | 
     | Filter_1_1/g18066/A                                |   v   | Filter_1_1/n_341                                   | NO2_5VX1  |  0.000 |  36.369 |   34.777 | 
     | Filter_1_1/g18066/Q                                |   ^   | Filter_1_1/n_771                                   | NO2_5VX1  |  0.852 |  37.220 |   35.629 | 
     | Filter_1_1/FE_PHC1550_n_771/A                      |   ^   | Filter_1_1/n_771                                   | BU_5VX0   |  0.000 |  37.221 |   35.629 | 
     | Filter_1_1/FE_PHC1550_n_771/Q                      |   ^   | Filter_1_1/FE_PHN1550_n_771                        | BU_5VX0   |  0.546 |  37.767 |   36.175 | 
     | Filter_1_1/FE_PHC643_n_771/A                       |   ^   | Filter_1_1/FE_PHN1550_n_771                        | DLY4_5VX1 |  0.000 |  37.767 |   36.175 | 
     | Filter_1_1/FE_PHC643_n_771/Q                       |   ^   | Filter_1_1/FE_PHN643_n_771                         | DLY4_5VX1 | 11.073 |  48.839 |   47.248 | 
     | Filter_1_1/In1_1_reg[4]/D                          |   ^   | Filter_1_1/FE_PHN643_n_771                         | DFRQ_5VX4 |  0.000 |  48.840 |   47.248 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |    1.592 | 
     | clk__L1_I0/A              |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    1.592 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0  | IN_5VX16  | 0.712 |   0.712 |    2.304 | 
     | clk__L2_I3/A              |   v   | clk__L1_N0  | IN_5VX16  | 0.014 |   0.726 |    2.317 | 
     | clk__L2_I3/Q              |   ^   | clk__L2_N3  | IN_5VX16  | 0.822 |   1.547 |    3.139 | 
     | clk__L3_I7/A              |   ^   | clk__L2_N3  | BU_5VX16  | 0.010 |   1.558 |    3.150 | 
     | clk__L3_I7/Q              |   ^   | clk__L3_N7  | BU_5VX16  | 0.449 |   2.007 |    3.599 | 
     | clk__L4_I14/A             |   ^   | clk__L3_N7  | BU_5VX16  | 0.007 |   2.014 |    3.606 | 
     | clk__L4_I14/Q             |   ^   | clk__L4_N14 | BU_5VX16  | 0.533 |   2.548 |    4.139 | 
     | Filter_1_1/In1_1_reg[4]/C |   ^   | clk__L4_N14 | DFRQ_5VX4 | 0.018 |   2.566 |    4.157 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin Filter_1_1/In1_1_reg[3]/C 
Endpoint:   Filter_1_1/In1_1_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_enable                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.566
- Setup                         0.319
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                47.247
- Arrival Time                 48.804
= Slack Time                   -1.557
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+--------+---------+----------| 
     | clk_enable                                         |   ^   | clk_enable                                         |           |        |   0.000 |   -1.557 | 
     | FE_PHC5712_clk_enable/A                            |   ^   | clk_enable                                         | BU_5VX1   |  0.001 |   0.001 |   -1.557 | 
     | FE_PHC5712_clk_enable/Q                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.396 |   0.396 |   -1.161 | 
     | FE_PHC5711_clk_enable/A                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.000 |   0.396 |   -1.161 | 
     | FE_PHC5711_clk_enable/Q                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX1   |  0.464 |   0.861 |   -0.697 | 
     | FE_PHC5707_clk_enable/A                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX0   |  0.000 |   0.861 |   -0.697 | 
     | FE_PHC5707_clk_enable/Q                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.498 |   1.359 |   -0.199 | 
     | FE_PHC5699_clk_enable/A                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.000 |   1.359 |   -0.198 | 
     | FE_PHC5699_clk_enable/Q                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.527 |   1.886 |    0.328 | 
     | FE_PHC5638_clk_enable/A                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.000 |   1.886 |    0.329 | 
     | FE_PHC5638_clk_enable/Q                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX0   |  0.773 |   2.659 |    1.101 | 
     | FE_PHC2622_clk_enable/A                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX2   |  0.000 |   2.659 |    1.101 | 
     | FE_PHC2622_clk_enable/Q                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.592 |   3.250 |    1.693 | 
     | FE_PHC2725_clk_enable/A                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.001 |   3.251 |    1.694 | 
     | FE_PHC2725_clk_enable/Q                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX2   |  0.578 |   3.829 |    2.272 | 
     | FE_PHC2816_clk_enable/A                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX3   |  0.000 |   3.829 |    2.272 | 
     | FE_PHC2816_clk_enable/Q                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX3   |  0.424 |   4.254 |    2.696 | 
     | FE_PHC5709_clk_enable/A                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX1   |  0.000 |   4.254 |    2.696 | 
     | FE_PHC5709_clk_enable/Q                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX1   |  0.663 |   4.917 |    3.360 | 
     | FE_PHC2845_clk_enable/A                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX0   |  0.001 |   4.918 |    3.360 | 
     | FE_PHC2845_clk_enable/Q                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.552 |   5.469 |    3.912 | 
     | FE_PHC2838_clk_enable/A                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.000 |   5.470 |    3.912 | 
     | FE_PHC2838_clk_enable/Q                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX0   |  0.535 |   6.004 |    4.447 | 
     | FE_PHC2781_clk_enable/A                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX1   |  0.000 |   6.004 |    4.447 | 
     | FE_PHC2781_clk_enable/Q                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.507 |   6.511 |    4.954 | 
     | FE_PHC2887_clk_enable/A                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.000 |   6.511 |    4.954 | 
     | FE_PHC2887_clk_enable/Q                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.480 |   6.992 |    5.434 | 
     | FE_PHC5710_clk_enable/A                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.000 |   6.992 |    5.434 | 
     | FE_PHC5710_clk_enable/Q                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.502 |   7.494 |    5.937 | 
     | FE_PHC2870_clk_enable/A                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.001 |   7.495 |    5.937 | 
     | FE_PHC2870_clk_enable/Q                            |   ^   | FE_PHN2870_clk_enable                              | BU_5VX1   |  0.771 |   8.266 |    6.709 | 
     | FE_OFC10_clk_enable/A                              |   ^   | FE_PHN2870_clk_enable                              | BU_5VX4   |  0.001 |   8.267 |    6.710 | 
     | FE_OFC10_clk_enable/Q                              |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.576 |   8.844 |    7.286 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.001 |   8.845 |    7.288 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  1.112 |   9.957 |    8.400 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  0.032 |   9.989 |    8.432 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.567 |  10.556 |    8.999 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.000 |  10.556 |    8.999 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.442 |  10.998 |    9.441 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.001 |  10.999 |    9.442 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4   |  0.828 |  11.827 |   10.270 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2   |  0.012 |  11.839 |   10.281 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2   |  0.659 |  12.497 |   10.940 | 
     | FE_OFC11_clk_enable/A                              |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1   |  0.001 |  12.499 |   10.941 | 
     | FE_OFC11_clk_enable/Q                              |   v   | FE_OFN11_clk_enable                                | IN_5VX1   |  1.679 |  14.177 |   12.620 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   v   | FE_OFN11_clk_enable                                | IN_5VX8   |  0.010 |  14.188 |   12.631 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.539 |  14.727 |   13.170 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.004 |  14.731 |   13.174 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8   |  0.184 |  14.916 |   13.358 | 
     | FE_OFC13_clk_enable/A                              |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12  |  0.002 |  14.918 |   13.361 | 
     | FE_OFC13_clk_enable/Q                              |   ^   | FE_OFN13_clk_enable                                | IN_5VX12  |  1.649 |  16.567 |   15.010 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | FE_OFN13_clk_enable                                | BU_5VX1   |  0.183 |  16.750 |   15.192 | 
     | _clk_enable/A                                      |       |                                                    |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.604 |  17.354 |   15.797 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.000 |  17.355 |   15.797 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1   |  0.475 |  17.829 |   16.272 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0   |  0.000 |  17.829 |   16.272 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0   |  0.591 |  18.421 |   16.864 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2   |  0.000 |  18.421 |   16.864 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2   |  0.498 |  18.919 |   17.361 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1   |  0.000 |  18.919 |   17.362 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.490 |  19.409 |   17.852 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.000 |  19.409 |   17.852 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.483 |  19.893 |   18.335 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.000 |  19.893 |   18.336 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.458 |  20.351 |   18.794 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.000 |  20.351 |   18.794 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.447 |  20.798 |   19.241 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.000 |  20.798 |   19.241 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1   |  0.523 |  21.321 |   19.764 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2 |  0.000 |  21.321 |   19.764 | 
     |                                                    |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   ^   | enable_r1_1_13_1                                   | AND2_5VX2 |  0.726 |  22.048 |   20.490 | 
     | FE_PHC397_enable_r1_1_13_1/A                       |   ^   | enable_r1_1_13_1                                   | DLY4_5VX1 |  0.000 |  22.048 |   20.491 | 
     | FE_PHC397_enable_r1_1_13_1/Q                       |   ^   | FE_PHN397_enable_r1_1_13_1                         | DLY4_5VX1 | 11.068 |  33.116 |   31.559 | 
     | g1701/B                                            |   ^   | FE_PHN397_enable_r1_1_13_1                         | AND2_5VX0 |  0.000 |  33.116 |   31.559 | 
     | g1701/Q                                            |   ^   | n_47                                               | AND2_5VX0 |  1.086 |  34.202 |   32.645 | 
     | FE_PSC5556_n_47/A                                  |   ^   | n_47                                               | BU_5VX3   |  0.000 |  34.202 |   32.645 | 
     | FE_PSC5556_n_47/Q                                  |   ^   | FE_PSN5556_n_47                                    | BU_5VX3   |  0.936 |  35.138 |   33.580 | 
     | g1575/C                                            |   ^   | FE_PSN5556_n_47                                    | AO22_5VX1 |  0.002 |  35.140 |   33.583 | 
     | g1575/Q                                            |   ^   | Upsample3_bypassout[3]                             | AO22_5VX1 |  0.857 |  35.997 |   34.440 | 
     | Filter_1_1/g18364/C                                |   ^   | Upsample3_bypassout[3]                             | AN22_5VX1 |  0.000 |  35.998 |   34.440 | 
     | Filter_1_1/g18364/Q                                |   v   | Filter_1_1/n_342                                   | AN22_5VX1 |  0.374 |  36.372 |   34.815 | 
     | Filter_1_1/g18072/A                                |   v   | Filter_1_1/n_342                                   | NO2_5VX1  |  0.000 |  36.372 |   34.815 | 
     | Filter_1_1/g18072/Q                                |   ^   | Filter_1_1/n_772                                   | NO2_5VX1  |  0.809 |  37.181 |   35.624 | 
     | Filter_1_1/FE_PHC1549_n_772/A                      |   ^   | Filter_1_1/n_772                                   | BU_5VX0   |  0.000 |  37.181 |   35.624 | 
     | Filter_1_1/FE_PHC1549_n_772/Q                      |   ^   | Filter_1_1/FE_PHN1549_n_772                        | BU_5VX0   |  0.522 |  37.703 |   36.146 | 
     | Filter_1_1/FE_PHC672_n_772/A                       |   ^   | Filter_1_1/FE_PHN1549_n_772                        | DLY4_5VX1 |  0.000 |  37.704 |   36.146 | 
     | Filter_1_1/FE_PHC672_n_772/Q                       |   ^   | Filter_1_1/FE_PHN672_n_772                         | DLY4_5VX1 | 11.100 |  48.804 |   47.247 | 
     | Filter_1_1/In1_1_reg[3]/D                          |   ^   | Filter_1_1/FE_PHN672_n_772                         | DFRQ_5VX4 |  0.000 |  48.804 |   47.247 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |    1.557 | 
     | clk__L1_I0/A              |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    1.557 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0  | IN_5VX16  | 0.712 |   0.712 |    2.269 | 
     | clk__L2_I3/A              |   v   | clk__L1_N0  | IN_5VX16  | 0.014 |   0.726 |    2.283 | 
     | clk__L2_I3/Q              |   ^   | clk__L2_N3  | IN_5VX16  | 0.822 |   1.547 |    3.105 | 
     | clk__L3_I7/A              |   ^   | clk__L2_N3  | BU_5VX16  | 0.010 |   1.558 |    3.115 | 
     | clk__L3_I7/Q              |   ^   | clk__L3_N7  | BU_5VX16  | 0.449 |   2.007 |    3.564 | 
     | clk__L4_I14/A             |   ^   | clk__L3_N7  | BU_5VX16  | 0.007 |   2.014 |    3.572 | 
     | clk__L4_I14/Q             |   ^   | clk__L4_N14 | BU_5VX16  | 0.533 |   2.548 |    4.105 | 
     | Filter_1_1/In1_1_reg[3]/C |   ^   | clk__L4_N14 | DFRQ_5VX4 | 0.018 |   2.566 |    4.123 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin Filter_1_1/In1_1_reg[1]/C 
Endpoint:   Filter_1_1/In1_1_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_enable                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.566
- Setup                         0.313
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                47.253
- Arrival Time                 48.790
= Slack Time                   -1.537
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+--------+---------+----------| 
     | clk_enable                                         |   ^   | clk_enable                                         |           |        |   0.000 |   -1.537 | 
     | FE_PHC5712_clk_enable/A                            |   ^   | clk_enable                                         | BU_5VX1   |  0.001 |   0.001 |   -1.536 | 
     | FE_PHC5712_clk_enable/Q                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.396 |   0.396 |   -1.141 | 
     | FE_PHC5711_clk_enable/A                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.000 |   0.396 |   -1.141 | 
     | FE_PHC5711_clk_enable/Q                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX1   |  0.464 |   0.861 |   -0.676 | 
     | FE_PHC5707_clk_enable/A                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX0   |  0.000 |   0.861 |   -0.676 | 
     | FE_PHC5707_clk_enable/Q                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.498 |   1.359 |   -0.178 | 
     | FE_PHC5699_clk_enable/A                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.000 |   1.359 |   -0.178 | 
     | FE_PHC5699_clk_enable/Q                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.527 |   1.886 |    0.349 | 
     | FE_PHC5638_clk_enable/A                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.000 |   1.886 |    0.349 | 
     | FE_PHC5638_clk_enable/Q                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX0   |  0.773 |   2.659 |    1.122 | 
     | FE_PHC2622_clk_enable/A                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX2   |  0.000 |   2.659 |    1.122 | 
     | FE_PHC2622_clk_enable/Q                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.592 |   3.250 |    1.713 | 
     | FE_PHC2725_clk_enable/A                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.001 |   3.251 |    1.714 | 
     | FE_PHC2725_clk_enable/Q                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX2   |  0.578 |   3.829 |    2.292 | 
     | FE_PHC2816_clk_enable/A                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX3   |  0.000 |   3.829 |    2.292 | 
     | FE_PHC2816_clk_enable/Q                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX3   |  0.424 |   4.254 |    2.717 | 
     | FE_PHC5709_clk_enable/A                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX1   |  0.000 |   4.254 |    2.717 | 
     | FE_PHC5709_clk_enable/Q                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX1   |  0.663 |   4.917 |    3.380 | 
     | FE_PHC2845_clk_enable/A                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX0   |  0.001 |   4.918 |    3.381 | 
     | FE_PHC2845_clk_enable/Q                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.552 |   5.469 |    3.933 | 
     | FE_PHC2838_clk_enable/A                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.000 |   5.470 |    3.933 | 
     | FE_PHC2838_clk_enable/Q                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX0   |  0.535 |   6.004 |    4.467 | 
     | FE_PHC2781_clk_enable/A                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX1   |  0.000 |   6.004 |    4.467 | 
     | FE_PHC2781_clk_enable/Q                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.507 |   6.511 |    4.974 | 
     | FE_PHC2887_clk_enable/A                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.000 |   6.511 |    4.975 | 
     | FE_PHC2887_clk_enable/Q                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.480 |   6.992 |    5.455 | 
     | FE_PHC5710_clk_enable/A                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.000 |   6.992 |    5.455 | 
     | FE_PHC5710_clk_enable/Q                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.502 |   7.494 |    5.957 | 
     | FE_PHC2870_clk_enable/A                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.001 |   7.495 |    5.958 | 
     | FE_PHC2870_clk_enable/Q                            |   ^   | FE_PHN2870_clk_enable                              | BU_5VX1   |  0.771 |   8.266 |    6.729 | 
     | FE_OFC10_clk_enable/A                              |   ^   | FE_PHN2870_clk_enable                              | BU_5VX4   |  0.001 |   8.267 |    6.730 | 
     | FE_OFC10_clk_enable/Q                              |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.576 |   8.844 |    7.307 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.001 |   8.845 |    7.308 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  1.112 |   9.957 |    8.420 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  0.032 |   9.989 |    8.452 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.567 |  10.556 |    9.019 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.000 |  10.556 |    9.020 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.442 |  10.998 |    9.461 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.001 |  10.999 |    9.463 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4   |  0.828 |  11.827 |   10.290 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2   |  0.012 |  11.839 |   10.302 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2   |  0.659 |  12.497 |   10.960 | 
     | FE_OFC11_clk_enable/A                              |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1   |  0.001 |  12.499 |   10.962 | 
     | FE_OFC11_clk_enable/Q                              |   v   | FE_OFN11_clk_enable                                | IN_5VX1   |  1.679 |  14.177 |   12.641 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   v   | FE_OFN11_clk_enable                                | IN_5VX8   |  0.010 |  14.188 |   12.651 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.539 |  14.727 |   13.190 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.004 |  14.731 |   13.194 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8   |  0.184 |  14.916 |   13.379 | 
     | FE_OFC13_clk_enable/A                              |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12  |  0.002 |  14.918 |   13.381 | 
     | FE_OFC13_clk_enable/Q                              |   ^   | FE_OFN13_clk_enable                                | IN_5VX12  |  1.649 |  16.567 |   15.030 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | FE_OFN13_clk_enable                                | BU_5VX1   |  0.183 |  16.750 |   15.213 | 
     | _clk_enable/A                                      |       |                                                    |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.604 |  17.354 |   15.817 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.000 |  17.355 |   15.818 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1   |  0.475 |  17.829 |   16.292 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0   |  0.000 |  17.829 |   16.292 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0   |  0.591 |  18.421 |   16.884 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2   |  0.000 |  18.421 |   16.884 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2   |  0.498 |  18.919 |   17.382 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1   |  0.000 |  18.919 |   17.382 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.490 |  19.409 |   17.872 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.000 |  19.409 |   17.872 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.483 |  19.893 |   18.356 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.000 |  19.893 |   18.356 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.458 |  20.351 |   18.814 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.000 |  20.351 |   18.814 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.447 |  20.798 |   19.261 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.000 |  20.798 |   19.261 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1   |  0.523 |  21.321 |   19.784 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2 |  0.000 |  21.321 |   19.784 | 
     |                                                    |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   ^   | enable_r1_1_13_1                                   | AND2_5VX2 |  0.726 |  22.048 |   20.511 | 
     | FE_PHC397_enable_r1_1_13_1/A                       |   ^   | enable_r1_1_13_1                                   | DLY4_5VX1 |  0.000 |  22.048 |   20.511 | 
     | FE_PHC397_enable_r1_1_13_1/Q                       |   ^   | FE_PHN397_enable_r1_1_13_1                         | DLY4_5VX1 | 11.068 |  33.116 |   31.579 | 
     | g1701/B                                            |   ^   | FE_PHN397_enable_r1_1_13_1                         | AND2_5VX0 |  0.000 |  33.116 |   31.579 | 
     | g1701/Q                                            |   ^   | n_47                                               | AND2_5VX0 |  1.086 |  34.202 |   32.665 | 
     | FE_PSC5556_n_47/A                                  |   ^   | n_47                                               | BU_5VX3   |  0.000 |  34.202 |   32.665 | 
     | FE_PSC5556_n_47/Q                                  |   ^   | FE_PSN5556_n_47                                    | BU_5VX3   |  0.936 |  35.138 |   33.601 | 
     | g1565/C                                            |   ^   | FE_PSN5556_n_47                                    | AO22_5VX1 |  0.003 |  35.140 |   33.603 | 
     | g1565/Q                                            |   ^   | Upsample3_bypassout[1]                             | AO22_5VX1 |  0.801 |  35.942 |   34.405 | 
     | Filter_1_1/g18359/C                                |   ^   | Upsample3_bypassout[1]                             | AN22_5VX1 |  0.000 |  35.942 |   34.405 | 
     | Filter_1_1/g18359/Q                                |   v   | Filter_1_1/n_344                                   | AN22_5VX1 |  0.372 |  36.314 |   34.777 | 
     | Filter_1_1/g18060/A                                |   v   | Filter_1_1/n_344                                   | NO2_5VX1  |  0.000 |  36.314 |   34.777 | 
     | Filter_1_1/g18060/Q                                |   ^   | Filter_1_1/n_774                                   | NO2_5VX1  |  0.863 |  37.177 |   35.640 | 
     | Filter_1_1/FE_PHC1547_n_774/A                      |   ^   | Filter_1_1/n_774                                   | BU_5VX0   |  0.000 |  37.177 |   35.640 | 
     | Filter_1_1/FE_PHC1547_n_774/Q                      |   ^   | Filter_1_1/FE_PHN1547_n_774                        | BU_5VX0   |  0.531 |  37.708 |   36.171 | 
     | Filter_1_1/FE_PHC692_n_774/A                       |   ^   | Filter_1_1/FE_PHN1547_n_774                        | DLY4_5VX1 |  0.000 |  37.708 |   36.171 | 
     | Filter_1_1/FE_PHC692_n_774/Q                       |   ^   | Filter_1_1/FE_PHN692_n_774                         | DLY4_5VX1 | 11.082 |  48.790 |   47.253 | 
     | Filter_1_1/In1_1_reg[1]/D                          |   ^   | Filter_1_1/FE_PHN692_n_774                         | DFRQ_5VX2 |  0.000 |  48.790 |   47.253 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |    1.537 | 
     | clk__L1_I0/A              |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    1.537 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0  | IN_5VX16  | 0.712 |   0.712 |    2.249 | 
     | clk__L2_I3/A              |   v   | clk__L1_N0  | IN_5VX16  | 0.014 |   0.726 |    2.263 | 
     | clk__L2_I3/Q              |   ^   | clk__L2_N3  | IN_5VX16  | 0.822 |   1.547 |    3.084 | 
     | clk__L3_I7/A              |   ^   | clk__L2_N3  | BU_5VX16  | 0.010 |   1.558 |    3.095 | 
     | clk__L3_I7/Q              |   ^   | clk__L3_N7  | BU_5VX16  | 0.449 |   2.007 |    3.544 | 
     | clk__L4_I14/A             |   ^   | clk__L3_N7  | BU_5VX16  | 0.007 |   2.014 |    3.551 | 
     | clk__L4_I14/Q             |   ^   | clk__L4_N14 | BU_5VX16  | 0.533 |   2.548 |    4.085 | 
     | Filter_1_1/In1_1_reg[1]/C |   ^   | clk__L4_N14 | DFRQ_5VX2 | 0.018 |   2.566 |    4.103 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin Filter_1_1/In1_1_reg[7]/C 
Endpoint:   Filter_1_1/In1_1_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_enable                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.565
- Setup                         0.323
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                47.242
- Arrival Time                 48.679
= Slack Time                   -1.436
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+--------+---------+----------| 
     | clk_enable                                         |   ^   | clk_enable                                         |           |        |   0.000 |   -1.436 | 
     | FE_PHC5712_clk_enable/A                            |   ^   | clk_enable                                         | BU_5VX1   |  0.001 |   0.001 |   -1.435 | 
     | FE_PHC5712_clk_enable/Q                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.396 |   0.396 |   -1.040 | 
     | FE_PHC5711_clk_enable/A                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.000 |   0.396 |   -1.040 | 
     | FE_PHC5711_clk_enable/Q                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX1   |  0.464 |   0.861 |   -0.576 | 
     | FE_PHC5707_clk_enable/A                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX0   |  0.000 |   0.861 |   -0.575 | 
     | FE_PHC5707_clk_enable/Q                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.498 |   1.359 |   -0.077 | 
     | FE_PHC5699_clk_enable/A                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.000 |   1.359 |   -0.077 | 
     | FE_PHC5699_clk_enable/Q                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.527 |   1.886 |    0.450 | 
     | FE_PHC5638_clk_enable/A                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.000 |   1.886 |    0.450 | 
     | FE_PHC5638_clk_enable/Q                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX0   |  0.773 |   2.659 |    1.223 | 
     | FE_PHC2622_clk_enable/A                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX2   |  0.000 |   2.659 |    1.223 | 
     | FE_PHC2622_clk_enable/Q                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.592 |   3.250 |    1.814 | 
     | FE_PHC2725_clk_enable/A                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.001 |   3.251 |    1.815 | 
     | FE_PHC2725_clk_enable/Q                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX2   |  0.578 |   3.829 |    2.393 | 
     | FE_PHC2816_clk_enable/A                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX3   |  0.000 |   3.829 |    2.393 | 
     | FE_PHC2816_clk_enable/Q                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX3   |  0.424 |   4.254 |    2.817 | 
     | FE_PHC5709_clk_enable/A                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX1   |  0.000 |   4.254 |    2.818 | 
     | FE_PHC5709_clk_enable/Q                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX1   |  0.663 |   4.917 |    3.481 | 
     | FE_PHC2845_clk_enable/A                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX0   |  0.001 |   4.918 |    3.481 | 
     | FE_PHC2845_clk_enable/Q                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.552 |   5.470 |    4.033 | 
     | FE_PHC2838_clk_enable/A                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.000 |   5.470 |    4.033 | 
     | FE_PHC2838_clk_enable/Q                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX0   |  0.535 |   6.004 |    4.568 | 
     | FE_PHC2781_clk_enable/A                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX1   |  0.000 |   6.004 |    4.568 | 
     | FE_PHC2781_clk_enable/Q                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.507 |   6.511 |    5.075 | 
     | FE_PHC2887_clk_enable/A                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.000 |   6.512 |    5.075 | 
     | FE_PHC2887_clk_enable/Q                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.480 |   6.992 |    5.555 | 
     | FE_PHC5710_clk_enable/A                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.000 |   6.992 |    5.556 | 
     | FE_PHC5710_clk_enable/Q                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.502 |   7.494 |    6.058 | 
     | FE_PHC2870_clk_enable/A                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.001 |   7.495 |    6.058 | 
     | FE_PHC2870_clk_enable/Q                            |   ^   | FE_PHN2870_clk_enable                              | BU_5VX1   |  0.771 |   8.266 |    6.830 | 
     | FE_OFC10_clk_enable/A                              |   ^   | FE_PHN2870_clk_enable                              | BU_5VX4   |  0.001 |   8.267 |    6.831 | 
     | FE_OFC10_clk_enable/Q                              |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.576 |   8.844 |    7.407 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.001 |   8.845 |    7.409 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  1.112 |   9.957 |    8.521 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  0.032 |   9.989 |    8.553 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.567 |  10.556 |    9.120 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.000 |  10.557 |    9.120 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.442 |  10.998 |    9.562 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.001 |  11.000 |    9.563 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4   |  0.828 |  11.827 |   10.391 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2   |  0.012 |  11.839 |   10.402 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2   |  0.659 |  12.497 |   11.061 | 
     | FE_OFC11_clk_enable/A                              |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1   |  0.001 |  12.499 |   11.062 | 
     | FE_OFC11_clk_enable/Q                              |   v   | FE_OFN11_clk_enable                                | IN_5VX1   |  1.679 |  14.177 |   12.741 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   v   | FE_OFN11_clk_enable                                | IN_5VX8   |  0.010 |  14.188 |   12.752 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.539 |  14.727 |   13.291 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.004 |  14.731 |   13.295 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8   |  0.184 |  14.916 |   13.479 | 
     | FE_OFC13_clk_enable/A                              |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12  |  0.002 |  14.918 |   13.482 | 
     | FE_OFC13_clk_enable/Q                              |   ^   | FE_OFN13_clk_enable                                | IN_5VX12  |  1.649 |  16.567 |   15.131 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | FE_OFN13_clk_enable                                | BU_5VX1   |  0.183 |  16.750 |   15.314 | 
     | _clk_enable/A                                      |       |                                                    |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.604 |  17.354 |   15.918 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.000 |  17.355 |   15.918 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1   |  0.475 |  17.829 |   16.393 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0   |  0.000 |  17.829 |   16.393 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0   |  0.591 |  18.421 |   16.985 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2   |  0.000 |  18.421 |   16.985 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2   |  0.498 |  18.919 |   17.483 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1   |  0.000 |  18.919 |   17.483 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.490 |  19.409 |   17.973 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.000 |  19.409 |   17.973 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.483 |  19.893 |   18.456 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.000 |  19.893 |   18.457 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.458 |  20.351 |   18.915 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.000 |  20.351 |   18.915 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.447 |  20.798 |   19.362 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.000 |  20.798 |   19.362 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1   |  0.523 |  21.321 |   19.885 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2 |  0.000 |  21.321 |   19.885 | 
     |                                                    |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   ^   | enable_r1_1_13_1                                   | AND2_5VX2 |  0.726 |  22.048 |   20.611 | 
     | FE_PHC397_enable_r1_1_13_1/A                       |   ^   | enable_r1_1_13_1                                   | DLY4_5VX1 |  0.000 |  22.048 |   20.612 | 
     | FE_PHC397_enable_r1_1_13_1/Q                       |   ^   | FE_PHN397_enable_r1_1_13_1                         | DLY4_5VX1 | 11.068 |  33.116 |   31.680 | 
     | g1701/B                                            |   ^   | FE_PHN397_enable_r1_1_13_1                         | AND2_5VX0 |  0.000 |  33.116 |   31.680 | 
     | g1701/Q                                            |   ^   | n_47                                               | AND2_5VX0 |  1.086 |  34.202 |   32.766 | 
     | FE_PSC5556_n_47/A                                  |   ^   | n_47                                               | BU_5VX3   |  0.000 |  34.202 |   32.766 | 
     | FE_PSC5556_n_47/Q                                  |   ^   | FE_PSN5556_n_47                                    | BU_5VX3   |  0.936 |  35.138 |   33.701 | 
     | g1568/C                                            |   ^   | FE_PSN5556_n_47                                    | AO22_5VX1 |  0.002 |  35.140 |   33.703 | 
     | g1568/Q                                            |   ^   | Upsample3_bypassout[7]                             | AO22_5VX1 |  0.829 |  35.968 |   34.532 | 
     | Filter_1_1/g18371/C                                |   ^   | Upsample3_bypassout[7]                             | AN22_5VX1 |  0.000 |  35.968 |   34.532 | 
     | Filter_1_1/g18371/Q                                |   v   | Filter_1_1/n_338                                   | AN22_5VX1 |  0.366 |  36.335 |   34.898 | 
     | Filter_1_1/g18077/A                                |   v   | Filter_1_1/n_338                                   | NO2_5VX1  |  0.000 |  36.335 |   34.898 | 
     | Filter_1_1/g18077/Q                                |   ^   | Filter_1_1/n_768                                   | NO2_5VX1  |  1.034 |  37.368 |   35.932 | 
     | Filter_1_1/FE_PHC644_n_768/A                       |   ^   | Filter_1_1/n_768                                   | DLY4_5VX1 |  0.000 |  37.368 |   35.932 | 
     | Filter_1_1/FE_PHC644_n_768/Q                       |   ^   | Filter_1_1/FE_PHN644_n_768                         | DLY4_5VX1 | 11.310 |  48.678 |   47.242 | 
     | Filter_1_1/In1_1_reg[7]/D                          |   ^   | Filter_1_1/FE_PHN644_n_768                         | DFRQ_5VX4 |  0.000 |  48.679 |   47.242 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |    1.436 | 
     | clk__L1_I0/A              |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    1.436 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0  | IN_5VX16  | 0.712 |   0.712 |    2.148 | 
     | clk__L2_I3/A              |   v   | clk__L1_N0  | IN_5VX16  | 0.014 |   0.726 |    2.162 | 
     | clk__L2_I3/Q              |   ^   | clk__L2_N3  | IN_5VX16  | 0.822 |   1.547 |    2.984 | 
     | clk__L3_I7/A              |   ^   | clk__L2_N3  | BU_5VX16  | 0.010 |   1.558 |    2.994 | 
     | clk__L3_I7/Q              |   ^   | clk__L3_N7  | BU_5VX16  | 0.449 |   2.007 |    3.443 | 
     | clk__L4_I14/A             |   ^   | clk__L3_N7  | BU_5VX16  | 0.007 |   2.014 |    3.451 | 
     | clk__L4_I14/Q             |   ^   | clk__L4_N14 | BU_5VX16  | 0.533 |   2.548 |    3.984 | 
     | Filter_1_1/In1_1_reg[7]/C |   ^   | clk__L4_N14 | DFRQ_5VX4 | 0.017 |   2.565 |    4.001 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin Filter_1_1/In1_1_reg[9]/C 
Endpoint:   Filter_1_1/In1_1_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: clk_enable                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.564
- Setup                         0.322
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                47.242
- Arrival Time                 48.557
= Slack Time                   -1.315
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+--------+---------+----------| 
     | clk_enable                                         |   ^   | clk_enable                                         |           |        |   0.000 |   -1.315 | 
     | FE_PHC5712_clk_enable/A                            |   ^   | clk_enable                                         | BU_5VX1   |  0.001 |   0.001 |   -1.315 | 
     | FE_PHC5712_clk_enable/Q                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.396 |   0.396 |   -0.919 | 
     | FE_PHC5711_clk_enable/A                            |   ^   | FE_PHN5712_clk_enable                              | BU_5VX1   |  0.000 |   0.396 |   -0.919 | 
     | FE_PHC5711_clk_enable/Q                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX1   |  0.464 |   0.861 |   -0.455 | 
     | FE_PHC5707_clk_enable/A                            |   ^   | FE_PHN5711_clk_enable                              | BU_5VX0   |  0.000 |   0.861 |   -0.455 | 
     | FE_PHC5707_clk_enable/Q                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.498 |   1.359 |    0.043 | 
     | FE_PHC5699_clk_enable/A                            |   ^   | FE_PHN5707_clk_enable                              | BU_5VX0   |  0.000 |   1.359 |    0.043 | 
     | FE_PHC5699_clk_enable/Q                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.527 |   1.886 |    0.570 | 
     | FE_PHC5638_clk_enable/A                            |   ^   | FE_PHN5699_clk_enable                              | BU_5VX0   |  0.000 |   1.886 |    0.571 | 
     | FE_PHC5638_clk_enable/Q                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX0   |  0.773 |   2.659 |    1.343 | 
     | FE_PHC2622_clk_enable/A                            |   ^   | FE_PHN5638_clk_enable                              | BU_5VX2   |  0.000 |   2.659 |    1.343 | 
     | FE_PHC2622_clk_enable/Q                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.592 |   3.250 |    1.935 | 
     | FE_PHC2725_clk_enable/A                            |   ^   | FE_PHN2622_clk_enable                              | BU_5VX2   |  0.001 |   3.251 |    1.936 | 
     | FE_PHC2725_clk_enable/Q                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX2   |  0.578 |   3.829 |    2.514 | 
     | FE_PHC2816_clk_enable/A                            |   ^   | FE_PHN2725_clk_enable                              | BU_5VX3   |  0.000 |   3.829 |    2.514 | 
     | FE_PHC2816_clk_enable/Q                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX3   |  0.424 |   4.254 |    2.938 | 
     | FE_PHC5709_clk_enable/A                            |   ^   | FE_PHN2816_clk_enable                              | BU_5VX1   |  0.000 |   4.254 |    2.938 | 
     | FE_PHC5709_clk_enable/Q                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX1   |  0.663 |   4.917 |    3.602 | 
     | FE_PHC2845_clk_enable/A                            |   ^   | FE_PHN5709_clk_enable                              | BU_5VX0   |  0.001 |   4.918 |    3.602 | 
     | FE_PHC2845_clk_enable/Q                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.552 |   5.469 |    4.154 | 
     | FE_PHC2838_clk_enable/A                            |   ^   | FE_PHN2845_clk_enable                              | BU_5VX0   |  0.000 |   5.470 |    4.154 | 
     | FE_PHC2838_clk_enable/Q                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX0   |  0.535 |   6.004 |    4.689 | 
     | FE_PHC2781_clk_enable/A                            |   ^   | FE_PHN2838_clk_enable                              | BU_5VX1   |  0.000 |   6.004 |    4.689 | 
     | FE_PHC2781_clk_enable/Q                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.507 |   6.511 |    5.196 | 
     | FE_PHC2887_clk_enable/A                            |   ^   | FE_PHN2781_clk_enable                              | BU_5VX1   |  0.000 |   6.511 |    5.196 | 
     | FE_PHC2887_clk_enable/Q                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.480 |   6.992 |    5.676 | 
     | FE_PHC5710_clk_enable/A                            |   ^   | FE_PHN5710_clk_enable                              | BU_5VX1   |  0.000 |   6.992 |    5.676 | 
     | FE_PHC5710_clk_enable/Q                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.502 |   7.494 |    6.179 | 
     | FE_PHC2870_clk_enable/A                            |   ^   | FE_PHN2887_clk_enable                              | BU_5VX1   |  0.001 |   7.495 |    6.179 | 
     | FE_PHC2870_clk_enable/Q                            |   ^   | FE_PHN2870_clk_enable                              | BU_5VX1   |  0.771 |   8.266 |    6.950 | 
     | FE_OFC10_clk_enable/A                              |   ^   | FE_PHN2870_clk_enable                              | BU_5VX4   |  0.001 |   8.267 |    6.952 | 
     | FE_OFC10_clk_enable/Q                              |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.576 |   8.844 |    7.528 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A                   |   ^   | FE_OFN10_clk_enable                                | BU_5VX4   |  0.001 |   8.845 |    7.529 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  1.112 |   9.957 |    8.642 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2977_FE_OFN10_clk_enable                     | BU_5VX4   |  0.032 |   9.989 |    8.673 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.567 |  10.556 |    9.241 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2858_FE_OFN10_clk_enable                     | BU_5VX4   |  0.000 |  10.556 |    9.241 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.442 |  10.998 |    9.683 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2869_FE_OFN10_clk_enable                     | BU_5VX4   |  0.001 |  10.999 |    9.684 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX4   |  0.828 |  11.827 |   10.512 | 
     | FE_PHC2898_FE_OFN10_clk_enable/A                   |   ^   | FE_PHN2886_FE_OFN10_clk_enable                     | BU_5VX2   |  0.012 |  11.839 |   10.523 | 
     | FE_PHC2898_FE_OFN10_clk_enable/Q                   |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | BU_5VX2   |  0.659 |  12.497 |   11.182 | 
     | FE_OFC11_clk_enable/A                              |   ^   | FE_PHN2898_FE_OFN10_clk_enable                     | IN_5VX1   |  0.001 |  12.499 |   11.183 | 
     | FE_OFC11_clk_enable/Q                              |   v   | FE_OFN11_clk_enable                                | IN_5VX1   |  1.679 |  14.177 |   12.862 | 
     | FE_PHC2847_FE_OFN11_clk_enable/A                   |   v   | FE_OFN11_clk_enable                                | IN_5VX8   |  0.010 |  14.188 |   12.873 | 
     | FE_PHC2847_FE_OFN11_clk_enable/Q                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.539 |  14.727 |   13.412 | 
     | FE_PHC2856_FE_OFN11_clk_enable/A                   |   ^   | FE_PHN2847_FE_OFN11_clk_enable                     | IN_5VX8   |  0.004 |  14.731 |   13.416 | 
     | FE_PHC2856_FE_OFN11_clk_enable/Q                   |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX8   |  0.184 |  14.916 |   13.600 | 
     | FE_OFC13_clk_enable/A                              |   v   | FE_PHN2856_FE_OFN11_clk_enable                     | IN_5VX12  |  0.002 |  14.918 |   13.603 | 
     | FE_OFC13_clk_enable/Q                              |   ^   | FE_OFN13_clk_enable                                | IN_5VX12  |  1.649 |  16.567 |   15.252 | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | FE_OFN13_clk_enable                                | BU_5VX1   |  0.183 |  16.750 |   15.434 | 
     | _clk_enable/A                                      |       |                                                    |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5844_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.604 |  17.354 |   16.039 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5844_FE_OFN13 | BU_5VX1   |  0.000 |  17.355 |   16.039 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3187_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX1   |  0.475 |  17.829 |   16.514 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3187_FE_OFN13 | BU_5VX0   |  0.000 |  17.829 |   16.514 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2868_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX0   |  0.591 |  18.421 |   17.105 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2868_FE_OFN13 | BU_5VX2   |  0.000 |  18.421 |   17.106 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC2897_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX2   |  0.498 |  18.919 |   17.603 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN2897_FE_OFN13 | BU_5VX1   |  0.000 |  18.919 |   17.603 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5822_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.490 |  19.409 |   18.093 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5822_FE_OFN13 | BU_5VX1   |  0.000 |  19.409 |   18.094 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5814_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.483 |  19.893 |   18.577 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5814_FE_OFN13 | BU_5VX1   |  0.000 |  19.893 |   18.577 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5783_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.458 |  20.351 |   19.036 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5783_FE_OFN13 | BU_5VX1   |  0.000 |  20.351 |   19.036 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC5722_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.447 |  20.798 |   19.483 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN5722_FE_OFN13 | BU_5VX1   |  0.000 |  20.798 |   19.483 | 
     | _clk_enable/A                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/FE_PHC3186_FE_OFN13 |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | BU_5VX1   |  0.523 |  21.321 |   20.005 | 
     | _clk_enable/Q                                      |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/A              |   ^   | Subsystem_timigcontroller_d1_2/FE_PHN3186_FE_OFN13 | AND2_5VX2 |  0.000 |  21.321 |   20.006 | 
     |                                                    |       | _clk_enable                                        |           |        |         |          | 
     | Subsystem_timigcontroller_d1_2/g191/Q              |   ^   | enable_r1_1_13_1                                   | AND2_5VX2 |  0.726 |  22.048 |   20.732 | 
     | FE_PHC397_enable_r1_1_13_1/A                       |   ^   | enable_r1_1_13_1                                   | DLY4_5VX1 |  0.000 |  22.048 |   20.732 | 
     | FE_PHC397_enable_r1_1_13_1/Q                       |   ^   | FE_PHN397_enable_r1_1_13_1                         | DLY4_5VX1 | 11.068 |  33.116 |   31.801 | 
     | g1701/B                                            |   ^   | FE_PHN397_enable_r1_1_13_1                         | AND2_5VX0 |  0.000 |  33.116 |   31.801 | 
     | g1701/Q                                            |   ^   | n_47                                               | AND2_5VX0 |  1.086 |  34.202 |   32.887 | 
     | FE_PSC5556_n_47/A                                  |   ^   | n_47                                               | BU_5VX3   |  0.000 |  34.202 |   32.887 | 
     | FE_PSC5556_n_47/Q                                  |   ^   | FE_PSN5556_n_47                                    | BU_5VX3   |  0.936 |  35.138 |   33.822 | 
     | g1574/C                                            |   ^   | FE_PSN5556_n_47                                    | AO22_5VX1 |  0.002 |  35.140 |   33.824 | 
     | g1574/Q                                            |   ^   | Upsample3_bypassout[9]                             | AO22_5VX1 |  0.872 |  36.012 |   34.697 | 
     | Filter_1_1/g18377/C                                |   ^   | Upsample3_bypassout[9]                             | AN22_5VX1 |  0.000 |  36.012 |   34.697 | 
     | Filter_1_1/g18377/Q                                |   v   | Filter_1_1/n_336                                   | AN22_5VX1 |  0.442 |  36.454 |   35.139 | 
     | Filter_1_1/g18083/A                                |   v   | Filter_1_1/n_336                                   | NO2_5VX1  |  0.000 |  36.455 |   35.139 | 
     | Filter_1_1/g18083/Q                                |   ^   | Filter_1_1/n_766                                   | NO2_5VX1  |  0.775 |  37.230 |   35.915 | 
     | Filter_1_1/FE_PHC653_n_766/A                       |   ^   | Filter_1_1/n_766                                   | DLY4_5VX1 |  0.000 |  37.230 |   35.915 | 
     | Filter_1_1/FE_PHC653_n_766/Q                       |   ^   | Filter_1_1/FE_PHN653_n_766                         | DLY4_5VX1 | 11.327 |  48.557 |   47.242 | 
     | Filter_1_1/In1_1_reg[9]/D                          |   ^   | Filter_1_1/FE_PHN653_n_766                         | DFRQ_5VX4 |  0.000 |  48.557 |   47.242 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                           |       |             |           |       |  Time   |   Time   | 
     |---------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk         |           |       |   0.000 |    1.315 | 
     | clk__L1_I0/A              |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    1.315 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0  | IN_5VX16  | 0.712 |   0.712 |    2.027 | 
     | clk__L2_I3/A              |   v   | clk__L1_N0  | IN_5VX16  | 0.014 |   0.726 |    2.041 | 
     | clk__L2_I3/Q              |   ^   | clk__L2_N3  | IN_5VX16  | 0.822 |   1.547 |    2.863 | 
     | clk__L3_I7/A              |   ^   | clk__L2_N3  | BU_5VX16  | 0.010 |   1.558 |    2.873 | 
     | clk__L3_I7/Q              |   ^   | clk__L3_N7  | BU_5VX16  | 0.449 |   2.007 |    3.323 | 
     | clk__L4_I14/A             |   ^   | clk__L3_N7  | BU_5VX16  | 0.007 |   2.014 |    3.330 | 
     | clk__L4_I14/Q             |   ^   | clk__L4_N14 | BU_5VX16  | 0.533 |   2.548 |    3.863 | 
     | Filter_1_1/In1_1_reg[9]/C |   ^   | clk__L4_N14 | DFRQ_5VX4 | 0.016 |   2.564 |    3.879 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin Filter_1_1/delayMatch6_reg_reg[1][11]/C 
Endpoint:   Filter_1_1/delayMatch6_reg_reg[1][11]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: clk_enable                              (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.553
- Setup                         0.890
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.663
- Arrival Time                 46.861
= Slack Time                   -0.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    |  Delay | Arrival | Required | 
     |                                           |       |                                         |           |        |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+--------+---------+----------| 
     | clk_enable                                |   ^   | clk_enable                              |           |        |   0.000 |   -0.199 | 
     | FE_PHC5712_clk_enable/A                   |   ^   | clk_enable                              | BU_5VX1   |  0.001 |   0.001 |   -0.198 | 
     | FE_PHC5712_clk_enable/Q                   |   ^   | FE_PHN5712_clk_enable                   | BU_5VX1   |  0.396 |   0.396 |    0.198 | 
     | FE_PHC5711_clk_enable/A                   |   ^   | FE_PHN5712_clk_enable                   | BU_5VX1   |  0.000 |   0.396 |    0.198 | 
     | FE_PHC5711_clk_enable/Q                   |   ^   | FE_PHN5711_clk_enable                   | BU_5VX1   |  0.464 |   0.860 |    0.662 | 
     | FE_PHC5707_clk_enable/A                   |   ^   | FE_PHN5711_clk_enable                   | BU_5VX0   |  0.000 |   0.861 |    0.662 | 
     | FE_PHC5707_clk_enable/Q                   |   ^   | FE_PHN5707_clk_enable                   | BU_5VX0   |  0.498 |   1.359 |    1.160 | 
     | FE_PHC5699_clk_enable/A                   |   ^   | FE_PHN5707_clk_enable                   | BU_5VX0   |  0.000 |   1.359 |    1.160 | 
     | FE_PHC5699_clk_enable/Q                   |   ^   | FE_PHN5699_clk_enable                   | BU_5VX0   |  0.527 |   1.886 |    1.687 | 
     | FE_PHC5638_clk_enable/A                   |   ^   | FE_PHN5699_clk_enable                   | BU_5VX0   |  0.000 |   1.886 |    1.687 | 
     | FE_PHC5638_clk_enable/Q                   |   ^   | FE_PHN5638_clk_enable                   | BU_5VX0   |  0.773 |   2.659 |    2.460 | 
     | FE_PHC2622_clk_enable/A                   |   ^   | FE_PHN5638_clk_enable                   | BU_5VX2   |  0.000 |   2.659 |    2.460 | 
     | FE_PHC2622_clk_enable/Q                   |   ^   | FE_PHN2622_clk_enable                   | BU_5VX2   |  0.592 |   3.250 |    3.052 | 
     | FE_PHC2725_clk_enable/A                   |   ^   | FE_PHN2622_clk_enable                   | BU_5VX2   |  0.001 |   3.251 |    3.052 | 
     | FE_PHC2725_clk_enable/Q                   |   ^   | FE_PHN2725_clk_enable                   | BU_5VX2   |  0.578 |   3.829 |    3.630 | 
     | FE_PHC2816_clk_enable/A                   |   ^   | FE_PHN2725_clk_enable                   | BU_5VX3   |  0.000 |   3.829 |    3.630 | 
     | FE_PHC2816_clk_enable/Q                   |   ^   | FE_PHN2816_clk_enable                   | BU_5VX3   |  0.424 |   4.253 |    4.055 | 
     | FE_PHC5709_clk_enable/A                   |   ^   | FE_PHN2816_clk_enable                   | BU_5VX1   |  0.000 |   4.254 |    4.055 | 
     | FE_PHC5709_clk_enable/Q                   |   ^   | FE_PHN5709_clk_enable                   | BU_5VX1   |  0.663 |   4.917 |    4.718 | 
     | FE_PHC2845_clk_enable/A                   |   ^   | FE_PHN5709_clk_enable                   | BU_5VX0   |  0.001 |   4.917 |    4.719 | 
     | FE_PHC2845_clk_enable/Q                   |   ^   | FE_PHN2845_clk_enable                   | BU_5VX0   |  0.552 |   5.469 |    5.271 | 
     | FE_PHC2838_clk_enable/A                   |   ^   | FE_PHN2845_clk_enable                   | BU_5VX0   |  0.000 |   5.470 |    5.271 | 
     | FE_PHC2838_clk_enable/Q                   |   ^   | FE_PHN2838_clk_enable                   | BU_5VX0   |  0.535 |   6.004 |    5.806 | 
     | FE_PHC2781_clk_enable/A                   |   ^   | FE_PHN2838_clk_enable                   | BU_5VX1   |  0.000 |   6.004 |    5.806 | 
     | FE_PHC2781_clk_enable/Q                   |   ^   | FE_PHN2781_clk_enable                   | BU_5VX1   |  0.507 |   6.511 |    6.313 | 
     | FE_PHC2887_clk_enable/A                   |   ^   | FE_PHN2781_clk_enable                   | BU_5VX1   |  0.000 |   6.511 |    6.313 | 
     | FE_PHC2887_clk_enable/Q                   |   ^   | FE_PHN5710_clk_enable                   | BU_5VX1   |  0.480 |   6.992 |    6.793 | 
     | FE_PHC5710_clk_enable/A                   |   ^   | FE_PHN5710_clk_enable                   | BU_5VX1   |  0.000 |   6.992 |    6.793 | 
     | FE_PHC5710_clk_enable/Q                   |   ^   | FE_PHN2887_clk_enable                   | BU_5VX1   |  0.502 |   7.494 |    7.295 | 
     | FE_PHC2870_clk_enable/A                   |   ^   | FE_PHN2887_clk_enable                   | BU_5VX1   |  0.001 |   7.495 |    7.296 | 
     | FE_PHC2870_clk_enable/Q                   |   ^   | FE_PHN2870_clk_enable                   | BU_5VX1   |  0.771 |   8.266 |    8.067 | 
     | FE_OFC10_clk_enable/A                     |   ^   | FE_PHN2870_clk_enable                   | BU_5VX4   |  0.001 |   8.267 |    8.068 | 
     | FE_OFC10_clk_enable/Q                     |   ^   | FE_OFN10_clk_enable                     | BU_5VX4   |  0.576 |   8.843 |    8.645 | 
     | FE_PHC2977_FE_OFN10_clk_enable/A          |   ^   | FE_OFN10_clk_enable                     | BU_5VX4   |  0.001 |   8.845 |    8.646 | 
     | FE_PHC2977_FE_OFN10_clk_enable/Q          |   ^   | FE_PHN2977_FE_OFN10_clk_enable          | BU_5VX4   |  1.112 |   9.957 |    9.758 | 
     | FE_PHC2858_FE_OFN10_clk_enable/A          |   ^   | FE_PHN2977_FE_OFN10_clk_enable          | BU_5VX4   |  0.032 |   9.989 |    9.790 | 
     | FE_PHC2858_FE_OFN10_clk_enable/Q          |   ^   | FE_PHN2858_FE_OFN10_clk_enable          | BU_5VX4   |  0.567 |  10.556 |   10.357 | 
     | FE_PHC2869_FE_OFN10_clk_enable/A          |   ^   | FE_PHN2858_FE_OFN10_clk_enable          | BU_5VX4   |  0.000 |  10.556 |   10.358 | 
     | FE_PHC2869_FE_OFN10_clk_enable/Q          |   ^   | FE_PHN2869_FE_OFN10_clk_enable          | BU_5VX4   |  0.442 |  10.998 |   10.800 | 
     | FE_PHC2886_FE_OFN10_clk_enable/A          |   ^   | FE_PHN2869_FE_OFN10_clk_enable          | BU_5VX4   |  0.001 |  10.999 |   10.801 | 
     | FE_PHC2886_FE_OFN10_clk_enable/Q          |   ^   | FE_PHN2886_FE_OFN10_clk_enable          | BU_5VX4   |  0.828 |  11.827 |   11.628 | 
     | FE_PHC2915_FE_OFN10_clk_enable/A          |   ^   | FE_PHN2886_FE_OFN10_clk_enable          | BU_5VX3   |  0.006 |  11.833 |   11.635 | 
     | FE_PHC2915_FE_OFN10_clk_enable/Q          |   ^   | FE_PHN2915_FE_OFN10_clk_enable          | BU_5VX3   |  0.662 |  12.495 |   12.297 | 
     | FE_DBTC0_clk_enable/A                     |   ^   | FE_PHN2915_FE_OFN10_clk_enable          | IN_5VX4   |  0.002 |  12.498 |   12.299 | 
     | FE_DBTC0_clk_enable/Q                     |   v   | FE_DBTN0_clk_enable                     | IN_5VX4   |  1.444 |  13.941 |   13.743 | 
     | FE_OFC20_FE_DBTN0_clk_enable/A            |   v   | FE_DBTN0_clk_enable                     | BU_5VX4   |  0.056 |  13.998 |   13.799 | 
     | FE_OFC20_FE_DBTN0_clk_enable/Q            |   v   | FE_OFN20_FE_DBTN0_clk_enable            | BU_5VX4   |  2.798 |  16.795 |   16.597 | 
     | Filter_1_1/FE_OFC21_FE_DBTN0_clk_enable/A |   v   | FE_OFN20_FE_DBTN0_clk_enable            | BU_5VX3   |  0.189 |  16.984 |   16.785 | 
     | Filter_1_1/FE_OFC21_FE_DBTN0_clk_enable/Q |   v   | Filter_1_1/FE_OFN21_FE_DBTN0_clk_enable | BU_5VX3   |  3.079 |  20.063 |   19.865 | 
     | Filter_1_1/g18289/B                       |   v   | Filter_1_1/FE_OFN21_FE_DBTN0_clk_enable | AN22_5VX1 |  0.093 |  20.156 |   19.958 | 
     | Filter_1_1/g18289/Q                       |   ^   | Filter_1_1/n_207                        | AN22_5VX1 |  1.377 |  21.533 |   21.335 | 
     | Filter_1_1/g17981/A                       |   ^   | Filter_1_1/n_207                        | NO2_5VX1  |  0.000 |  21.534 |   21.335 | 
     | Filter_1_1/g17981/Q                       |   v   | Filter_1_1/FE_PHN1306_n_585             | NO2_5VX1  |  0.857 |  22.391 |   22.192 | 
     | Filter_1_1/FE_PHC1306_n_585/A             |   v   | Filter_1_1/FE_PHN1306_n_585             | DLY8_5VX1 |  0.003 |  22.394 |   22.195 | 
     | Filter_1_1/FE_PHC1306_n_585/Q             |   v   | Filter_1_1/n_585                        | DLY8_5VX1 | 24.465 |  46.859 |   46.660 | 
     | Filter_1_1/delayMatch6_reg_reg[1][11]/D   |   v   | Filter_1_1/n_585                        | DFRQ_5VX2 |  0.002 |  46.861 |   46.663 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |    0.199 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    0.199 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.712 |   0.712 |    0.911 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.014 |   0.726 |    0.924 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2  | IN_5VX16  | 0.816 |   1.541 |    1.740 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2  | BU_5VX16  | 0.010 |   1.551 |    1.750 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5  | BU_5VX16  | 0.447 |   1.998 |    2.197 | 
     | clk__L4_I11/A                           |   ^   | clk__L3_N5  | BU_5VX16  | 0.008 |   2.006 |    2.205 | 
     | clk__L4_I11/Q                           |   ^   | clk__L4_N11 | BU_5VX16  | 0.537 |   2.543 |    2.742 | 
     | Filter_1_1/delayMatch6_reg_reg[1][11]/C |   ^   | clk__L4_N11 | DFRQ_5VX2 | 0.010 |   2.553 |    2.752 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin Filter_1_1/FootDelay2_out1_reg[0]/C 
Endpoint:   Filter_1_1/FootDelay2_out1_reg[0]/D (v) checked with  leading edge 
of 'clk'
Beginpoint: reset                               (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.531
- Setup                         0.776
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.755
- Arrival Time                 46.630
= Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                     |       |                             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | reset                               |   ^   | reset                       |           |       |   0.000 |    0.125 | 
     | FE_PHC4939_reset/A                  |   ^   | reset                       | BU_5VX16  | 0.009 |   0.009 |    0.134 | 
     | FE_PHC4939_reset/Q                  |   ^   | FE_PHN4939_reset            | BU_5VX16  | 0.418 |   0.427 |    0.552 | 
     | FE_PHC2877_reset/A                  |   ^   | FE_PHN4939_reset            | DLY2_5VX1 | 0.017 |   0.444 |    0.569 | 
     | FE_PHC2877_reset/Q                  |   ^   | FE_PHN2877_reset            | DLY2_5VX1 | 5.139 |   5.583 |    5.708 | 
     | FE_PHC2874_reset/A                  |   ^   | FE_PHN2877_reset            | DLY2_5VX1 | 0.000 |   5.583 |    5.708 | 
     | FE_PHC2874_reset/Q                  |   ^   | FE_PHN2874_reset            | DLY2_5VX1 | 5.277 |  10.860 |   10.985 | 
     | FE_PHC2876_reset/A                  |   ^   | FE_PHN2874_reset            | DLY1_5VX1 | 0.001 |  10.860 |   10.985 | 
     | FE_PHC2876_reset/Q                  |   ^   | FE_PHN2876_reset            | DLY1_5VX1 | 2.488 |  13.349 |   13.474 | 
     | FE_PHC2867_reset/A                  |   ^   | FE_PHN2876_reset            | DLY2_5VX1 | 0.000 |  13.349 |   13.474 | 
     | FE_PHC2867_reset/Q                  |   ^   | FE_PHN2867_reset            | DLY2_5VX1 | 5.824 |  19.173 |   19.298 | 
     | FE_OFC4_reset/A                     |   ^   | FE_PHN2867_reset            | IN_5VX1   | 0.003 |  19.175 |   19.300 | 
     | FE_OFC4_reset/Q                     |   v   | FE_OFN4_reset               | IN_5VX1   | 2.232 |  21.407 |   21.532 | 
     | FE_OFC7_reset/A                     |   v   | FE_OFN4_reset               | IN_5VX3   | 0.003 |  21.410 |   21.535 | 
     | FE_OFC7_reset/Q                     |   ^   | FE_OFN7_reset               | IN_5VX3   | 3.457 |  24.867 |   24.992 | 
     | FE_DBTC1_reset/A                    |   ^   | FE_OFN7_reset               | IN_5VX8   | 0.061 |  24.928 |   25.053 | 
     | FE_DBTC1_reset/Q                    |   v   | FE_DBTN1_reset              | IN_5VX8   | 0.722 |  25.650 |   25.775 | 
     | Filter_1_1/g18193/A                 |   v   | FE_DBTN1_reset              | NA2_5VX1  | 0.009 |  25.658 |   25.783 | 
     | Filter_1_1/g18193/Q                 |   ^   | Filter_1_1/n_66             | NA2_5VX1  | 1.199 |  26.857 |   26.982 | 
     | Filter_1_1/FE_PHC2861_n_66/A        |   ^   | Filter_1_1/n_66             | DLY2_5VX1 | 0.002 |  26.860 |   26.985 | 
     | Filter_1_1/FE_PHC2861_n_66/Q        |   ^   | Filter_1_1/FE_PHN2861_n_66  | DLY2_5VX1 | 8.166 |  35.026 |   35.151 | 
     | Filter_1_1/g18188/A                 |   ^   | Filter_1_1/FE_PHN2861_n_66  | IN_5VX1   | 0.030 |  35.056 |   35.181 | 
     | Filter_1_1/g18188/Q                 |   v   | Filter_1_1/n_352            | IN_5VX1   | 4.215 |  39.271 |   39.396 | 
     | Filter_1_1/g17838/D                 |   v   | Filter_1_1/n_352            | AO22_5VX1 | 0.007 |  39.278 |   39.403 | 
     | Filter_1_1/g17838/Q                 |   v   | Filter_1_1/n_814            | AO22_5VX1 | 2.647 |  41.924 |   42.050 | 
     | Filter_1_1/FE_PHC2584_n_814/A       |   v   | Filter_1_1/n_814            | BU_5VX0   | 0.000 |  41.924 |   42.050 | 
     | Filter_1_1/FE_PHC2584_n_814/Q       |   v   | Filter_1_1/FE_PHN2584_n_814 | BU_5VX0   | 0.693 |  42.618 |   42.743 | 
     | Filter_1_1/FE_PHC923_n_814/A        |   v   | Filter_1_1/FE_PHN2584_n_814 | DLY1_5VX1 | 0.000 |  42.618 |   42.743 | 
     | Filter_1_1/FE_PHC923_n_814/Q        |   v   | Filter_1_1/FE_PHN923_n_814  | DLY1_5VX1 | 2.757 |  45.375 |   45.500 | 
     | Filter_1_1/FE_PHC2767_n_814/A       |   v   | Filter_1_1/FE_PHN923_n_814  | BU_5VX4   | 0.003 |  45.378 |   45.503 | 
     | Filter_1_1/FE_PHC2767_n_814/Q       |   v   | Filter_1_1/FE_PHN2767_n_814 | BU_5VX4   | 0.637 |  46.015 |   46.140 | 
     | Filter_1_1/FE_PHC2699_n_814/A       |   v   | Filter_1_1/FE_PHN2767_n_814 | BU_5VX0   | 0.002 |  46.017 |   46.142 | 
     | Filter_1_1/FE_PHC2699_n_814/Q       |   v   | Filter_1_1/FE_PHN2699_n_814 | BU_5VX0   | 0.613 |  46.630 |   46.755 | 
     | Filter_1_1/FootDelay2_out1_reg[0]/D |   v   | Filter_1_1/FE_PHN2699_n_814 | DFRQ_5VX1 | 0.000 |  46.630 |   46.755 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                 |   ^   | clk         |           |       |   0.000 |   -0.125 | 
     | clk__L1_I0/A                        |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -0.125 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0  | IN_5VX16  | 0.712 |   0.712 |    0.587 | 
     | clk__L2_I3/A                        |   v   | clk__L1_N0  | IN_5VX16  | 0.014 |   0.726 |    0.601 | 
     | clk__L2_I3/Q                        |   ^   | clk__L2_N3  | IN_5VX16  | 0.822 |   1.547 |    1.422 | 
     | clk__L3_I6/A                        |   ^   | clk__L2_N3  | BU_5VX16  | 0.010 |   1.558 |    1.433 | 
     | clk__L3_I6/Q                        |   ^   | clk__L3_N6  | BU_5VX16  | 0.421 |   1.978 |    1.853 | 
     | clk__L4_I13/A                       |   ^   | clk__L3_N6  | BU_5VX16  | 0.004 |   1.983 |    1.858 | 
     | clk__L4_I13/Q                       |   ^   | clk__L4_N13 | BU_5VX16  | 0.525 |   2.508 |    2.383 | 
     | Filter_1_1/FootDelay2_out1_reg[0]/C |   ^   | clk__L4_N13 | DFRQ_5VX1 | 0.023 |   2.531 |    2.406 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin convert_summand_1_reg/C 
Endpoint:   convert_summand_1_reg/D (v) checked with  leading edge of 'clk_1_5'
Beginpoint: reset                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.964
+ Phase Shift                 130.000
- Uncertainty                  25.000
= Required Time               104.036
- Arrival Time                103.866
= Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |           Net            |    Cell    |  Delay | Arrival | Required | 
     |                            |       |                          |            |        |  Time   |   Time   | 
     |----------------------------+-------+--------------------------+------------+--------+---------+----------| 
     | reset                      |   ^   | reset                    |            |        |   0.000 |    0.170 | 
     | FE_PHC4939_reset/A         |   ^   | reset                    | BU_5VX16   |  0.009 |   0.009 |    0.180 | 
     | FE_PHC4939_reset/Q         |   ^   | FE_PHN4939_reset         | BU_5VX16   |  0.418 |   0.427 |    0.598 | 
     | FE_PHC2877_reset/A         |   ^   | FE_PHN4939_reset         | DLY2_5VX1  |  0.017 |   0.444 |    0.614 | 
     | FE_PHC2877_reset/Q         |   ^   | FE_PHN2877_reset         | DLY2_5VX1  |  5.139 |   5.583 |    5.753 | 
     | FE_PHC2874_reset/A         |   ^   | FE_PHN2877_reset         | DLY2_5VX1  |  0.000 |   5.583 |    5.753 | 
     | FE_PHC2874_reset/Q         |   ^   | FE_PHN2874_reset         | DLY2_5VX1  |  5.277 |  10.859 |   11.030 | 
     | FE_PHC2876_reset/A         |   ^   | FE_PHN2874_reset         | DLY1_5VX1  |  0.001 |  10.860 |   11.031 | 
     | FE_PHC2876_reset/Q         |   ^   | FE_PHN2876_reset         | DLY1_5VX1  |  2.488 |  13.348 |   13.519 | 
     | FE_PHC2867_reset/A         |   ^   | FE_PHN2876_reset         | DLY2_5VX1  |  0.000 |  13.349 |   13.519 | 
     | FE_PHC2867_reset/Q         |   ^   | FE_PHN2867_reset         | DLY2_5VX1  |  5.824 |  19.173 |   19.343 | 
     | FE_OFC4_reset/A            |   ^   | FE_PHN2867_reset         | IN_5VX1    |  0.003 |  19.175 |   19.346 | 
     | FE_OFC4_reset/Q            |   v   | FE_OFN4_reset            | IN_5VX1    |  2.232 |  21.407 |   21.578 | 
     | FE_PHC4551_FE_OFN4_reset/A |   v   | FE_OFN4_reset            | DLY2_5VX1  |  0.006 |  21.413 |   21.584 | 
     | FE_PHC4551_FE_OFN4_reset/Q |   v   | FE_PHN4551_FE_OFN4_reset | DLY2_5VX1  |  7.044 |  28.457 |   28.627 | 
     | FE_OFC8_reset/A            |   v   | FE_PHN4551_FE_OFN4_reset | IN_5VX3    |  0.058 |  28.515 |   28.685 | 
     | FE_OFC8_reset/Q            |   ^   | FE_OFN8_reset            | IN_5VX3    |  3.803 |  32.317 |   32.488 | 
     | g1417/C                    |   ^   | FE_OFN8_reset            | NO3I2_5VX1 |  0.098 |  32.415 |   32.586 | 
     | g1417/Q                    |   v   | n_163                    | NO3I2_5VX1 |  0.659 |  33.074 |   33.244 | 
     | FE_PHC5074_n_163/A         |   v   | n_163                    | DLY2_5VX1  |  0.152 |  33.226 |   33.396 | 
     | FE_PHC5074_n_163/Q         |   v   | FE_PHN5074_n_163         | DLY2_5VX1  |  5.522 |  38.747 |   38.918 | 
     | FE_PHC5256_n_163/A         |   v   | FE_PHN5074_n_163         | DLY1_5VX1  |  0.001 |  38.748 |   38.918 | 
     | FE_PHC5256_n_163/Q         |   v   | FE_PHN5256_n_163         | DLY1_5VX1  |  2.333 |  41.081 |   41.251 | 
     | FE_PHC5435_n_163/A         |   v   | FE_PHN5256_n_163         | BU_5VX0    |  0.000 |  41.081 |   41.252 | 
     | FE_PHC5435_n_163/Q         |   v   | FE_PHN5435_n_163         | BU_5VX0    |  0.468 |  41.549 |   41.719 | 
     | FE_PHC5369_n_163/A         |   v   | FE_PHN5435_n_163         | DLY1_5VX1  |  0.000 |  41.549 |   41.719 | 
     | FE_PHC5369_n_163/Q         |   v   | FE_PHN5369_n_163         | DLY1_5VX1  |  2.112 |  43.661 |   43.832 | 
     | FE_PHC4709_n_163/A         |   v   | FE_PHN5369_n_163         | DLY4_5VX1  |  0.000 |  43.662 |   43.832 | 
     | FE_PHC4709_n_163/Q         |   v   | FE_PHN4709_n_163         | DLY4_5VX1  | 11.432 |  55.093 |   55.264 | 
     | FE_PHC4111_n_163/A         |   v   | FE_PHN4709_n_163         | DLY8_5VX1  |  0.001 |  55.094 |   55.264 | 
     | FE_PHC4111_n_163/Q         |   v   | FE_PHN4111_n_163         | DLY8_5VX1  | 24.189 |  79.283 |   79.454 | 
     | FE_PHC3610_n_163/A         |   v   | FE_PHN4111_n_163         | DLY8_5VX1  |  0.234 |  79.517 |   79.688 | 
     | FE_PHC3610_n_163/Q         |   v   | FE_PHN3610_n_163         | DLY8_5VX1  | 24.091 | 103.609 |  103.779 | 
     | convert_summand_1_reg/D    |   v   | FE_PHN3610_n_163         | DFRQ_5VX1  |  0.257 | 103.866 |  104.036 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                         |       |         |           |       |  Time   |   Time   | 
     |-------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                 |   ^   | clk_1_5 |           |       |   0.000 |   -0.170 | 
     | convert_summand_1_reg/C |   ^   | clk_1_5 | DFRQ_5VX1 | 0.000 |   0.000 |   -0.170 | 
     +------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin Filter_1_1/delayMatch6_reg_reg[0][11]/C 
Endpoint:   Filter_1_1/delayMatch6_reg_reg[0][11]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: reset                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.487
- Setup                         0.987
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.500
- Arrival Time                 46.096
= Slack Time                    0.404
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net               |   Cell    |  Delay | Arrival | Required | 
     |                                         |       |                                 |           |        |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------------+-----------+--------+---------+----------| 
     | reset                                   |   ^   | reset                           |           |        |   0.000 |    0.404 | 
     | FE_PHC4939_reset/A                      |   ^   | reset                           | BU_5VX16  |  0.009 |   0.009 |    0.413 | 
     | FE_PHC4939_reset/Q                      |   ^   | FE_PHN4939_reset                | BU_5VX16  |  0.418 |   0.427 |    0.832 | 
     | FE_PHC2877_reset/A                      |   ^   | FE_PHN4939_reset                | DLY2_5VX1 |  0.017 |   0.444 |    0.848 | 
     | FE_PHC2877_reset/Q                      |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  5.139 |   5.583 |    5.987 | 
     | FE_PHC2874_reset/A                      |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  0.000 |   5.583 |    5.987 | 
     | FE_PHC2874_reset/Q                      |   ^   | FE_PHN2874_reset                | DLY2_5VX1 |  5.277 |  10.859 |   11.264 | 
     | FE_PHC2876_reset/A                      |   ^   | FE_PHN2874_reset                | DLY1_5VX1 |  0.001 |  10.860 |   11.264 | 
     | FE_PHC2876_reset/Q                      |   ^   | FE_PHN2876_reset                | DLY1_5VX1 |  2.488 |  13.348 |   13.753 | 
     | FE_PHC2867_reset/A                      |   ^   | FE_PHN2876_reset                | DLY2_5VX1 |  0.000 |  13.349 |   13.753 | 
     | FE_PHC2867_reset/Q                      |   ^   | FE_PHN2867_reset                | DLY2_5VX1 |  5.824 |  19.173 |   19.577 | 
     | FE_OFC4_reset/A                         |   ^   | FE_PHN2867_reset                | IN_5VX1   |  0.003 |  19.175 |   19.580 | 
     | FE_OFC4_reset/Q                         |   v   | FE_OFN4_reset                   | IN_5VX1   |  2.232 |  21.407 |   21.812 | 
     | FE_OFC7_reset/A                         |   v   | FE_OFN4_reset                   | IN_5VX3   |  0.003 |  21.410 |   21.815 | 
     | FE_OFC7_reset/Q                         |   ^   | FE_OFN7_reset                   | IN_5VX3   |  3.457 |  24.867 |   25.271 | 
     | Filter_1_1/g12164/B                     |   ^   | FE_OFN7_reset                   | NO2_5VX4  |  0.063 |  24.930 |   25.334 | 
     | Filter_1_1/g12164/Q                     |   v   | Filter_1_1/n_20296_BAR          | NO2_5VX4  |  2.145 |  27.075 |   27.479 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/A       |   v   | Filter_1_1/n_20296_BAR          | IN_5VX0   |  0.084 |  27.158 |   27.563 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/Q       |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX0   |  1.392 |  28.550 |   28.955 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/A       |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX4   |  0.000 |  28.550 |   28.955 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/Q       |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | IN_5VX4   |  2.350 |  30.901 |   31.305 | 
     | Filter_1_1/g17807/D                     |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | AN22_5VX1 |  0.257 |  31.158 |   31.562 | 
     | Filter_1_1/g17807/Q                     |   ^   | Filter_1_1/n_226                | AN22_5VX1 |  1.532 |  32.690 |   33.094 | 
     | Filter_1_1/g17229/A                     |   ^   | Filter_1_1/n_226                | NA2_5VX1  |  0.000 |  32.690 |   33.094 | 
     | Filter_1_1/g17229/Q                     |   v   | Filter_1_1/n_604                | NA2_5VX1  |  0.813 |  33.503 |   33.907 | 
     | Filter_1_1/FE_PHC691_n_604/A            |   v   | Filter_1_1/n_604                | DLY4_5VX1 |  0.234 |  33.737 |   34.141 | 
     | Filter_1_1/FE_PHC691_n_604/Q            |   v   | Filter_1_1/FE_PHN691_n_604      | DLY4_5VX1 | 12.161 |  45.898 |   46.303 | 
     | Filter_1_1/delayMatch6_reg_reg[0][11]/D |   v   | Filter_1_1/FE_PHN691_n_604      | DFRQ_5VX2 |  0.197 |  46.096 |   46.500 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   -0.404 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.404 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.712 |   0.712 |    0.308 | 
     | clk__L2_I0/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.014 |   0.726 |    0.321 | 
     | clk__L2_I0/Q                            |   ^   | clk__L2_N0 | IN_5VX16  | 0.792 |   1.517 |    1.113 | 
     | clk__L3_I0/A                            |   ^   | clk__L2_N0 | BU_5VX16  | 0.002 |   1.519 |    1.115 | 
     | clk__L3_I0/Q                            |   ^   | clk__L3_N0 | BU_5VX16  | 0.472 |   1.991 |    1.587 | 
     | clk__L4_I0/A                            |   ^   | clk__L3_N0 | BU_5VX16  | 0.012 |   2.003 |    1.599 | 
     | clk__L4_I0/Q                            |   ^   | clk__L4_N0 | BU_5VX16  | 0.477 |   2.480 |    2.076 | 
     | Filter_1_1/delayMatch6_reg_reg[0][11]/C |   ^   | clk__L4_N0 | DFRQ_5VX2 | 0.007 |   2.487 |    2.083 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin Downsample_output_reg[15]/C 
Endpoint:   Downsample_output_reg[15]/D (v) checked with  leading edge of 'clk_
1_5'
Beginpoint: reset                       (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.963
+ Phase Shift                 130.000
- Uncertainty                  25.000
= Required Time               104.037
- Arrival Time                103.596
= Slack Time                    0.441
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |           Net            |    Cell    |  Delay | Arrival | Required | 
     |                             |       |                          |            |        |  Time   |   Time   | 
     |-----------------------------+-------+--------------------------+------------+--------+---------+----------| 
     | reset                       |   ^   | reset                    |            |        |   0.000 |    0.441 | 
     | FE_PHC4939_reset/A          |   ^   | reset                    | BU_5VX16   |  0.009 |   0.009 |    0.450 | 
     | FE_PHC4939_reset/Q          |   ^   | FE_PHN4939_reset         | BU_5VX16   |  0.418 |   0.427 |    0.868 | 
     | FE_PHC2877_reset/A          |   ^   | FE_PHN4939_reset         | DLY2_5VX1  |  0.017 |   0.444 |    0.885 | 
     | FE_PHC2877_reset/Q          |   ^   | FE_PHN2877_reset         | DLY2_5VX1  |  5.139 |   5.583 |    6.024 | 
     | FE_PHC2874_reset/A          |   ^   | FE_PHN2877_reset         | DLY2_5VX1  |  0.000 |   5.583 |    6.024 | 
     | FE_PHC2874_reset/Q          |   ^   | FE_PHN2874_reset         | DLY2_5VX1  |  5.277 |  10.859 |   11.301 | 
     | FE_PHC2876_reset/A          |   ^   | FE_PHN2874_reset         | DLY1_5VX1  |  0.001 |  10.860 |   11.301 | 
     | FE_PHC2876_reset/Q          |   ^   | FE_PHN2876_reset         | DLY1_5VX1  |  2.488 |  13.348 |   13.790 | 
     | FE_PHC2867_reset/A          |   ^   | FE_PHN2876_reset         | DLY2_5VX1  |  0.000 |  13.349 |   13.790 | 
     | FE_PHC2867_reset/Q          |   ^   | FE_PHN2867_reset         | DLY2_5VX1  |  5.824 |  19.173 |   19.614 | 
     | FE_OFC4_reset/A             |   ^   | FE_PHN2867_reset         | IN_5VX1    |  0.003 |  19.175 |   19.616 | 
     | FE_OFC4_reset/Q             |   v   | FE_OFN4_reset            | IN_5VX1    |  2.232 |  21.407 |   21.848 | 
     | FE_PHC4551_FE_OFN4_reset/A  |   v   | FE_OFN4_reset            | DLY2_5VX1  |  0.006 |  21.413 |   21.854 | 
     | FE_PHC4551_FE_OFN4_reset/Q  |   v   | FE_PHN4551_FE_OFN4_reset | DLY2_5VX1  |  7.044 |  28.457 |   28.898 | 
     | FE_OFC8_reset/A             |   v   | FE_PHN4551_FE_OFN4_reset | IN_5VX3    |  0.058 |  28.515 |   28.956 | 
     | FE_OFC8_reset/Q             |   ^   | FE_OFN8_reset            | IN_5VX3    |  3.803 |  32.317 |   32.758 | 
     | g1534/B                     |   ^   | FE_OFN8_reset            | NO2I1_5VX1 |  0.099 |  32.416 |   32.857 | 
     | g1534/Q                     |   v   | n_108                    | NO2I1_5VX1 |  1.082 |  33.498 |   33.939 | 
     | FE_PHC5081_n_108/A          |   v   | n_108                    | DLY2_5VX1  |  0.436 |  33.934 |   34.375 | 
     | FE_PHC5081_n_108/Q          |   v   | FE_PHN5081_n_108         | DLY2_5VX1  |  5.437 |  39.370 |   39.812 | 
     | FE_PHC5242_n_108/A          |   v   | FE_PHN5081_n_108         | DLY1_5VX1  |  0.000 |  39.371 |   39.812 | 
     | FE_PHC5242_n_108/Q          |   v   | FE_PHN5242_n_108         | DLY1_5VX1  |  2.238 |  41.609 |   42.050 | 
     | FE_PHC5370_n_108/A          |   v   | FE_PHN5242_n_108         | DLY1_5VX1  |  0.000 |  41.609 |   42.050 | 
     | FE_PHC5370_n_108/Q          |   v   | FE_PHN5370_n_108         | DLY1_5VX1  |  2.140 |  43.749 |   44.190 | 
     | FE_PHC4759_n_108/A          |   v   | FE_PHN5370_n_108         | DLY4_5VX1  |  0.000 |  43.749 |   44.190 | 
     | FE_PHC4759_n_108/Q          |   v   | FE_PHN4759_n_108         | DLY4_5VX1  | 11.527 |  55.276 |   55.717 | 
     | FE_PHC4202_n_108/A          |   v   | FE_PHN4759_n_108         | DLY8_5VX1  |  0.105 |  55.381 |   55.822 | 
     | FE_PHC4202_n_108/Q          |   v   | FE_PHN4202_n_108         | DLY8_5VX1  | 24.003 |  79.384 |   79.825 | 
     | FE_PHC3672_n_108/A          |   v   | FE_PHN4202_n_108         | DLY8_5VX1  |  0.067 |  79.451 |   79.892 | 
     | FE_PHC3672_n_108/Q          |   v   | FE_PHN3672_n_108         | DLY8_5VX1  | 24.025 | 103.476 |  103.917 | 
     | Downsample_output_reg[15]/D |   v   | FE_PHN3672_n_108         | DFRQ_5VX1  |  0.120 | 103.596 |  104.037 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                             |       |         |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                     |   ^   | clk_1_5 |           |       |   0.000 |   -0.441 | 
     | Downsample_output_reg[15]/C |   ^   | clk_1_5 | DFRQ_5VX1 | 0.000 |   0.000 |   -0.441 | 
     +----------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin Filter_1_1/delayMatch6_reg_reg[0][4]/C 
Endpoint:   Filter_1_1/delayMatch6_reg_reg[0][4]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: reset                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.486
- Setup                         0.910
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.576
- Arrival Time                 45.873
= Slack Time                    0.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |               Net               |   Cell    |  Delay | Arrival | Required | 
     |                                        |       |                                 |           |        |  Time   |   Time   | 
     |----------------------------------------+-------+---------------------------------+-----------+--------+---------+----------| 
     | reset                                  |   ^   | reset                           |           |        |   0.000 |    0.704 | 
     | FE_PHC4939_reset/A                     |   ^   | reset                           | BU_5VX16  |  0.009 |   0.009 |    0.713 | 
     | FE_PHC4939_reset/Q                     |   ^   | FE_PHN4939_reset                | BU_5VX16  |  0.418 |   0.427 |    1.131 | 
     | FE_PHC2877_reset/A                     |   ^   | FE_PHN4939_reset                | DLY2_5VX1 |  0.017 |   0.444 |    1.148 | 
     | FE_PHC2877_reset/Q                     |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  5.139 |   5.583 |    6.286 | 
     | FE_PHC2874_reset/A                     |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  0.000 |   5.583 |    6.287 | 
     | FE_PHC2874_reset/Q                     |   ^   | FE_PHN2874_reset                | DLY2_5VX1 |  5.277 |  10.859 |   11.563 | 
     | FE_PHC2876_reset/A                     |   ^   | FE_PHN2874_reset                | DLY1_5VX1 |  0.001 |  10.860 |   11.564 | 
     | FE_PHC2876_reset/Q                     |   ^   | FE_PHN2876_reset                | DLY1_5VX1 |  2.488 |  13.348 |   14.052 | 
     | FE_PHC2867_reset/A                     |   ^   | FE_PHN2876_reset                | DLY2_5VX1 |  0.000 |  13.349 |   14.052 | 
     | FE_PHC2867_reset/Q                     |   ^   | FE_PHN2867_reset                | DLY2_5VX1 |  5.824 |  19.173 |   19.876 | 
     | FE_OFC4_reset/A                        |   ^   | FE_PHN2867_reset                | IN_5VX1   |  0.003 |  19.175 |   19.879 | 
     | FE_OFC4_reset/Q                        |   v   | FE_OFN4_reset                   | IN_5VX1   |  2.232 |  21.407 |   22.111 | 
     | FE_OFC7_reset/A                        |   v   | FE_OFN4_reset                   | IN_5VX3   |  0.003 |  21.410 |   22.114 | 
     | FE_OFC7_reset/Q                        |   ^   | FE_OFN7_reset                   | IN_5VX3   |  3.457 |  24.867 |   25.571 | 
     | Filter_1_1/g12164/B                    |   ^   | FE_OFN7_reset                   | NO2_5VX4  |  0.063 |  24.930 |   25.633 | 
     | Filter_1_1/g12164/Q                    |   v   | Filter_1_1/n_20296_BAR          | NO2_5VX4  |  2.145 |  27.075 |   27.778 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/A      |   v   | Filter_1_1/n_20296_BAR          | IN_5VX0   |  0.084 |  27.158 |   27.862 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/Q      |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX0   |  1.392 |  28.550 |   29.254 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/A      |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX4   |  0.000 |  28.550 |   29.254 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/Q      |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | IN_5VX4   |  2.350 |  30.901 |   31.604 | 
     | Filter_1_1/g17828/D                    |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | AN22_5VX1 |  0.266 |  31.167 |   31.871 | 
     | Filter_1_1/g17828/Q                    |   ^   | Filter_1_1/n_214                | AN22_5VX1 |  1.477 |  32.644 |   33.347 | 
     | Filter_1_1/FE_PHC1516_n_214/A          |   ^   | Filter_1_1/n_214                | BU_5VX0   |  0.000 |  32.644 |   33.348 | 
     | Filter_1_1/FE_PHC1516_n_214/Q          |   ^   | Filter_1_1/FE_PHN1516_n_214     | BU_5VX0   |  0.609 |  33.253 |   33.957 | 
     | Filter_1_1/FE_PHC2061_n_214/A          |   ^   | Filter_1_1/FE_PHN1516_n_214     | BU_5VX1   |  0.000 |  33.253 |   33.957 | 
     | Filter_1_1/FE_PHC2061_n_214/Q          |   ^   | Filter_1_1/FE_PHN2061_n_214     | BU_5VX1   |  0.510 |  33.764 |   34.467 | 
     | Filter_1_1/g17240/A                    |   ^   | Filter_1_1/FE_PHN2061_n_214     | NA2_5VX1  |  0.000 |  33.764 |   34.468 | 
     | Filter_1_1/g17240/Q                    |   v   | Filter_1_1/n_592                | NA2_5VX1  |  0.334 |  34.098 |   34.802 | 
     | Filter_1_1/FE_PHC606_n_592/A           |   v   | Filter_1_1/n_592                | DLY4_5VX1 |  0.100 |  34.198 |   34.902 | 
     | Filter_1_1/FE_PHC606_n_592/Q           |   v   | Filter_1_1/FE_PHN606_n_592      | DLY4_5VX1 | 11.585 |  45.784 |   46.487 | 
     | Filter_1_1/delayMatch6_reg_reg[0][4]/D |   v   | Filter_1_1/FE_PHN606_n_592      | DFRQ_5VX2 |  0.089 |  45.873 |   46.576 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -0.704 | 
     | clk__L1_I0/A                           |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.704 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0 | IN_5VX16  | 0.712 |   0.712 |    0.008 | 
     | clk__L2_I0/A                           |   v   | clk__L1_N0 | IN_5VX16  | 0.014 |   0.726 |    0.022 | 
     | clk__L2_I0/Q                           |   ^   | clk__L2_N0 | IN_5VX16  | 0.792 |   1.517 |    0.814 | 
     | clk__L3_I0/A                           |   ^   | clk__L2_N0 | BU_5VX16  | 0.002 |   1.519 |    0.816 | 
     | clk__L3_I0/Q                           |   ^   | clk__L3_N0 | BU_5VX16  | 0.472 |   1.991 |    1.287 | 
     | clk__L4_I1/A                           |   ^   | clk__L3_N0 | BU_5VX12  | 0.011 |   2.002 |    1.299 | 
     | clk__L4_I1/Q                           |   ^   | clk__L4_N1 | BU_5VX12  | 0.477 |   2.479 |    1.776 | 
     | Filter_1_1/delayMatch6_reg_reg[0][4]/C |   ^   | clk__L4_N1 | DFRQ_5VX2 | 0.007 |   2.486 |    1.783 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin Filter_1_1/delayMatch6_reg_reg[0][12]/C 
Endpoint:   Filter_1_1/delayMatch6_reg_reg[0][12]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: reset                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.488
- Setup                         0.949
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.540
- Arrival Time                 45.833
= Slack Time                    0.706
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net               |   Cell    |  Delay | Arrival | Required | 
     |                                         |       |                                 |           |        |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------------+-----------+--------+---------+----------| 
     | reset                                   |   ^   | reset                           |           |        |   0.000 |    0.706 | 
     | FE_PHC4939_reset/A                      |   ^   | reset                           | BU_5VX16  |  0.009 |   0.009 |    0.715 | 
     | FE_PHC4939_reset/Q                      |   ^   | FE_PHN4939_reset                | BU_5VX16  |  0.418 |   0.427 |    1.133 | 
     | FE_PHC2877_reset/A                      |   ^   | FE_PHN4939_reset                | DLY2_5VX1 |  0.017 |   0.444 |    1.150 | 
     | FE_PHC2877_reset/Q                      |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  5.139 |   5.583 |    6.289 | 
     | FE_PHC2874_reset/A                      |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  0.000 |   5.583 |    6.289 | 
     | FE_PHC2874_reset/Q                      |   ^   | FE_PHN2874_reset                | DLY2_5VX1 |  5.277 |  10.859 |   11.566 | 
     | FE_PHC2876_reset/A                      |   ^   | FE_PHN2874_reset                | DLY1_5VX1 |  0.001 |  10.860 |   11.566 | 
     | FE_PHC2876_reset/Q                      |   ^   | FE_PHN2876_reset                | DLY1_5VX1 |  2.488 |  13.348 |   14.055 | 
     | FE_PHC2867_reset/A                      |   ^   | FE_PHN2876_reset                | DLY2_5VX1 |  0.000 |  13.349 |   14.055 | 
     | FE_PHC2867_reset/Q                      |   ^   | FE_PHN2867_reset                | DLY2_5VX1 |  5.824 |  19.173 |   19.879 | 
     | FE_OFC4_reset/A                         |   ^   | FE_PHN2867_reset                | IN_5VX1   |  0.003 |  19.175 |   19.881 | 
     | FE_OFC4_reset/Q                         |   v   | FE_OFN4_reset                   | IN_5VX1   |  2.232 |  21.407 |   22.113 | 
     | FE_OFC7_reset/A                         |   v   | FE_OFN4_reset                   | IN_5VX3   |  0.003 |  21.410 |   22.116 | 
     | FE_OFC7_reset/Q                         |   ^   | FE_OFN7_reset                   | IN_5VX3   |  3.457 |  24.867 |   25.573 | 
     | Filter_1_1/g12164/B                     |   ^   | FE_OFN7_reset                   | NO2_5VX4  |  0.063 |  24.930 |   25.636 | 
     | Filter_1_1/g12164/Q                     |   v   | Filter_1_1/n_20296_BAR          | NO2_5VX4  |  2.145 |  27.075 |   27.781 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/A       |   v   | Filter_1_1/n_20296_BAR          | IN_5VX0   |  0.084 |  27.158 |   27.865 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/Q       |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX0   |  1.392 |  28.550 |   29.257 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/A       |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX4   |  0.000 |  28.550 |   29.257 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/Q       |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | IN_5VX4   |  2.350 |  30.901 |   31.607 | 
     | Filter_1_1/g17809/D                     |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | AN22_5VX1 |  0.253 |  31.154 |   31.860 | 
     | Filter_1_1/g17809/Q                     |   ^   | Filter_1_1/n_225                | AN22_5VX1 |  1.478 |  32.631 |   33.337 | 
     | Filter_1_1/g17230/A                     |   ^   | Filter_1_1/n_225                | NA2_5VX1  |  0.000 |  32.631 |   33.338 | 
     | Filter_1_1/g17230/Q                     |   v   | Filter_1_1/n_603                | NA2_5VX1  |  0.738 |  33.370 |   34.076 | 
     | Filter_1_1/FE_PHC689_n_603/A            |   v   | Filter_1_1/n_603                | DLY4_5VX1 |  0.195 |  33.565 |   34.271 | 
     | Filter_1_1/FE_PHC689_n_603/Q            |   v   | Filter_1_1/FE_PHN689_n_603      | DLY4_5VX1 | 12.062 |  45.627 |   46.334 | 
     | Filter_1_1/delayMatch6_reg_reg[0][12]/D |   v   | Filter_1_1/FE_PHN689_n_603      | DFRQ_5VX4 |  0.206 |  45.833 |   46.540 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   -0.706 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.706 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.712 |   0.712 |    0.006 | 
     | clk__L2_I0/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.014 |   0.726 |    0.019 | 
     | clk__L2_I0/Q                            |   ^   | clk__L2_N0 | IN_5VX16  | 0.792 |   1.517 |    0.811 | 
     | clk__L3_I0/A                            |   ^   | clk__L2_N0 | BU_5VX16  | 0.002 |   1.519 |    0.813 | 
     | clk__L3_I0/Q                            |   ^   | clk__L3_N0 | BU_5VX16  | 0.472 |   1.991 |    1.285 | 
     | clk__L4_I0/A                            |   ^   | clk__L3_N0 | BU_5VX16  | 0.012 |   2.003 |    1.297 | 
     | clk__L4_I0/Q                            |   ^   | clk__L4_N0 | BU_5VX16  | 0.477 |   2.480 |    1.774 | 
     | Filter_1_1/delayMatch6_reg_reg[0][12]/C |   ^   | clk__L4_N0 | DFRQ_5VX4 | 0.008 |   2.488 |    1.782 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin Filter_1_1/delayMatch3_reg_reg[0][17]/C 
Endpoint:   Filter_1_1/delayMatch3_reg_reg[0][17]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: reset                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.570
- Setup                         0.981
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.589
- Arrival Time                 45.879
= Slack Time                    0.710
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net               |   Cell    |  Delay | Arrival | Required | 
     |                                         |       |                                 |           |        |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------------+-----------+--------+---------+----------| 
     | reset                                   |   ^   | reset                           |           |        |   0.000 |    0.710 | 
     | FE_PHC4939_reset/A                      |   ^   | reset                           | BU_5VX16  |  0.009 |   0.009 |    0.719 | 
     | FE_PHC4939_reset/Q                      |   ^   | FE_PHN4939_reset                | BU_5VX16  |  0.418 |   0.427 |    1.137 | 
     | FE_PHC2877_reset/A                      |   ^   | FE_PHN4939_reset                | DLY2_5VX1 |  0.017 |   0.444 |    1.154 | 
     | FE_PHC2877_reset/Q                      |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  5.139 |   5.583 |    6.293 | 
     | FE_PHC2874_reset/A                      |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  0.000 |   5.583 |    6.293 | 
     | FE_PHC2874_reset/Q                      |   ^   | FE_PHN2874_reset                | DLY2_5VX1 |  5.277 |  10.860 |   11.569 | 
     | FE_PHC2876_reset/A                      |   ^   | FE_PHN2874_reset                | DLY1_5VX1 |  0.001 |  10.860 |   11.570 | 
     | FE_PHC2876_reset/Q                      |   ^   | FE_PHN2876_reset                | DLY1_5VX1 |  2.488 |  13.349 |   14.059 | 
     | FE_PHC2867_reset/A                      |   ^   | FE_PHN2876_reset                | DLY2_5VX1 |  0.000 |  13.349 |   14.059 | 
     | FE_PHC2867_reset/Q                      |   ^   | FE_PHN2867_reset                | DLY2_5VX1 |  5.824 |  19.173 |   19.883 | 
     | FE_OFC4_reset/A                         |   ^   | FE_PHN2867_reset                | IN_5VX1   |  0.003 |  19.175 |   19.885 | 
     | FE_OFC4_reset/Q                         |   v   | FE_OFN4_reset                   | IN_5VX1   |  2.232 |  21.407 |   22.117 | 
     | FE_OFC7_reset/A                         |   v   | FE_OFN4_reset                   | IN_5VX3   |  0.003 |  21.410 |   22.120 | 
     | FE_OFC7_reset/Q                         |   ^   | FE_OFN7_reset                   | IN_5VX3   |  3.457 |  24.867 |   25.577 | 
     | Filter_1_1/g12164/B                     |   ^   | FE_OFN7_reset                   | NO2_5VX4  |  0.063 |  24.930 |   25.640 | 
     | Filter_1_1/g12164/Q                     |   v   | Filter_1_1/n_20296_BAR          | NO2_5VX4  |  2.145 |  27.075 |   27.785 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/A       |   v   | Filter_1_1/n_20296_BAR          | IN_5VX0   |  0.084 |  27.158 |   27.868 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/Q       |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX0   |  1.392 |  28.550 |   29.260 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/A       |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX4   |  0.000 |  28.550 |   29.260 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/Q       |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | IN_5VX4   |  2.350 |  30.901 |   31.611 | 
     | Filter_1_1/g17789/D                     |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | AN22_5VX1 |  0.062 |  30.963 |   31.673 | 
     | Filter_1_1/g17789/Q                     |   ^   | Filter_1_1/n_262                | AN22_5VX1 |  1.497 |  32.459 |   33.169 | 
     | Filter_1_1/g17217/A                     |   ^   | Filter_1_1/n_262                | NA2_5VX1  |  0.000 |  32.459 |   33.169 | 
     | Filter_1_1/g17217/Q                     |   v   | Filter_1_1/n_639                | NA2_5VX1  |  0.812 |  33.271 |   33.981 | 
     | Filter_1_1/FE_PHC664_n_639/A            |   v   | Filter_1_1/n_639                | DLY4_5VX1 |  0.228 |  33.500 |   34.210 | 
     | Filter_1_1/FE_PHC664_n_639/Q            |   v   | Filter_1_1/FE_PHN664_n_639      | DLY4_5VX1 | 12.157 |  45.657 |   46.367 | 
     | Filter_1_1/delayMatch3_reg_reg[0][17]/D |   v   | Filter_1_1/FE_PHN664_n_639      | DFRQ_5VX2 |  0.222 |  45.879 |   46.589 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   -0.710 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.710 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.712 |   0.712 |    0.002 | 
     | clk__L2_I1/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.014 |   0.726 |    0.016 | 
     | clk__L2_I1/Q                            |   ^   | clk__L2_N1 | IN_5VX16  | 0.820 |   1.546 |    0.836 | 
     | clk__L3_I2/A                            |   ^   | clk__L2_N1 | BU_5VX16  | 0.010 |   1.556 |    0.846 | 
     | clk__L3_I2/Q                            |   ^   | clk__L3_N2 | BU_5VX16  | 0.450 |   2.006 |    1.296 | 
     | clk__L4_I5/A                            |   ^   | clk__L3_N2 | BU_5VX16  | 0.008 |   2.014 |    1.304 | 
     | clk__L4_I5/Q                            |   ^   | clk__L4_N5 | BU_5VX16  | 0.534 |   2.548 |    1.838 | 
     | Filter_1_1/delayMatch3_reg_reg[0][17]/C |   ^   | clk__L4_N5 | DFRQ_5VX2 | 0.022 |   2.570 |    1.860 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Filter_1_1/delayMatch6_reg_reg[0][10]/C 
Endpoint:   Filter_1_1/delayMatch6_reg_reg[0][10]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: reset                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.487
- Setup                         0.973
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.514
- Arrival Time                 45.784
= Slack Time                    0.731
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net               |   Cell    |  Delay | Arrival | Required | 
     |                                         |       |                                 |           |        |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------------+-----------+--------+---------+----------| 
     | reset                                   |   ^   | reset                           |           |        |   0.000 |    0.731 | 
     | FE_PHC4939_reset/A                      |   ^   | reset                           | BU_5VX16  |  0.009 |   0.009 |    0.740 | 
     | FE_PHC4939_reset/Q                      |   ^   | FE_PHN4939_reset                | BU_5VX16  |  0.418 |   0.427 |    1.158 | 
     | FE_PHC2877_reset/A                      |   ^   | FE_PHN4939_reset                | DLY2_5VX1 |  0.017 |   0.444 |    1.175 | 
     | FE_PHC2877_reset/Q                      |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  5.139 |   5.583 |    6.314 | 
     | FE_PHC2874_reset/A                      |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  0.000 |   5.583 |    6.314 | 
     | FE_PHC2874_reset/Q                      |   ^   | FE_PHN2874_reset                | DLY2_5VX1 |  5.277 |  10.860 |   11.590 | 
     | FE_PHC2876_reset/A                      |   ^   | FE_PHN2874_reset                | DLY1_5VX1 |  0.001 |  10.860 |   11.591 | 
     | FE_PHC2876_reset/Q                      |   ^   | FE_PHN2876_reset                | DLY1_5VX1 |  2.488 |  13.349 |   14.079 | 
     | FE_PHC2867_reset/A                      |   ^   | FE_PHN2876_reset                | DLY2_5VX1 |  0.000 |  13.349 |   14.080 | 
     | FE_PHC2867_reset/Q                      |   ^   | FE_PHN2867_reset                | DLY2_5VX1 |  5.824 |  19.173 |   19.903 | 
     | FE_OFC4_reset/A                         |   ^   | FE_PHN2867_reset                | IN_5VX1   |  0.003 |  19.175 |   19.906 | 
     | FE_OFC4_reset/Q                         |   v   | FE_OFN4_reset                   | IN_5VX1   |  2.232 |  21.407 |   22.138 | 
     | FE_OFC7_reset/A                         |   v   | FE_OFN4_reset                   | IN_5VX3   |  0.003 |  21.410 |   22.141 | 
     | FE_OFC7_reset/Q                         |   ^   | FE_OFN7_reset                   | IN_5VX3   |  3.457 |  24.867 |   25.598 | 
     | Filter_1_1/g12164/B                     |   ^   | FE_OFN7_reset                   | NO2_5VX4  |  0.063 |  24.930 |   25.661 | 
     | Filter_1_1/g12164/Q                     |   v   | Filter_1_1/n_20296_BAR          | NO2_5VX4  |  2.145 |  27.075 |   27.806 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/A       |   v   | Filter_1_1/n_20296_BAR          | IN_5VX0   |  0.084 |  27.158 |   27.889 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/Q       |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX0   |  1.392 |  28.550 |   29.281 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/A       |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX4   |  0.000 |  28.550 |   29.281 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/Q       |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | IN_5VX4   |  2.350 |  30.901 |   31.632 | 
     | Filter_1_1/g17806/D                     |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | AN22_5VX1 |  0.260 |  31.160 |   31.891 | 
     | Filter_1_1/g17806/Q                     |   ^   | Filter_1_1/n_227                | AN22_5VX1 |  1.478 |  32.639 |   33.370 | 
     | Filter_1_1/g17233/A                     |   ^   | Filter_1_1/n_227                | NA2_5VX1  |  0.000 |  32.639 |   33.370 | 
     | Filter_1_1/g17233/Q                     |   v   | Filter_1_1/n_605                | NA2_5VX1  |  0.750 |  33.389 |   34.119 | 
     | Filter_1_1/FE_PHC668_n_605/A            |   v   | Filter_1_1/n_605                | DLY4_5VX1 |  0.169 |  33.558 |   34.289 | 
     | Filter_1_1/FE_PHC668_n_605/Q            |   v   | Filter_1_1/FE_PHN668_n_605      | DLY4_5VX1 | 12.060 |  45.618 |   46.348 | 
     | Filter_1_1/delayMatch6_reg_reg[0][10]/D |   v   | Filter_1_1/FE_PHN668_n_605      | DFRQ_5VX2 |  0.166 |  45.784 |   46.514 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   -0.731 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.731 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.712 |   0.712 |   -0.019 | 
     | clk__L2_I0/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.014 |   0.726 |   -0.005 | 
     | clk__L2_I0/Q                            |   ^   | clk__L2_N0 | IN_5VX16  | 0.792 |   1.517 |    0.787 | 
     | clk__L3_I0/A                            |   ^   | clk__L2_N0 | BU_5VX16  | 0.002 |   1.519 |    0.789 | 
     | clk__L3_I0/Q                            |   ^   | clk__L3_N0 | BU_5VX16  | 0.472 |   1.991 |    1.260 | 
     | clk__L4_I0/A                            |   ^   | clk__L3_N0 | BU_5VX16  | 0.012 |   2.003 |    1.272 | 
     | clk__L4_I0/Q                            |   ^   | clk__L4_N0 | BU_5VX16  | 0.477 |   2.480 |    1.749 | 
     | Filter_1_1/delayMatch6_reg_reg[0][10]/C |   ^   | clk__L4_N0 | DFRQ_5VX2 | 0.007 |   2.487 |    1.756 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Filter_1_1/delayMatch3_reg_reg[0][2]/C 
Endpoint:   Filter_1_1/delayMatch3_reg_reg[0][2]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: reset                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.573
- Setup                         0.946
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.628
- Arrival Time                 45.846
= Slack Time                    0.782
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |               Net               |   Cell    |  Delay | Arrival | Required | 
     |                                        |       |                                 |           |        |  Time   |   Time   | 
     |----------------------------------------+-------+---------------------------------+-----------+--------+---------+----------| 
     | reset                                  |   ^   | reset                           |           |        |   0.000 |    0.782 | 
     | FE_PHC4939_reset/A                     |   ^   | reset                           | BU_5VX16  |  0.009 |   0.009 |    0.791 | 
     | FE_PHC4939_reset/Q                     |   ^   | FE_PHN4939_reset                | BU_5VX16  |  0.418 |   0.427 |    1.209 | 
     | FE_PHC2877_reset/A                     |   ^   | FE_PHN4939_reset                | DLY2_5VX1 |  0.017 |   0.444 |    1.226 | 
     | FE_PHC2877_reset/Q                     |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  5.139 |   5.583 |    6.365 | 
     | FE_PHC2874_reset/A                     |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  0.000 |   5.583 |    6.365 | 
     | FE_PHC2874_reset/Q                     |   ^   | FE_PHN2874_reset                | DLY2_5VX1 |  5.277 |  10.860 |   11.642 | 
     | FE_PHC2876_reset/A                     |   ^   | FE_PHN2874_reset                | DLY1_5VX1 |  0.001 |  10.860 |   11.642 | 
     | FE_PHC2876_reset/Q                     |   ^   | FE_PHN2876_reset                | DLY1_5VX1 |  2.488 |  13.349 |   14.131 | 
     | FE_PHC2867_reset/A                     |   ^   | FE_PHN2876_reset                | DLY2_5VX1 |  0.000 |  13.349 |   14.131 | 
     | FE_PHC2867_reset/Q                     |   ^   | FE_PHN2867_reset                | DLY2_5VX1 |  5.824 |  19.173 |   19.955 | 
     | FE_OFC4_reset/A                        |   ^   | FE_PHN2867_reset                | IN_5VX1   |  0.003 |  19.175 |   19.957 | 
     | FE_OFC4_reset/Q                        |   v   | FE_OFN4_reset                   | IN_5VX1   |  2.232 |  21.407 |   22.189 | 
     | FE_OFC7_reset/A                        |   v   | FE_OFN4_reset                   | IN_5VX3   |  0.003 |  21.410 |   22.192 | 
     | FE_OFC7_reset/Q                        |   ^   | FE_OFN7_reset                   | IN_5VX3   |  3.457 |  24.867 |   25.649 | 
     | Filter_1_1/g12164/B                    |   ^   | FE_OFN7_reset                   | NO2_5VX4  |  0.063 |  24.930 |   25.712 | 
     | Filter_1_1/g12164/Q                    |   v   | Filter_1_1/n_20296_BAR          | NO2_5VX4  |  2.145 |  27.075 |   27.857 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/A      |   v   | Filter_1_1/n_20296_BAR          | IN_5VX0   |  0.084 |  27.158 |   27.940 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/Q      |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX0   |  1.392 |  28.550 |   29.332 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/A      |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX4   |  0.000 |  28.550 |   29.332 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/Q      |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | IN_5VX4   |  2.350 |  30.901 |   31.683 | 
     | Filter_1_1/g17792/D                    |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | AN22_5VX1 |  0.058 |  30.958 |   31.740 | 
     | Filter_1_1/g17792/Q                    |   ^   | Filter_1_1/n_258                | AN22_5VX1 |  1.501 |  32.460 |   33.242 | 
     | Filter_1_1/FE_PHC2072_n_258/A          |   ^   | Filter_1_1/n_258                | BU_5VX1   |  0.000 |  32.460 |   33.242 | 
     | Filter_1_1/FE_PHC2072_n_258/Q          |   ^   | Filter_1_1/FE_PHN2072_n_258     | BU_5VX1   |  0.603 |  33.063 |   33.845 | 
     | Filter_1_1/g17220/A                    |   ^   | Filter_1_1/FE_PHN2072_n_258     | NA2_5VX1  |  0.000 |  33.063 |   33.845 | 
     | Filter_1_1/g17220/Q                    |   v   | Filter_1_1/n_635                | NA2_5VX1  |  0.507 |  33.571 |   34.353 | 
     | Filter_1_1/FE_PHC649_n_635/A           |   v   | Filter_1_1/n_635                | DLY4_5VX1 |  0.211 |  33.782 |   34.564 | 
     | Filter_1_1/FE_PHC649_n_635/Q           |   v   | Filter_1_1/FE_PHN649_n_635      | DLY4_5VX1 | 11.908 |  45.690 |   46.472 | 
     | Filter_1_1/delayMatch3_reg_reg[0][2]/D |   v   | Filter_1_1/FE_PHN649_n_635      | DFRQ_5VX2 |  0.156 |  45.846 |   46.628 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -0.782 | 
     | clk__L1_I0/A                           |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.782 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0 | IN_5VX16  | 0.712 |   0.712 |   -0.070 | 
     | clk__L2_I0/A                           |   v   | clk__L1_N0 | IN_5VX16  | 0.014 |   0.726 |   -0.056 | 
     | clk__L2_I0/Q                           |   ^   | clk__L2_N0 | IN_5VX16  | 0.792 |   1.517 |    0.735 | 
     | clk__L3_I0/A                           |   ^   | clk__L2_N0 | BU_5VX16  | 0.002 |   1.519 |    0.737 | 
     | clk__L3_I0/Q                           |   ^   | clk__L3_N0 | BU_5VX16  | 0.472 |   1.991 |    1.209 | 
     | clk__L4_I2/A                           |   ^   | clk__L3_N0 | BU_5VX16  | 0.011 |   2.002 |    1.220 | 
     | clk__L4_I2/Q                           |   ^   | clk__L4_N2 | BU_5VX16  | 0.541 |   2.543 |    1.761 | 
     | Filter_1_1/delayMatch3_reg_reg[0][2]/C |   ^   | clk__L4_N2 | DFRQ_5VX2 | 0.030 |   2.573 |    1.791 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Filter_1_1/delayMatch6_reg_reg[0][16]/C 
Endpoint:   Filter_1_1/delayMatch6_reg_reg[0][16]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: reset                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.576
- Setup                         0.931
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.645
- Arrival Time                 45.822
= Slack Time                    0.823
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net               |   Cell    |  Delay | Arrival | Required | 
     |                                         |       |                                 |           |        |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------------+-----------+--------+---------+----------| 
     | reset                                   |   ^   | reset                           |           |        |   0.000 |    0.823 | 
     | FE_PHC4939_reset/A                      |   ^   | reset                           | BU_5VX16  |  0.009 |   0.009 |    0.832 | 
     | FE_PHC4939_reset/Q                      |   ^   | FE_PHN4939_reset                | BU_5VX16  |  0.418 |   0.427 |    1.250 | 
     | FE_PHC2877_reset/A                      |   ^   | FE_PHN4939_reset                | DLY2_5VX1 |  0.017 |   0.444 |    1.267 | 
     | FE_PHC2877_reset/Q                      |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  5.139 |   5.583 |    6.405 | 
     | FE_PHC2874_reset/A                      |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  0.000 |   5.583 |    6.406 | 
     | FE_PHC2874_reset/Q                      |   ^   | FE_PHN2874_reset                | DLY2_5VX1 |  5.277 |  10.860 |   11.682 | 
     | FE_PHC2876_reset/A                      |   ^   | FE_PHN2874_reset                | DLY1_5VX1 |  0.001 |  10.860 |   11.683 | 
     | FE_PHC2876_reset/Q                      |   ^   | FE_PHN2876_reset                | DLY1_5VX1 |  2.488 |  13.349 |   14.171 | 
     | FE_PHC2867_reset/A                      |   ^   | FE_PHN2876_reset                | DLY2_5VX1 |  0.000 |  13.349 |   14.171 | 
     | FE_PHC2867_reset/Q                      |   ^   | FE_PHN2867_reset                | DLY2_5VX1 |  5.824 |  19.173 |   19.995 | 
     | FE_OFC4_reset/A                         |   ^   | FE_PHN2867_reset                | IN_5VX1   |  0.003 |  19.175 |   19.998 | 
     | FE_OFC4_reset/Q                         |   v   | FE_OFN4_reset                   | IN_5VX1   |  2.232 |  21.407 |   22.230 | 
     | FE_OFC7_reset/A                         |   v   | FE_OFN4_reset                   | IN_5VX3   |  0.003 |  21.410 |   22.233 | 
     | FE_OFC7_reset/Q                         |   ^   | FE_OFN7_reset                   | IN_5VX3   |  3.457 |  24.867 |   25.690 | 
     | Filter_1_1/g12164/B                     |   ^   | FE_OFN7_reset                   | NO2_5VX4  |  0.063 |  24.930 |   25.752 | 
     | Filter_1_1/g12164/Q                     |   v   | Filter_1_1/n_20296_BAR          | NO2_5VX4  |  2.145 |  27.075 |   27.897 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/A       |   v   | Filter_1_1/n_20296_BAR          | IN_5VX0   |  0.084 |  27.158 |   27.981 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/Q       |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX0   |  1.392 |  28.550 |   29.373 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/A       |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX4   |  0.000 |  28.550 |   29.373 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/Q       |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | IN_5VX4   |  2.350 |  30.901 |   31.723 | 
     | Filter_1_1/g17816/D                     |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | AN22_5VX1 |  0.238 |  31.139 |   31.962 | 
     | Filter_1_1/g17816/Q                     |   ^   | Filter_1_1/n_221                | AN22_5VX1 |  1.546 |  32.685 |   33.508 | 
     | Filter_1_1/g17235/A                     |   ^   | Filter_1_1/n_221                | NA2_5VX1  |  0.000 |  32.686 |   33.508 | 
     | Filter_1_1/g17235/Q                     |   v   | Filter_1_1/n_599                | NA2_5VX1  |  0.765 |  33.450 |   34.273 | 
     | Filter_1_1/FE_PHC652_n_599/A            |   v   | Filter_1_1/n_599                | DLY4_5VX1 |  0.190 |  33.640 |   34.463 | 
     | Filter_1_1/FE_PHC652_n_599/Q            |   v   | Filter_1_1/FE_PHN652_n_599      | DLY4_5VX1 | 12.005 |  45.645 |   46.467 | 
     | Filter_1_1/delayMatch6_reg_reg[0][16]/D |   v   | Filter_1_1/FE_PHN652_n_599      | DFRQ_5VX4 |  0.177 |  45.822 |   46.645 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   -0.823 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.823 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.712 |   0.712 |   -0.111 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.014 |   0.726 |   -0.097 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.816 |   1.541 |    0.719 | 
     | clk__L3_I4/A                            |   ^   | clk__L2_N2 | BU_5VX12  | 0.010 |   1.551 |    0.729 | 
     | clk__L3_I4/Q                            |   ^   | clk__L3_N4 | BU_5VX12  | 0.467 |   2.018 |    1.195 | 
     | clk__L4_I9/A                            |   ^   | clk__L3_N4 | BU_5VX16  | 0.007 |   2.025 |    1.202 | 
     | clk__L4_I9/Q                            |   ^   | clk__L4_N9 | BU_5VX16  | 0.533 |   2.558 |    1.735 | 
     | Filter_1_1/delayMatch6_reg_reg[0][16]/C |   ^   | clk__L4_N9 | DFRQ_5VX4 | 0.018 |   2.576 |    1.753 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Filter_1_1/delayMatch6_reg_reg[0][3]/C 
Endpoint:   Filter_1_1/delayMatch6_reg_reg[0][3]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: reset                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.486
- Setup                         0.919
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.568
- Arrival Time                 45.725
= Slack Time                    0.843
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |               Net               |   Cell    |  Delay | Arrival | Required | 
     |                                        |       |                                 |           |        |  Time   |   Time   | 
     |----------------------------------------+-------+---------------------------------+-----------+--------+---------+----------| 
     | reset                                  |   ^   | reset                           |           |        |   0.000 |    0.843 | 
     | FE_PHC4939_reset/A                     |   ^   | reset                           | BU_5VX16  |  0.009 |   0.009 |    0.852 | 
     | FE_PHC4939_reset/Q                     |   ^   | FE_PHN4939_reset                | BU_5VX16  |  0.418 |   0.427 |    1.270 | 
     | FE_PHC2877_reset/A                     |   ^   | FE_PHN4939_reset                | DLY2_5VX1 |  0.017 |   0.444 |    1.287 | 
     | FE_PHC2877_reset/Q                     |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  5.139 |   5.583 |    6.426 | 
     | FE_PHC2874_reset/A                     |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  0.000 |   5.583 |    6.426 | 
     | FE_PHC2874_reset/Q                     |   ^   | FE_PHN2874_reset                | DLY2_5VX1 |  5.277 |  10.860 |   11.703 | 
     | FE_PHC2876_reset/A                     |   ^   | FE_PHN2874_reset                | DLY1_5VX1 |  0.001 |  10.860 |   11.703 | 
     | FE_PHC2876_reset/Q                     |   ^   | FE_PHN2876_reset                | DLY1_5VX1 |  2.488 |  13.349 |   14.192 | 
     | FE_PHC2867_reset/A                     |   ^   | FE_PHN2876_reset                | DLY2_5VX1 |  0.000 |  13.349 |   14.192 | 
     | FE_PHC2867_reset/Q                     |   ^   | FE_PHN2867_reset                | DLY2_5VX1 |  5.824 |  19.173 |   20.016 | 
     | FE_OFC4_reset/A                        |   ^   | FE_PHN2867_reset                | IN_5VX1   |  0.003 |  19.175 |   20.018 | 
     | FE_OFC4_reset/Q                        |   v   | FE_OFN4_reset                   | IN_5VX1   |  2.232 |  21.407 |   22.250 | 
     | FE_OFC7_reset/A                        |   v   | FE_OFN4_reset                   | IN_5VX3   |  0.003 |  21.410 |   22.253 | 
     | FE_OFC7_reset/Q                        |   ^   | FE_OFN7_reset                   | IN_5VX3   |  3.457 |  24.867 |   25.710 | 
     | Filter_1_1/g12164/B                    |   ^   | FE_OFN7_reset                   | NO2_5VX4  |  0.063 |  24.930 |   25.773 | 
     | Filter_1_1/g12164/Q                    |   v   | Filter_1_1/n_20296_BAR          | NO2_5VX4  |  2.145 |  27.075 |   27.918 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/A      |   v   | Filter_1_1/n_20296_BAR          | IN_5VX0   |  0.084 |  27.158 |   28.001 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/Q      |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX0   |  1.392 |  28.550 |   29.393 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/A      |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX4   |  0.000 |  28.550 |   29.393 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/Q      |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | IN_5VX4   |  2.350 |  30.901 |   31.744 | 
     | Filter_1_1/g17826/D                    |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | AN22_5VX1 |  0.267 |  31.168 |   32.011 | 
     | Filter_1_1/g17826/Q                    |   ^   | Filter_1_1/n_215                | AN22_5VX1 |  1.464 |  32.632 |   33.475 | 
     | Filter_1_1/FE_PHC1532_n_215/A          |   ^   | Filter_1_1/n_215                | BU_5VX0   |  0.000 |  32.632 |   33.475 | 
     | Filter_1_1/FE_PHC1532_n_215/Q          |   ^   | Filter_1_1/FE_PHN1532_n_215     | BU_5VX0   |  0.647 |  33.279 |   34.122 | 
     | Filter_1_1/FE_PHC2074_n_215/A          |   ^   | Filter_1_1/FE_PHN1532_n_215     | BU_5VX1   |  0.000 |  33.279 |   34.123 | 
     | Filter_1_1/FE_PHC2074_n_215/Q          |   ^   | Filter_1_1/FE_PHN2074_n_215     | BU_5VX1   |  0.513 |  33.792 |   34.635 | 
     | Filter_1_1/g17241/A                    |   ^   | Filter_1_1/FE_PHN2074_n_215     | NA2_5VX1  |  0.000 |  33.792 |   34.635 | 
     | Filter_1_1/g17241/Q                    |   v   | Filter_1_1/n_593                | NA2_5VX1  |  0.308 |  34.101 |   34.944 | 
     | Filter_1_1/FE_PHC621_n_593/A           |   v   | Filter_1_1/n_593                | DLY4_5VX1 |  0.000 |  34.101 |   34.944 | 
     | Filter_1_1/FE_PHC621_n_593/Q           |   v   | Filter_1_1/FE_PHN621_n_593      | DLY4_5VX1 | 11.623 |  45.724 |   46.567 | 
     | Filter_1_1/delayMatch6_reg_reg[0][3]/D |   v   | Filter_1_1/FE_PHN621_n_593      | DFRQ_5VX2 |  0.001 |  45.725 |   46.568 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -0.843 | 
     | clk__L1_I0/A                           |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.843 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0 | IN_5VX16  | 0.712 |   0.712 |   -0.131 | 
     | clk__L2_I0/A                           |   v   | clk__L1_N0 | IN_5VX16  | 0.014 |   0.726 |   -0.117 | 
     | clk__L2_I0/Q                           |   ^   | clk__L2_N0 | IN_5VX16  | 0.792 |   1.517 |    0.674 | 
     | clk__L3_I0/A                           |   ^   | clk__L2_N0 | BU_5VX16  | 0.002 |   1.519 |    0.676 | 
     | clk__L3_I0/Q                           |   ^   | clk__L3_N0 | BU_5VX16  | 0.472 |   1.991 |    1.148 | 
     | clk__L4_I1/A                           |   ^   | clk__L3_N0 | BU_5VX12  | 0.011 |   2.002 |    1.159 | 
     | clk__L4_I1/Q                           |   ^   | clk__L4_N1 | BU_5VX12  | 0.477 |   2.479 |    1.636 | 
     | Filter_1_1/delayMatch6_reg_reg[0][3]/C |   ^   | clk__L4_N1 | DFRQ_5VX2 | 0.007 |   2.486 |    1.643 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Filter_1_1/delayMatch3_reg_reg[0][9]/C 
Endpoint:   Filter_1_1/delayMatch3_reg_reg[0][9]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: reset                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.540
- Setup                         0.978
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.563
- Arrival Time                 45.689
= Slack Time                    0.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |               Net               |   Cell    |  Delay | Arrival | Required | 
     |                                        |       |                                 |           |        |  Time   |   Time   | 
     |----------------------------------------+-------+---------------------------------+-----------+--------+---------+----------| 
     | reset                                  |   ^   | reset                           |           |        |   0.000 |    0.874 | 
     | FE_PHC4939_reset/A                     |   ^   | reset                           | BU_5VX16  |  0.009 |   0.009 |    0.883 | 
     | FE_PHC4939_reset/Q                     |   ^   | FE_PHN4939_reset                | BU_5VX16  |  0.418 |   0.427 |    1.301 | 
     | FE_PHC2877_reset/A                     |   ^   | FE_PHN4939_reset                | DLY2_5VX1 |  0.017 |   0.444 |    1.318 | 
     | FE_PHC2877_reset/Q                     |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  5.139 |   5.583 |    6.456 | 
     | FE_PHC2874_reset/A                     |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  0.000 |   5.583 |    6.457 | 
     | FE_PHC2874_reset/Q                     |   ^   | FE_PHN2874_reset                | DLY2_5VX1 |  5.277 |  10.859 |   11.733 | 
     | FE_PHC2876_reset/A                     |   ^   | FE_PHN2874_reset                | DLY1_5VX1 |  0.001 |  10.860 |   11.734 | 
     | FE_PHC2876_reset/Q                     |   ^   | FE_PHN2876_reset                | DLY1_5VX1 |  2.488 |  13.348 |   14.222 | 
     | FE_PHC2867_reset/A                     |   ^   | FE_PHN2876_reset                | DLY2_5VX1 |  0.000 |  13.349 |   14.222 | 
     | FE_PHC2867_reset/Q                     |   ^   | FE_PHN2867_reset                | DLY2_5VX1 |  5.824 |  19.173 |   20.046 | 
     | FE_OFC4_reset/A                        |   ^   | FE_PHN2867_reset                | IN_5VX1   |  0.003 |  19.175 |   20.049 | 
     | FE_OFC4_reset/Q                        |   v   | FE_OFN4_reset                   | IN_5VX1   |  2.232 |  21.407 |   22.281 | 
     | FE_OFC7_reset/A                        |   v   | FE_OFN4_reset                   | IN_5VX3   |  0.003 |  21.410 |   22.284 | 
     | FE_OFC7_reset/Q                        |   ^   | FE_OFN7_reset                   | IN_5VX3   |  3.457 |  24.867 |   25.741 | 
     | Filter_1_1/g12164/B                    |   ^   | FE_OFN7_reset                   | NO2_5VX4  |  0.063 |  24.930 |   25.803 | 
     | Filter_1_1/g12164/Q                    |   v   | Filter_1_1/n_20296_BAR          | NO2_5VX4  |  2.145 |  27.075 |   27.948 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/A      |   v   | Filter_1_1/n_20296_BAR          | IN_5VX0   |  0.084 |  27.158 |   28.032 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/Q      |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX0   |  1.392 |  28.550 |   29.424 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/A      |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX4   |  0.000 |  28.550 |   29.424 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/Q      |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | IN_5VX4   |  2.350 |  30.901 |   31.774 | 
     | Filter_1_1/g17799/D                    |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | AN22_5VX1 |  0.065 |  30.965 |   31.839 | 
     | Filter_1_1/g17799/Q                    |   ^   | Filter_1_1/n_251                | AN22_5VX1 |  1.514 |  32.479 |   33.353 | 
     | Filter_1_1/g17227/A                    |   ^   | Filter_1_1/n_251                | NA2_5VX1  |  0.000 |  32.479 |   33.353 | 
     | Filter_1_1/g17227/Q                    |   v   | Filter_1_1/n_628                | NA2_5VX1  |  0.834 |  33.313 |   34.187 | 
     | Filter_1_1/FE_PHC669_n_628/A           |   v   | Filter_1_1/n_628                | DLY4_5VX1 |  0.062 |  33.375 |   34.249 | 
     | Filter_1_1/FE_PHC669_n_628/Q           |   v   | Filter_1_1/FE_PHN669_n_628      | DLY4_5VX1 | 12.151 |  45.526 |   46.400 | 
     | Filter_1_1/delayMatch3_reg_reg[0][9]/D |   v   | Filter_1_1/FE_PHN669_n_628      | DFRQ_5VX2 |  0.163 |  45.689 |   46.563 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -0.874 | 
     | clk__L1_I0/A                           |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -0.874 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | IN_5VX16  | 0.712 |   0.712 |   -0.162 | 
     | clk__L2_I3/A                           |   v   | clk__L1_N0  | IN_5VX16  | 0.014 |   0.726 |   -0.148 | 
     | clk__L2_I3/Q                           |   ^   | clk__L2_N3  | IN_5VX16  | 0.822 |   1.547 |    0.674 | 
     | clk__L3_I6/A                           |   ^   | clk__L2_N3  | BU_5VX16  | 0.010 |   1.558 |    0.684 | 
     | clk__L3_I6/Q                           |   ^   | clk__L3_N6  | BU_5VX16  | 0.421 |   1.978 |    1.105 | 
     | clk__L4_I13/A                          |   ^   | clk__L3_N6  | BU_5VX16  | 0.004 |   1.983 |    1.109 | 
     | clk__L4_I13/Q                          |   ^   | clk__L4_N13 | BU_5VX16  | 0.525 |   2.508 |    1.634 | 
     | Filter_1_1/delayMatch3_reg_reg[0][9]/C |   ^   | clk__L4_N13 | DFRQ_5VX2 | 0.033 |   2.540 |    1.667 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Filter_1_1/delayMatch3_reg_reg[0][0]/C 
Endpoint:   Filter_1_1/delayMatch3_reg_reg[0][0]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: reset                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.572
- Setup                         0.976
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.597
- Arrival Time                 45.689
= Slack Time                    0.908
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |               Net               |   Cell    |  Delay | Arrival | Required | 
     |                                        |       |                                 |           |        |  Time   |   Time   | 
     |----------------------------------------+-------+---------------------------------+-----------+--------+---------+----------| 
     | reset                                  |   ^   | reset                           |           |        |   0.000 |    0.908 | 
     | FE_PHC4939_reset/A                     |   ^   | reset                           | BU_5VX16  |  0.009 |   0.009 |    0.917 | 
     | FE_PHC4939_reset/Q                     |   ^   | FE_PHN4939_reset                | BU_5VX16  |  0.418 |   0.427 |    1.335 | 
     | FE_PHC2877_reset/A                     |   ^   | FE_PHN4939_reset                | DLY2_5VX1 |  0.017 |   0.444 |    1.352 | 
     | FE_PHC2877_reset/Q                     |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  5.139 |   5.583 |    6.490 | 
     | FE_PHC2874_reset/A                     |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  0.000 |   5.583 |    6.491 | 
     | FE_PHC2874_reset/Q                     |   ^   | FE_PHN2874_reset                | DLY2_5VX1 |  5.277 |  10.860 |   11.767 | 
     | FE_PHC2876_reset/A                     |   ^   | FE_PHN2874_reset                | DLY1_5VX1 |  0.001 |  10.860 |   11.768 | 
     | FE_PHC2876_reset/Q                     |   ^   | FE_PHN2876_reset                | DLY1_5VX1 |  2.488 |  13.349 |   14.256 | 
     | FE_PHC2867_reset/A                     |   ^   | FE_PHN2876_reset                | DLY2_5VX1 |  0.000 |  13.349 |   14.256 | 
     | FE_PHC2867_reset/Q                     |   ^   | FE_PHN2867_reset                | DLY2_5VX1 |  5.824 |  19.173 |   20.080 | 
     | FE_OFC4_reset/A                        |   ^   | FE_PHN2867_reset                | IN_5VX1   |  0.003 |  19.175 |   20.083 | 
     | FE_OFC4_reset/Q                        |   v   | FE_OFN4_reset                   | IN_5VX1   |  2.232 |  21.407 |   22.315 | 
     | FE_OFC7_reset/A                        |   v   | FE_OFN4_reset                   | IN_5VX3   |  0.003 |  21.410 |   22.318 | 
     | FE_OFC7_reset/Q                        |   ^   | FE_OFN7_reset                   | IN_5VX3   |  3.457 |  24.867 |   25.775 | 
     | Filter_1_1/g12164/B                    |   ^   | FE_OFN7_reset                   | NO2_5VX4  |  0.063 |  24.930 |   25.837 | 
     | Filter_1_1/g12164/Q                    |   v   | Filter_1_1/n_20296_BAR          | NO2_5VX4  |  2.145 |  27.075 |   27.982 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/A      |   v   | Filter_1_1/n_20296_BAR          | IN_5VX0   |  0.084 |  27.158 |   28.066 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/Q      |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX0   |  1.392 |  28.550 |   29.458 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/A      |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX4   |  0.000 |  28.550 |   29.458 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/Q      |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | IN_5VX4   |  2.350 |  30.901 |   31.808 | 
     | Filter_1_1/g17781/D                    |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | AN22_5VX1 |  0.058 |  30.959 |   31.866 | 
     | Filter_1_1/g17781/Q                    |   ^   | Filter_1_1/n_271                | AN22_5VX1 |  1.501 |  32.459 |   33.367 | 
     | Filter_1_1/g17214/A                    |   ^   | Filter_1_1/n_271                | NA2_5VX1  |  0.000 |  32.459 |   33.367 | 
     | Filter_1_1/g17214/Q                    |   v   | Filter_1_1/n_647                | NA2_5VX1  |  0.808 |  33.268 |   34.175 | 
     | Filter_1_1/FE_PHC679_n_647/A           |   v   | Filter_1_1/n_647                | DLY4_5VX1 |  0.197 |  33.465 |   34.373 | 
     | Filter_1_1/FE_PHC679_n_647/Q           |   v   | Filter_1_1/FE_PHN679_n_647      | DLY4_5VX1 | 12.132 |  45.597 |   46.505 | 
     | Filter_1_1/delayMatch3_reg_reg[0][0]/D |   v   | Filter_1_1/FE_PHN679_n_647      | DFRQ_5VX2 |  0.092 |  45.689 |   46.597 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -0.908 | 
     | clk__L1_I0/A                           |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.908 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0 | IN_5VX16  | 0.712 |   0.712 |   -0.196 | 
     | clk__L2_I0/A                           |   v   | clk__L1_N0 | IN_5VX16  | 0.014 |   0.726 |   -0.182 | 
     | clk__L2_I0/Q                           |   ^   | clk__L2_N0 | IN_5VX16  | 0.792 |   1.517 |    0.610 | 
     | clk__L3_I0/A                           |   ^   | clk__L2_N0 | BU_5VX16  | 0.002 |   1.519 |    0.612 | 
     | clk__L3_I0/Q                           |   ^   | clk__L3_N0 | BU_5VX16  | 0.472 |   1.991 |    1.083 | 
     | clk__L4_I2/A                           |   ^   | clk__L3_N0 | BU_5VX16  | 0.011 |   2.002 |    1.094 | 
     | clk__L4_I2/Q                           |   ^   | clk__L4_N2 | BU_5VX16  | 0.541 |   2.543 |    1.635 | 
     | Filter_1_1/delayMatch3_reg_reg[0][0]/C |   ^   | clk__L4_N2 | DFRQ_5VX2 | 0.029 |   2.572 |    1.665 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Filter_1_1/delayMatch6_reg_reg[0][1]/C 
Endpoint:   Filter_1_1/delayMatch6_reg_reg[0][1]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: reset                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.486
- Setup                         0.904
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.583
- Arrival Time                 45.672
= Slack Time                    0.911
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |               Net               |   Cell    |  Delay | Arrival | Required | 
     |                                        |       |                                 |           |        |  Time   |   Time   | 
     |----------------------------------------+-------+---------------------------------+-----------+--------+---------+----------| 
     | reset                                  |   ^   | reset                           |           |        |   0.000 |    0.911 | 
     | FE_PHC4939_reset/A                     |   ^   | reset                           | BU_5VX16  |  0.009 |   0.009 |    0.920 | 
     | FE_PHC4939_reset/Q                     |   ^   | FE_PHN4939_reset                | BU_5VX16  |  0.418 |   0.427 |    1.338 | 
     | FE_PHC2877_reset/A                     |   ^   | FE_PHN4939_reset                | DLY2_5VX1 |  0.017 |   0.444 |    1.355 | 
     | FE_PHC2877_reset/Q                     |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  5.139 |   5.583 |    6.494 | 
     | FE_PHC2874_reset/A                     |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  0.000 |   5.583 |    6.494 | 
     | FE_PHC2874_reset/Q                     |   ^   | FE_PHN2874_reset                | DLY2_5VX1 |  5.277 |  10.860 |   11.770 | 
     | FE_PHC2876_reset/A                     |   ^   | FE_PHN2874_reset                | DLY1_5VX1 |  0.001 |  10.860 |   11.771 | 
     | FE_PHC2876_reset/Q                     |   ^   | FE_PHN2876_reset                | DLY1_5VX1 |  2.488 |  13.349 |   14.259 | 
     | FE_PHC2867_reset/A                     |   ^   | FE_PHN2876_reset                | DLY2_5VX1 |  0.000 |  13.349 |   14.259 | 
     | FE_PHC2867_reset/Q                     |   ^   | FE_PHN2867_reset                | DLY2_5VX1 |  5.824 |  19.173 |   20.083 | 
     | FE_OFC4_reset/A                        |   ^   | FE_PHN2867_reset                | IN_5VX1   |  0.003 |  19.175 |   20.086 | 
     | FE_OFC4_reset/Q                        |   v   | FE_OFN4_reset                   | IN_5VX1   |  2.232 |  21.407 |   22.318 | 
     | FE_OFC7_reset/A                        |   v   | FE_OFN4_reset                   | IN_5VX3   |  0.003 |  21.410 |   22.321 | 
     | FE_OFC7_reset/Q                        |   ^   | FE_OFN7_reset                   | IN_5VX3   |  3.457 |  24.867 |   25.778 | 
     | Filter_1_1/g12164/B                    |   ^   | FE_OFN7_reset                   | NO2_5VX4  |  0.063 |  24.930 |   25.840 | 
     | Filter_1_1/g12164/Q                    |   v   | Filter_1_1/n_20296_BAR          | NO2_5VX4  |  2.145 |  27.075 |   27.985 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/A      |   v   | Filter_1_1/n_20296_BAR          | IN_5VX0   |  0.084 |  27.158 |   28.069 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/Q      |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX0   |  1.392 |  28.550 |   29.461 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/A      |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX4   |  0.000 |  28.550 |   29.461 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/Q      |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | IN_5VX4   |  2.350 |  30.901 |   31.811 | 
     | Filter_1_1/g17823/D                    |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | AN22_5VX1 |  0.267 |  31.168 |   32.079 | 
     | Filter_1_1/g17823/Q                    |   ^   | Filter_1_1/n_217                | AN22_5VX1 |  1.574 |  32.742 |   33.653 | 
     | Filter_1_1/FE_PHC2056_n_217/A          |   ^   | Filter_1_1/n_217                | BU_5VX1   |  0.000 |  32.742 |   33.653 | 
     | Filter_1_1/FE_PHC2056_n_217/Q          |   ^   | Filter_1_1/FE_PHN2056_n_217     | BU_5VX1   |  0.628 |  33.370 |   34.281 | 
     | Filter_1_1/g17238/A                    |   ^   | Filter_1_1/FE_PHN2056_n_217     | NA2_5VX1  |  0.000 |  33.370 |   34.281 | 
     | Filter_1_1/g17238/Q                    |   v   | Filter_1_1/n_595                | NA2_5VX1  |  0.331 |  33.701 |   34.612 | 
     | Filter_1_1/FE_PHC1535_n_595/A          |   v   | Filter_1_1/n_595                | BU_5VX0   |  0.000 |  33.701 |   34.612 | 
     | Filter_1_1/FE_PHC1535_n_595/Q          |   v   | Filter_1_1/FE_PHN1535_n_595     | BU_5VX0   |  0.588 |  34.289 |   35.199 | 
     | Filter_1_1/FE_PHC666_n_595/A           |   v   | Filter_1_1/FE_PHN1535_n_595     | DLY4_5VX1 |  0.000 |  34.289 |   35.200 | 
     | Filter_1_1/FE_PHC666_n_595/Q           |   v   | Filter_1_1/FE_PHN666_n_595      | DLY4_5VX1 | 11.309 |  45.598 |   46.509 | 
     | Filter_1_1/delayMatch6_reg_reg[0][1]/D |   v   | Filter_1_1/FE_PHN666_n_595      | DFRQ_5VX2 |  0.074 |  45.672 |   46.583 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -0.911 | 
     | clk__L1_I0/A                           |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.911 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0 | IN_5VX16  | 0.712 |   0.712 |   -0.199 | 
     | clk__L2_I0/A                           |   v   | clk__L1_N0 | IN_5VX16  | 0.014 |   0.726 |   -0.185 | 
     | clk__L2_I0/Q                           |   ^   | clk__L2_N0 | IN_5VX16  | 0.792 |   1.517 |    0.607 | 
     | clk__L3_I0/A                           |   ^   | clk__L2_N0 | BU_5VX16  | 0.002 |   1.519 |    0.609 | 
     | clk__L3_I0/Q                           |   ^   | clk__L3_N0 | BU_5VX16  | 0.472 |   1.991 |    1.080 | 
     | clk__L4_I1/A                           |   ^   | clk__L3_N0 | BU_5VX12  | 0.011 |   2.002 |    1.092 | 
     | clk__L4_I1/Q                           |   ^   | clk__L4_N1 | BU_5VX12  | 0.477 |   2.479 |    1.569 | 
     | Filter_1_1/delayMatch6_reg_reg[0][1]/C |   ^   | clk__L4_N1 | DFRQ_5VX2 | 0.007 |   2.486 |    1.576 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin Filter_1_1/delayMatch3_reg_reg[0][13]/C 
Endpoint:   Filter_1_1/delayMatch3_reg_reg[0][13]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: reset                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.540
- Setup                         0.929
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.611
- Arrival Time                 45.683
= Slack Time                    0.928
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net               |   Cell    |  Delay | Arrival | Required | 
     |                                         |       |                                 |           |        |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------------+-----------+--------+---------+----------| 
     | reset                                   |   ^   | reset                           |           |        |   0.000 |    0.928 | 
     | FE_PHC4939_reset/A                      |   ^   | reset                           | BU_5VX16  |  0.009 |   0.009 |    0.938 | 
     | FE_PHC4939_reset/Q                      |   ^   | FE_PHN4939_reset                | BU_5VX16  |  0.418 |   0.427 |    1.356 | 
     | FE_PHC2877_reset/A                      |   ^   | FE_PHN4939_reset                | DLY2_5VX1 |  0.017 |   0.444 |    1.372 | 
     | FE_PHC2877_reset/Q                      |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  5.139 |   5.583 |    6.511 | 
     | FE_PHC2874_reset/A                      |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  0.000 |   5.583 |    6.511 | 
     | FE_PHC2874_reset/Q                      |   ^   | FE_PHN2874_reset                | DLY2_5VX1 |  5.277 |  10.860 |   11.788 | 
     | FE_PHC2876_reset/A                      |   ^   | FE_PHN2874_reset                | DLY1_5VX1 |  0.001 |  10.860 |   11.789 | 
     | FE_PHC2876_reset/Q                      |   ^   | FE_PHN2876_reset                | DLY1_5VX1 |  2.488 |  13.349 |   14.277 | 
     | FE_PHC2867_reset/A                      |   ^   | FE_PHN2876_reset                | DLY2_5VX1 |  0.000 |  13.349 |   14.277 | 
     | FE_PHC2867_reset/Q                      |   ^   | FE_PHN2867_reset                | DLY2_5VX1 |  5.824 |  19.173 |   20.101 | 
     | FE_OFC4_reset/A                         |   ^   | FE_PHN2867_reset                | IN_5VX1   |  0.003 |  19.175 |   20.104 | 
     | FE_OFC4_reset/Q                         |   v   | FE_OFN4_reset                   | IN_5VX1   |  2.232 |  21.407 |   22.336 | 
     | FE_OFC7_reset/A                         |   v   | FE_OFN4_reset                   | IN_5VX3   |  0.003 |  21.410 |   22.339 | 
     | FE_OFC7_reset/Q                         |   ^   | FE_OFN7_reset                   | IN_5VX3   |  3.457 |  24.867 |   25.795 | 
     | Filter_1_1/g12164/B                     |   ^   | FE_OFN7_reset                   | NO2_5VX4  |  0.063 |  24.930 |   25.858 | 
     | Filter_1_1/g12164/Q                     |   v   | Filter_1_1/n_20296_BAR          | NO2_5VX4  |  2.145 |  27.075 |   28.003 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/A       |   v   | Filter_1_1/n_20296_BAR          | IN_5VX0   |  0.084 |  27.158 |   28.087 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/Q       |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX0   |  1.392 |  28.550 |   29.479 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/A       |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX4   |  0.000 |  28.550 |   29.479 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/Q       |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | IN_5VX4   |  2.350 |  30.901 |   31.829 | 
     | Filter_1_1/g17785/D                     |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | AN22_5VX2 |  0.028 |  30.929 |   31.858 | 
     | Filter_1_1/g17785/Q                     |   ^   | Filter_1_1/n_266                | AN22_5VX2 |  2.371 |  33.300 |   34.229 | 
     | Filter_1_1/g17211/A                     |   ^   | Filter_1_1/n_266                | NA2_5VX1  |  0.000 |  33.301 |   34.229 | 
     | Filter_1_1/g17211/Q                     |   v   | Filter_1_1/n_643                | NA2_5VX1  |  0.433 |  33.733 |   34.662 | 
     | Filter_1_1/FE_PHC605_n_643/A            |   v   | Filter_1_1/n_643                | DLY4_5VX1 |  0.083 |  33.816 |   34.745 | 
     | Filter_1_1/FE_PHC605_n_643/Q            |   v   | Filter_1_1/FE_PHN605_n_643      | DLY4_5VX1 | 11.792 |  45.608 |   46.537 | 
     | Filter_1_1/delayMatch3_reg_reg[0][13]/D |   v   | Filter_1_1/FE_PHN605_n_643      | DFRQ_5VX2 |  0.074 |  45.683 |   46.611 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -0.928 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -0.928 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.712 |   0.712 |   -0.216 | 
     | clk__L2_I3/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.014 |   0.726 |   -0.203 | 
     | clk__L2_I3/Q                            |   ^   | clk__L2_N3  | IN_5VX16  | 0.822 |   1.547 |    0.619 | 
     | clk__L3_I6/A                            |   ^   | clk__L2_N3  | BU_5VX16  | 0.010 |   1.558 |    0.630 | 
     | clk__L3_I6/Q                            |   ^   | clk__L3_N6  | BU_5VX16  | 0.421 |   1.978 |    1.050 | 
     | clk__L4_I13/A                           |   ^   | clk__L3_N6  | BU_5VX16  | 0.004 |   1.983 |    1.054 | 
     | clk__L4_I13/Q                           |   ^   | clk__L4_N13 | BU_5VX16  | 0.525 |   2.508 |    1.579 | 
     | Filter_1_1/delayMatch3_reg_reg[0][13]/C |   ^   | clk__L4_N13 | DFRQ_5VX2 | 0.032 |   2.540 |    1.612 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin Filter_1_1/delayMatch3_reg_reg[0][5]/C 
Endpoint:   Filter_1_1/delayMatch3_reg_reg[0][5]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: reset                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.572
- Setup                         0.951
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.621
- Arrival Time                 45.678
= Slack Time                    0.943
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |               Net               |   Cell    |  Delay | Arrival | Required | 
     |                                        |       |                                 |           |        |  Time   |   Time   | 
     |----------------------------------------+-------+---------------------------------+-----------+--------+---------+----------| 
     | reset                                  |   ^   | reset                           |           |        |   0.000 |    0.943 | 
     | FE_PHC4939_reset/A                     |   ^   | reset                           | BU_5VX16  |  0.009 |   0.009 |    0.952 | 
     | FE_PHC4939_reset/Q                     |   ^   | FE_PHN4939_reset                | BU_5VX16  |  0.418 |   0.427 |    1.370 | 
     | FE_PHC2877_reset/A                     |   ^   | FE_PHN4939_reset                | DLY2_5VX1 |  0.017 |   0.444 |    1.387 | 
     | FE_PHC2877_reset/Q                     |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  5.139 |   5.583 |    6.525 | 
     | FE_PHC2874_reset/A                     |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  0.000 |   5.583 |    6.526 | 
     | FE_PHC2874_reset/Q                     |   ^   | FE_PHN2874_reset                | DLY2_5VX1 |  5.277 |  10.859 |   11.802 | 
     | FE_PHC2876_reset/A                     |   ^   | FE_PHN2874_reset                | DLY1_5VX1 |  0.001 |  10.860 |   11.803 | 
     | FE_PHC2876_reset/Q                     |   ^   | FE_PHN2876_reset                | DLY1_5VX1 |  2.488 |  13.348 |   14.291 | 
     | FE_PHC2867_reset/A                     |   ^   | FE_PHN2876_reset                | DLY2_5VX1 |  0.000 |  13.349 |   14.291 | 
     | FE_PHC2867_reset/Q                     |   ^   | FE_PHN2867_reset                | DLY2_5VX1 |  5.824 |  19.173 |   20.115 | 
     | FE_OFC4_reset/A                        |   ^   | FE_PHN2867_reset                | IN_5VX1   |  0.003 |  19.175 |   20.118 | 
     | FE_OFC4_reset/Q                        |   v   | FE_OFN4_reset                   | IN_5VX1   |  2.232 |  21.407 |   22.350 | 
     | FE_OFC7_reset/A                        |   v   | FE_OFN4_reset                   | IN_5VX3   |  0.003 |  21.410 |   22.353 | 
     | FE_OFC7_reset/Q                        |   ^   | FE_OFN7_reset                   | IN_5VX3   |  3.457 |  24.867 |   25.810 | 
     | Filter_1_1/g12164/B                    |   ^   | FE_OFN7_reset                   | NO2_5VX4  |  0.063 |  24.930 |   25.872 | 
     | Filter_1_1/g12164/Q                    |   v   | Filter_1_1/n_20296_BAR          | NO2_5VX4  |  2.145 |  27.075 |   28.017 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/A      |   v   | Filter_1_1/n_20296_BAR          | IN_5VX0   |  0.084 |  27.158 |   28.101 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/Q      |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX0   |  1.392 |  28.550 |   29.493 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/A      |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX4   |  0.000 |  28.550 |   29.493 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/Q      |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | IN_5VX4   |  2.350 |  30.901 |   31.843 | 
     | Filter_1_1/g17795/D                    |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | AN22_5VX1 |  0.057 |  30.958 |   31.901 | 
     | Filter_1_1/g17795/Q                    |   ^   | Filter_1_1/n_255                | AN22_5VX1 |  1.500 |  32.458 |   33.401 | 
     | Filter_1_1/g17223/A                    |   ^   | Filter_1_1/n_255                | NA2_5VX1  |  0.000 |  32.458 |   33.401 | 
     | Filter_1_1/g17223/Q                    |   v   | Filter_1_1/n_632                | NA2_5VX1  |  0.777 |  33.236 |   34.178 | 
     | Filter_1_1/FE_PHC681_n_632/A           |   v   | Filter_1_1/n_632                | DLY4_5VX1 |  0.213 |  33.449 |   34.392 | 
     | Filter_1_1/FE_PHC681_n_632/Q           |   v   | Filter_1_1/FE_PHN681_n_632      | DLY4_5VX1 | 12.119 |  45.568 |   46.511 | 
     | Filter_1_1/delayMatch3_reg_reg[0][5]/D |   v   | Filter_1_1/FE_PHN681_n_632      | DFRQ_5VX4 |  0.110 |  45.678 |   46.621 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -0.943 | 
     | clk__L1_I0/A                           |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.943 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0 | IN_5VX16  | 0.712 |   0.712 |   -0.231 | 
     | clk__L2_I0/A                           |   v   | clk__L1_N0 | IN_5VX16  | 0.014 |   0.726 |   -0.217 | 
     | clk__L2_I0/Q                           |   ^   | clk__L2_N0 | IN_5VX16  | 0.792 |   1.517 |    0.575 | 
     | clk__L3_I0/A                           |   ^   | clk__L2_N0 | BU_5VX16  | 0.002 |   1.519 |    0.577 | 
     | clk__L3_I0/Q                           |   ^   | clk__L3_N0 | BU_5VX16  | 0.472 |   1.991 |    1.048 | 
     | clk__L4_I2/A                           |   ^   | clk__L3_N0 | BU_5VX16  | 0.011 |   2.002 |    1.060 | 
     | clk__L4_I2/Q                           |   ^   | clk__L4_N2 | BU_5VX16  | 0.541 |   2.543 |    1.600 | 
     | Filter_1_1/delayMatch3_reg_reg[0][5]/C |   ^   | clk__L4_N2 | DFRQ_5VX4 | 0.029 |   2.572 |    1.629 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin Filter_1_1/SectIn4_out1_reg[11]/C 
Endpoint:   Filter_1_1/SectIn4_out1_reg[11]/D (v) checked with  leading edge of 
'clk'
Beginpoint: reset                             (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.566
- Setup                         0.941
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.625
- Arrival Time                 45.641
= Slack Time                    0.983
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |               Net               |   Cell    |  Delay | Arrival | Required | 
     |                                   |       |                                 |           |        |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------------+-----------+--------+---------+----------| 
     | reset                             |   ^   | reset                           |           |        |   0.000 |    0.983 | 
     | FE_PHC4939_reset/A                |   ^   | reset                           | BU_5VX16  |  0.009 |   0.009 |    0.992 | 
     | FE_PHC4939_reset/Q                |   ^   | FE_PHN4939_reset                | BU_5VX16  |  0.418 |   0.427 |    1.410 | 
     | FE_PHC2877_reset/A                |   ^   | FE_PHN4939_reset                | DLY2_5VX1 |  0.017 |   0.444 |    1.427 | 
     | FE_PHC2877_reset/Q                |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  5.139 |   5.583 |    6.566 | 
     | FE_PHC2874_reset/A                |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  0.000 |   5.583 |    6.566 | 
     | FE_PHC2874_reset/Q                |   ^   | FE_PHN2874_reset                | DLY2_5VX1 |  5.277 |  10.859 |   11.843 | 
     | FE_PHC2876_reset/A                |   ^   | FE_PHN2874_reset                | DLY1_5VX1 |  0.001 |  10.860 |   11.843 | 
     | FE_PHC2876_reset/Q                |   ^   | FE_PHN2876_reset                | DLY1_5VX1 |  2.488 |  13.348 |   14.332 | 
     | FE_PHC2867_reset/A                |   ^   | FE_PHN2876_reset                | DLY2_5VX1 |  0.000 |  13.349 |   14.332 | 
     | FE_PHC2867_reset/Q                |   ^   | FE_PHN2867_reset                | DLY2_5VX1 |  5.824 |  19.173 |   20.156 | 
     | FE_OFC4_reset/A                   |   ^   | FE_PHN2867_reset                | IN_5VX1   |  0.003 |  19.175 |   20.158 | 
     | FE_OFC4_reset/Q                   |   v   | FE_OFN4_reset                   | IN_5VX1   |  2.232 |  21.407 |   22.390 | 
     | FE_OFC7_reset/A                   |   v   | FE_OFN4_reset                   | IN_5VX3   |  0.003 |  21.410 |   22.393 | 
     | FE_OFC7_reset/Q                   |   ^   | FE_OFN7_reset                   | IN_5VX3   |  3.457 |  24.867 |   25.850 | 
     | Filter_1_1/g12164/B               |   ^   | FE_OFN7_reset                   | NO2_5VX4  |  0.063 |  24.930 |   25.913 | 
     | Filter_1_1/g12164/Q               |   v   | Filter_1_1/n_20296_BAR          | NO2_5VX4  |  2.145 |  27.075 |   28.058 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/A |   v   | Filter_1_1/n_20296_BAR          | IN_5VX0   |  0.084 |  27.158 |   28.142 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/Q |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX0   |  1.392 |  28.550 |   29.533 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/A |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX4   |  0.000 |  28.550 |   29.533 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/Q |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | IN_5VX4   |  2.350 |  30.901 |   31.884 | 
     | Filter_1_1/g18237/D               |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | AO22_5VX1 |  0.277 |  31.178 |   32.161 | 
     | Filter_1_1/g18237/Q               |   v   | Filter_1_1/n_726                | AO22_5VX1 |  2.284 |  33.462 |   34.445 | 
     | Filter_1_1/FE_PHC451_n_726/A      |   v   | Filter_1_1/n_726                | DLY4_5VX1 |  0.128 |  33.590 |   34.573 | 
     | Filter_1_1/FE_PHC451_n_726/Q      |   v   | Filter_1_1/FE_PHN451_n_726      | DLY4_5VX1 | 11.848 |  45.438 |   46.421 | 
     | Filter_1_1/SectIn4_out1_reg[11]/D |   v   | Filter_1_1/FE_PHN451_n_726      | DFRQ_5VX4 |  0.204 |  45.641 |   46.625 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk         |           |       |   0.000 |   -0.983 | 
     | clk__L1_I0/A                      |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -0.983 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0  | IN_5VX16  | 0.712 |   0.712 |   -0.271 | 
     | clk__L2_I2/A                      |   v   | clk__L1_N0  | IN_5VX16  | 0.014 |   0.726 |   -0.257 | 
     | clk__L2_I2/Q                      |   ^   | clk__L2_N2  | IN_5VX16  | 0.816 |   1.541 |    0.558 | 
     | clk__L3_I5/A                      |   ^   | clk__L2_N2  | BU_5VX16  | 0.010 |   1.551 |    0.568 | 
     | clk__L3_I5/Q                      |   ^   | clk__L3_N5  | BU_5VX16  | 0.447 |   1.998 |    1.015 | 
     | clk__L4_I11/A                     |   ^   | clk__L3_N5  | BU_5VX16  | 0.008 |   2.006 |    1.023 | 
     | clk__L4_I11/Q                     |   ^   | clk__L4_N11 | BU_5VX16  | 0.537 |   2.543 |    1.560 | 
     | Filter_1_1/SectIn4_out1_reg[11]/C |   ^   | clk__L4_N11 | DFRQ_5VX4 | 0.023 |   2.566 |    1.583 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin Filter_1_1/delayMatch3_reg_reg[0][1]/C 
Endpoint:   Filter_1_1/delayMatch3_reg_reg[0][1]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: reset                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.569
- Setup                         0.917
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.652
- Arrival Time                 45.664
= Slack Time                    0.988
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |               Net               |   Cell    |  Delay | Arrival | Required | 
     |                                        |       |                                 |           |        |  Time   |   Time   | 
     |----------------------------------------+-------+---------------------------------+-----------+--------+---------+----------| 
     | reset                                  |   ^   | reset                           |           |        |   0.000 |    0.988 | 
     | FE_PHC4939_reset/A                     |   ^   | reset                           | BU_5VX16  |  0.009 |   0.009 |    0.997 | 
     | FE_PHC4939_reset/Q                     |   ^   | FE_PHN4939_reset                | BU_5VX16  |  0.418 |   0.427 |    1.415 | 
     | FE_PHC2877_reset/A                     |   ^   | FE_PHN4939_reset                | DLY2_5VX1 |  0.017 |   0.444 |    1.432 | 
     | FE_PHC2877_reset/Q                     |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  5.139 |   5.583 |    6.571 | 
     | FE_PHC2874_reset/A                     |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  0.000 |   5.583 |    6.571 | 
     | FE_PHC2874_reset/Q                     |   ^   | FE_PHN2874_reset                | DLY2_5VX1 |  5.277 |  10.860 |   11.847 | 
     | FE_PHC2876_reset/A                     |   ^   | FE_PHN2874_reset                | DLY1_5VX1 |  0.001 |  10.860 |   11.848 | 
     | FE_PHC2876_reset/Q                     |   ^   | FE_PHN2876_reset                | DLY1_5VX1 |  2.488 |  13.349 |   14.336 | 
     | FE_PHC2867_reset/A                     |   ^   | FE_PHN2876_reset                | DLY2_5VX1 |  0.000 |  13.349 |   14.337 | 
     | FE_PHC2867_reset/Q                     |   ^   | FE_PHN2867_reset                | DLY2_5VX1 |  5.824 |  19.173 |   20.160 | 
     | FE_OFC4_reset/A                        |   ^   | FE_PHN2867_reset                | IN_5VX1   |  0.003 |  19.175 |   20.163 | 
     | FE_OFC4_reset/Q                        |   v   | FE_OFN4_reset                   | IN_5VX1   |  2.232 |  21.407 |   22.395 | 
     | FE_OFC7_reset/A                        |   v   | FE_OFN4_reset                   | IN_5VX3   |  0.003 |  21.410 |   22.398 | 
     | FE_OFC7_reset/Q                        |   ^   | FE_OFN7_reset                   | IN_5VX3   |  3.457 |  24.867 |   25.855 | 
     | Filter_1_1/g12164/B                    |   ^   | FE_OFN7_reset                   | NO2_5VX4  |  0.063 |  24.930 |   25.918 | 
     | Filter_1_1/g12164/Q                    |   v   | Filter_1_1/n_20296_BAR          | NO2_5VX4  |  2.145 |  27.075 |   28.063 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/A      |   v   | Filter_1_1/n_20296_BAR          | IN_5VX0   |  0.084 |  27.158 |   28.146 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/Q      |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX0   |  1.392 |  28.550 |   29.538 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/A      |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX4   |  0.000 |  28.550 |   29.538 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/Q      |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | IN_5VX4   |  2.350 |  30.901 |   31.889 | 
     | Filter_1_1/g17791/D                    |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | AN22_5VX1 |  0.058 |  30.958 |   31.946 | 
     | Filter_1_1/g17791/Q                    |   ^   | Filter_1_1/n_259                | AN22_5VX1 |  1.482 |  32.440 |   33.428 | 
     | Filter_1_1/FE_PHC1533_n_259/A          |   ^   | Filter_1_1/n_259                | BU_5VX1   |  0.000 |  32.440 |   33.428 | 
     | Filter_1_1/FE_PHC1533_n_259/Q          |   ^   | Filter_1_1/FE_PHN1533_n_259     | BU_5VX1   |  0.594 |  33.035 |   34.022 | 
     | Filter_1_1/FE_PHC2136_n_259/A          |   ^   | Filter_1_1/FE_PHN1533_n_259     | BU_5VX1   |  0.000 |  33.035 |   34.023 | 
     | Filter_1_1/FE_PHC2136_n_259/Q          |   ^   | Filter_1_1/FE_PHN2136_n_259     | BU_5VX1   |  0.484 |  33.518 |   34.506 | 
     | Filter_1_1/g17219/A                    |   ^   | Filter_1_1/FE_PHN2136_n_259     | NA2_5VX1  |  0.000 |  33.518 |   34.506 | 
     | Filter_1_1/g17219/Q                    |   v   | Filter_1_1/n_636                | NA2_5VX1  |  0.336 |  33.854 |   34.842 | 
     | Filter_1_1/FE_PHC608_n_636/A           |   v   | Filter_1_1/n_636                | DLY4_5VX1 |  0.042 |  33.896 |   34.884 | 
     | Filter_1_1/FE_PHC608_n_636/Q           |   v   | Filter_1_1/FE_PHN608_n_636      | DLY4_5VX1 | 11.665 |  45.560 |   46.548 | 
     | Filter_1_1/delayMatch3_reg_reg[0][1]/D |   v   | Filter_1_1/FE_PHN608_n_636      | DFRQ_5VX2 |  0.104 |  45.664 |   46.652 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -0.988 | 
     | clk__L1_I0/A                           |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.988 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0 | IN_5VX16  | 0.712 |   0.712 |   -0.276 | 
     | clk__L2_I1/A                           |   v   | clk__L1_N0 | IN_5VX16  | 0.014 |   0.726 |   -0.262 | 
     | clk__L2_I1/Q                           |   ^   | clk__L2_N1 | IN_5VX16  | 0.820 |   1.546 |    0.558 | 
     | clk__L3_I2/A                           |   ^   | clk__L2_N1 | BU_5VX16  | 0.010 |   1.556 |    0.568 | 
     | clk__L3_I2/Q                           |   ^   | clk__L3_N2 | BU_5VX16  | 0.450 |   2.006 |    1.018 | 
     | clk__L4_I5/A                           |   ^   | clk__L3_N2 | BU_5VX16  | 0.008 |   2.014 |    1.026 | 
     | clk__L4_I5/Q                           |   ^   | clk__L4_N5 | BU_5VX16  | 0.534 |   2.548 |    1.560 | 
     | Filter_1_1/delayMatch3_reg_reg[0][1]/C |   ^   | clk__L4_N5 | DFRQ_5VX2 | 0.022 |   2.569 |    1.582 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin Filter_1_1/delayMatch6_reg_reg[0][17]/C 
Endpoint:   Filter_1_1/delayMatch6_reg_reg[0][17]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: reset                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.576
- Setup                         0.949
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.627
- Arrival Time                 45.622
= Slack Time                    1.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net               |   Cell    |  Delay | Arrival | Required | 
     |                                         |       |                                 |           |        |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------------+-----------+--------+---------+----------| 
     | reset                                   |   ^   | reset                           |           |        |   0.000 |    1.006 | 
     | FE_PHC4939_reset/A                      |   ^   | reset                           | BU_5VX16  |  0.009 |   0.009 |    1.015 | 
     | FE_PHC4939_reset/Q                      |   ^   | FE_PHN4939_reset                | BU_5VX16  |  0.418 |   0.427 |    1.433 | 
     | FE_PHC2877_reset/A                      |   ^   | FE_PHN4939_reset                | DLY2_5VX1 |  0.017 |   0.444 |    1.450 | 
     | FE_PHC2877_reset/Q                      |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  5.139 |   5.583 |    6.589 | 
     | FE_PHC2874_reset/A                      |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  0.000 |   5.583 |    6.589 | 
     | FE_PHC2874_reset/Q                      |   ^   | FE_PHN2874_reset                | DLY2_5VX1 |  5.277 |  10.859 |   11.865 | 
     | FE_PHC2876_reset/A                      |   ^   | FE_PHN2874_reset                | DLY1_5VX1 |  0.001 |  10.860 |   11.866 | 
     | FE_PHC2876_reset/Q                      |   ^   | FE_PHN2876_reset                | DLY1_5VX1 |  2.488 |  13.348 |   14.354 | 
     | FE_PHC2867_reset/A                      |   ^   | FE_PHN2876_reset                | DLY2_5VX1 |  0.000 |  13.349 |   14.354 | 
     | FE_PHC2867_reset/Q                      |   ^   | FE_PHN2867_reset                | DLY2_5VX1 |  5.824 |  19.173 |   20.178 | 
     | FE_OFC4_reset/A                         |   ^   | FE_PHN2867_reset                | IN_5VX1   |  0.003 |  19.175 |   20.181 | 
     | FE_OFC4_reset/Q                         |   v   | FE_OFN4_reset                   | IN_5VX1   |  2.232 |  21.407 |   22.413 | 
     | FE_OFC7_reset/A                         |   v   | FE_OFN4_reset                   | IN_5VX3   |  0.003 |  21.410 |   22.416 | 
     | FE_OFC7_reset/Q                         |   ^   | FE_OFN7_reset                   | IN_5VX3   |  3.457 |  24.867 |   25.873 | 
     | Filter_1_1/g12164/B                     |   ^   | FE_OFN7_reset                   | NO2_5VX4  |  0.063 |  24.930 |   25.935 | 
     | Filter_1_1/g12164/Q                     |   v   | Filter_1_1/n_20296_BAR          | NO2_5VX4  |  2.145 |  27.075 |   28.080 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/A       |   v   | Filter_1_1/n_20296_BAR          | IN_5VX0   |  0.084 |  27.158 |   28.164 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/Q       |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX0   |  1.392 |  28.550 |   29.556 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/A       |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX4   |  0.000 |  28.550 |   29.556 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/Q       |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | IN_5VX4   |  2.350 |  30.901 |   31.906 | 
     | Filter_1_1/g17819/D                     |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | AN22_5VX1 |  0.242 |  31.142 |   32.148 | 
     | Filter_1_1/g17819/Q                     |   ^   | Filter_1_1/n_220                | AN22_5VX1 |  1.530 |  32.672 |   33.678 | 
     | Filter_1_1/g17236/A                     |   ^   | Filter_1_1/n_220                | NA2_5VX1  |  0.000 |  32.672 |   33.678 | 
     | Filter_1_1/g17236/Q                     |   v   | Filter_1_1/n_598                | NA2_5VX1  |  0.705 |  33.377 |   34.383 | 
     | Filter_1_1/FE_PHC613_n_598/A            |   v   | Filter_1_1/n_598                | DLY4_5VX1 |  0.114 |  33.492 |   34.498 | 
     | Filter_1_1/FE_PHC613_n_598/Q            |   v   | Filter_1_1/FE_PHN613_n_598      | DLY4_5VX1 | 11.942 |  45.433 |   46.439 | 
     | Filter_1_1/delayMatch6_reg_reg[0][17]/D |   v   | Filter_1_1/FE_PHN613_n_598      | DFRQ_5VX2 |  0.188 |  45.622 |   46.627 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   -1.006 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.006 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.712 |   0.712 |   -0.294 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.014 |   0.726 |   -0.280 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.816 |   1.541 |    0.536 | 
     | clk__L3_I4/A                            |   ^   | clk__L2_N2 | BU_5VX12  | 0.010 |   1.551 |    0.545 | 
     | clk__L3_I4/Q                            |   ^   | clk__L3_N4 | BU_5VX12  | 0.467 |   2.018 |    1.012 | 
     | clk__L4_I9/A                            |   ^   | clk__L3_N4 | BU_5VX16  | 0.007 |   2.025 |    1.019 | 
     | clk__L4_I9/Q                            |   ^   | clk__L4_N9 | BU_5VX16  | 0.533 |   2.558 |    1.552 | 
     | Filter_1_1/delayMatch6_reg_reg[0][17]/C |   ^   | clk__L4_N9 | DFRQ_5VX2 | 0.019 |   2.576 |    1.570 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Filter_1_1/delayMatch6_reg_reg[0][14]/C 
Endpoint:   Filter_1_1/delayMatch6_reg_reg[0][14]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: reset                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          2.576
- Setup                         0.958
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                46.618
- Arrival Time                 45.612
= Slack Time                    1.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net               |   Cell    |  Delay | Arrival | Required | 
     |                                         |       |                                 |           |        |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------------+-----------+--------+---------+----------| 
     | reset                                   |   ^   | reset                           |           |        |   0.000 |    1.006 | 
     | FE_PHC4939_reset/A                      |   ^   | reset                           | BU_5VX16  |  0.009 |   0.009 |    1.015 | 
     | FE_PHC4939_reset/Q                      |   ^   | FE_PHN4939_reset                | BU_5VX16  |  0.418 |   0.427 |    1.433 | 
     | FE_PHC2877_reset/A                      |   ^   | FE_PHN4939_reset                | DLY2_5VX1 |  0.017 |   0.444 |    1.450 | 
     | FE_PHC2877_reset/Q                      |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  5.139 |   5.583 |    6.589 | 
     | FE_PHC2874_reset/A                      |   ^   | FE_PHN2877_reset                | DLY2_5VX1 |  0.000 |   5.583 |    6.589 | 
     | FE_PHC2874_reset/Q                      |   ^   | FE_PHN2874_reset                | DLY2_5VX1 |  5.277 |  10.859 |   11.866 | 
     | FE_PHC2876_reset/A                      |   ^   | FE_PHN2874_reset                | DLY1_5VX1 |  0.001 |  10.860 |   11.866 | 
     | FE_PHC2876_reset/Q                      |   ^   | FE_PHN2876_reset                | DLY1_5VX1 |  2.488 |  13.348 |   14.355 | 
     | FE_PHC2867_reset/A                      |   ^   | FE_PHN2876_reset                | DLY2_5VX1 |  0.000 |  13.349 |   14.355 | 
     | FE_PHC2867_reset/Q                      |   ^   | FE_PHN2867_reset                | DLY2_5VX1 |  5.824 |  19.173 |   20.179 | 
     | FE_OFC4_reset/A                         |   ^   | FE_PHN2867_reset                | IN_5VX1   |  0.003 |  19.175 |   20.181 | 
     | FE_OFC4_reset/Q                         |   v   | FE_OFN4_reset                   | IN_5VX1   |  2.232 |  21.407 |   22.413 | 
     | FE_OFC7_reset/A                         |   v   | FE_OFN4_reset                   | IN_5VX3   |  0.003 |  21.410 |   22.416 | 
     | FE_OFC7_reset/Q                         |   ^   | FE_OFN7_reset                   | IN_5VX3   |  3.457 |  24.867 |   25.873 | 
     | Filter_1_1/g12164/B                     |   ^   | FE_OFN7_reset                   | NO2_5VX4  |  0.063 |  24.930 |   25.936 | 
     | Filter_1_1/g12164/Q                     |   v   | Filter_1_1/n_20296_BAR          | NO2_5VX4  |  2.145 |  27.075 |   28.081 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/A       |   v   | Filter_1_1/n_20296_BAR          | IN_5VX0   |  0.084 |  27.158 |   28.164 | 
     | Filter_1_1/FE_OFC22_n_20296_BAR/Q       |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX0   |  1.392 |  28.550 |   29.556 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/A       |   ^   | Filter_1_1/FE_OFN22_n_20296_BAR | IN_5VX4   |  0.000 |  28.550 |   29.556 | 
     | Filter_1_1/FE_OFC23_n_20296_BAR/Q       |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | IN_5VX4   |  2.350 |  30.901 |   31.907 | 
     | Filter_1_1/g17814/D                     |   v   | Filter_1_1/FE_OFN23_n_20296_BAR | AN22_5VX1 |  0.247 |  31.148 |   32.154 | 
     | Filter_1_1/g17814/Q                     |   ^   | Filter_1_1/n_223                | AN22_5VX1 |  1.504 |  32.652 |   33.658 | 
     | Filter_1_1/g17232/A                     |   ^   | Filter_1_1/n_223                | NA2_5VX1  |  0.000 |  32.652 |   33.658 | 
     | Filter_1_1/g17232/Q                     |   v   | Filter_1_1/n_601                | NA2_5VX1  |  0.664 |  33.316 |   34.322 | 
     | Filter_1_1/FE_PHC611_n_601/A            |   v   | Filter_1_1/n_601                | DLY4_5VX1 |  0.147 |  33.463 |   34.469 | 
     | Filter_1_1/FE_PHC611_n_601/Q            |   v   | Filter_1_1/FE_PHN611_n_601      | DLY4_5VX1 | 11.981 |  45.444 |   46.450 | 
     | Filter_1_1/delayMatch6_reg_reg[0][14]/D |   v   | Filter_1_1/FE_PHN611_n_601      | DFRQ_5VX2 |  0.168 |  45.612 |   46.618 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   -1.006 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -1.006 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.712 |   0.712 |   -0.294 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.014 |   0.726 |   -0.280 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.816 |   1.541 |    0.535 | 
     | clk__L3_I4/A                            |   ^   | clk__L2_N2 | BU_5VX12  | 0.010 |   1.551 |    0.545 | 
     | clk__L3_I4/Q                            |   ^   | clk__L3_N4 | BU_5VX12  | 0.467 |   2.018 |    1.012 | 
     | clk__L4_I9/A                            |   ^   | clk__L3_N4 | BU_5VX16  | 0.007 |   2.025 |    1.019 | 
     | clk__L4_I9/Q                            |   ^   | clk__L4_N9 | BU_5VX16  | 0.533 |   2.558 |    1.552 | 
     | Filter_1_1/delayMatch6_reg_reg[0][14]/C |   ^   | clk__L4_N9 | DFRQ_5VX2 | 0.019 |   2.576 |    1.570 | 
     +-------------------------------------------------------------------------------------------------------+ 

