Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Oct 29 12:19:58 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_security_timing_summary_routed.rpt -pb my_security_timing_summary_routed.pb -rpx my_security_timing_summary_routed.rpx -warn_on_violation
| Design       : my_security
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (102)
5. checking no_input_delay (6)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tick_0/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (102)
--------------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  109          inf        0.000                      0                  109           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           109 Endpoints
Min Delay           109 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_FSMsec_0/FSM_sequential_FSM_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.448ns  (logic 4.111ns (55.197%)  route 3.337ns (44.803%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE                         0.000     0.000 r  my_FSMsec_0/FSM_sequential_FSM_State_reg[1]/C
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_FSMsec_0/FSM_sequential_FSM_State_reg[1]/Q
                         net (fo=10, routed)          0.824     1.280    my_FSMsec_0/FSM_State__0[1]
    SLICE_X43Y37         LUT2 (Prop_lut2_I0_O)        0.124     1.404 r  my_FSMsec_0/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.513     3.917    AN_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.531     7.448 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.448    AN[5]
    W16                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_FSMsec_0/FSM_sequential_FSM_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.181ns  (logic 4.420ns (61.554%)  route 2.761ns (38.446%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE                         0.000     0.000 r  my_FSMsec_0/FSM_sequential_FSM_State_reg[1]/C
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_FSMsec_0/FSM_sequential_FSM_State_reg[1]/Q
                         net (fo=10, routed)          0.824     1.280    my_FSMsec_0/FSM_State__0[1]
    SLICE_X43Y37         LUT2 (Prop_lut2_I1_O)        0.150     1.430 r  my_FSMsec_0/AN_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.937     3.367    AN_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.814     7.181 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.181    AN[3]
    T10                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_FSMsec_0/FSM_sequential_FSM_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.148ns  (logic 4.446ns (62.197%)  route 2.702ns (37.803%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE                         0.000     0.000 r  my_FSMsec_0/FSM_sequential_FSM_State_reg[1]/C
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_FSMsec_0/FSM_sequential_FSM_State_reg[1]/Q
                         net (fo=10, routed)          0.824     1.280    my_FSMsec_0/FSM_State__0[1]
    SLICE_X43Y37         LUT2 (Prop_lut2_I1_O)        0.150     1.430 r  my_FSMsec_0/AN_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.878     3.308    AN_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.840     7.148 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.148    AN[0]
    W14                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_FSMsec_0/FSM_sequential_FSM_State_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.734ns  (logic 3.982ns (59.127%)  route 2.753ns (40.873%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE                         0.000     0.000 r  my_FSMsec_0/FSM_sequential_FSM_State_reg[0]/C
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_FSMsec_0/FSM_sequential_FSM_State_reg[0]/Q
                         net (fo=11, routed)          2.753     3.209    AN_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         3.526     6.734 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.734    AN[4]
    V16                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_FSMsec_0/FSM_sequential_FSM_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.719ns  (logic 4.167ns (62.023%)  route 2.552ns (37.977%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE                         0.000     0.000 r  my_FSMsec_0/FSM_sequential_FSM_State_reg[1]/C
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_FSMsec_0/FSM_sequential_FSM_State_reg[1]/Q
                         net (fo=10, routed)          0.841     1.297    my_FSMsec_0/FSM_State__0[1]
    SLICE_X43Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.421 r  my_FSMsec_0/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.711     3.132    AN_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         3.587     6.719 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.719    AN[6]
    V12                                                               r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_FSMsec_0/FSM_sequential_FSM_State_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.713ns  (logic 4.200ns (62.561%)  route 2.513ns (37.439%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE                         0.000     0.000 r  my_FSMsec_0/FSM_sequential_FSM_State_reg[1]/C
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_FSMsec_0/FSM_sequential_FSM_State_reg[1]/Q
                         net (fo=10, routed)          0.846     1.302    my_FSMsec_0/FSM_State__0[1]
    SLICE_X43Y46         LUT2 (Prop_lut2_I0_O)        0.124     1.426 r  my_FSMsec_0/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     3.093    AN_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.620     6.713 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.713    AN[2]
    T11                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_FSMsec_0/alarm_siren_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            alarm_siren
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.879ns  (logic 3.995ns (67.955%)  route 1.884ns (32.045%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE                         0.000     0.000 r  my_FSMsec_0/alarm_siren_reg/C
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_FSMsec_0/alarm_siren_reg/Q
                         net (fo=1, routed)           1.884     2.340    alarm_siren_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.539     5.879 r  alarm_siren_OBUF_inst/O
                         net (fo=0)                   0.000     5.879    alarm_siren
    M15                                                               r  alarm_siren (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tick_0/tick_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.638ns  (logic 1.622ns (28.773%)  route 4.016ns (71.227%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 f  rst_IBUF_inst/O
                         net (fo=37, routed)          4.016     5.514    tick_0/rst_IBUF
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     5.638 r  tick_0/tick_i_1/O
                         net (fo=1, routed)           0.000     5.638    tick_0/tick_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  tick_0/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad[1]
                            (input port)
  Destination:            my_FSMsec_0/FSM_sequential_FSM_State_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.626ns  (logic 1.723ns (30.629%)  route 3.903ns (69.371%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  keypad[1] (IN)
                         net (fo=0)                   0.000     0.000    keypad[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  keypad_IBUF[1]_inst/O
                         net (fo=4, routed)           3.237     4.712    my_FSMsec_0/keypad_IBUF[1]
    SLICE_X43Y44         LUT4 (Prop_lut4_I1_O)        0.124     4.836 f  my_FSMsec_0/FSM_sequential_FSM_State[0]_i_3/O
                         net (fo=1, routed)           0.665     5.502    my_FSMsec_0/FSM_sequential_FSM_State[0]_i_3_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124     5.626 r  my_FSMsec_0/FSM_sequential_FSM_State[0]_i_1/O
                         net (fo=1, routed)           0.000     5.626    my_FSMsec_0/FSM_sequential_FSM_State[0]_i_1_n_0
    SLICE_X43Y44         FDRE                                         r  my_FSMsec_0/FSM_sequential_FSM_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad[1]
                            (input port)
  Destination:            my_FSMsec_0/FSM_sequential_FSM_State_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.620ns  (logic 1.723ns (30.659%)  route 3.897ns (69.341%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  keypad[1] (IN)
                         net (fo=0)                   0.000     0.000    keypad[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  keypad_IBUF[1]_inst/O
                         net (fo=4, routed)           3.230     4.705    my_FSMsec_0/keypad_IBUF[1]
    SLICE_X43Y44         LUT2 (Prop_lut2_I1_O)        0.124     4.829 r  my_FSMsec_0/FSM_sequential_FSM_State[1]_i_2/O
                         net (fo=1, routed)           0.667     5.496    my_FSMsec_0/FSM_sequential_FSM_State[1]_i_2_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.620 r  my_FSMsec_0/FSM_sequential_FSM_State[1]_i_1/O
                         net (fo=1, routed)           0.000     5.620    my_FSMsec_0/FSM_sequential_FSM_State[1]_i_1_n_0
    SLICE_X43Y44         FDRE                                         r  my_FSMsec_0/FSM_sequential_FSM_State_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_FSMsec_0/start_count_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_FSMsec_0/count_val_reg[28]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.199%)  route 0.152ns (51.801%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  my_FSMsec_0/start_count_reg/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_FSMsec_0/start_count_reg/Q
                         net (fo=33, routed)          0.152     0.293    my_FSMsec_0/start_count
    SLICE_X42Y45         FDRE                                         r  my_FSMsec_0/count_val_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_FSMsec_0/start_count_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_FSMsec_0/count_val_reg[29]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.199%)  route 0.152ns (51.801%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  my_FSMsec_0/start_count_reg/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_FSMsec_0/start_count_reg/Q
                         net (fo=33, routed)          0.152     0.293    my_FSMsec_0/start_count
    SLICE_X42Y45         FDRE                                         r  my_FSMsec_0/count_val_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_FSMsec_0/start_count_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_FSMsec_0/count_val_reg[30]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.199%)  route 0.152ns (51.801%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  my_FSMsec_0/start_count_reg/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_FSMsec_0/start_count_reg/Q
                         net (fo=33, routed)          0.152     0.293    my_FSMsec_0/start_count
    SLICE_X42Y45         FDRE                                         r  my_FSMsec_0/count_val_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_FSMsec_0/start_count_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_FSMsec_0/count_val_reg[31]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.199%)  route 0.152ns (51.801%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  my_FSMsec_0/start_count_reg/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_FSMsec_0/start_count_reg/Q
                         net (fo=33, routed)          0.152     0.293    my_FSMsec_0/start_count
    SLICE_X42Y45         FDRE                                         r  my_FSMsec_0/count_val_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_FSMsec_0/start_count_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_FSMsec_0/count_val_reg[24]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.464%)  route 0.156ns (52.536%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  my_FSMsec_0/start_count_reg/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_FSMsec_0/start_count_reg/Q
                         net (fo=33, routed)          0.156     0.297    my_FSMsec_0/start_count
    SLICE_X42Y44         FDRE                                         r  my_FSMsec_0/count_val_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_FSMsec_0/start_count_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_FSMsec_0/count_val_reg[25]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.464%)  route 0.156ns (52.536%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  my_FSMsec_0/start_count_reg/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_FSMsec_0/start_count_reg/Q
                         net (fo=33, routed)          0.156     0.297    my_FSMsec_0/start_count
    SLICE_X42Y44         FDRE                                         r  my_FSMsec_0/count_val_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_FSMsec_0/start_count_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_FSMsec_0/count_val_reg[26]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.464%)  route 0.156ns (52.536%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  my_FSMsec_0/start_count_reg/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_FSMsec_0/start_count_reg/Q
                         net (fo=33, routed)          0.156     0.297    my_FSMsec_0/start_count
    SLICE_X42Y44         FDRE                                         r  my_FSMsec_0/count_val_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_FSMsec_0/start_count_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_FSMsec_0/count_val_reg[27]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.464%)  route 0.156ns (52.536%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  my_FSMsec_0/start_count_reg/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_FSMsec_0/start_count_reg/Q
                         net (fo=33, routed)          0.156     0.297    my_FSMsec_0/start_count
    SLICE_X42Y44         FDRE                                         r  my_FSMsec_0/count_val_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_FSMsec_0/start_count_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_FSMsec_0/count_val_reg[20]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.177%)  route 0.210ns (59.823%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  my_FSMsec_0/start_count_reg/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_FSMsec_0/start_count_reg/Q
                         net (fo=33, routed)          0.210     0.351    my_FSMsec_0/start_count
    SLICE_X42Y43         FDRE                                         r  my_FSMsec_0/count_val_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_FSMsec_0/start_count_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_FSMsec_0/count_val_reg[21]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.177%)  route 0.210ns (59.823%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE                         0.000     0.000 r  my_FSMsec_0/start_count_reg/C
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_FSMsec_0/start_count_reg/Q
                         net (fo=33, routed)          0.210     0.351    my_FSMsec_0/start_count
    SLICE_X42Y43         FDRE                                         r  my_FSMsec_0/count_val_reg[21]/CE
  -------------------------------------------------------------------    -------------------





