<stg><name>single_block_AES_encrypt_aes_key_expansion</name>


<trans_list>

<trans id="227" from="1" to="2">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="2" to="3">
<condition id="68">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="2" to="5">
<condition id="67">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="3" to="4">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="4" to="2">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="5" to="6">
<condition id="73">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="6" to="7">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="7" to="8">
<condition id="76">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="7" to="15">
<condition id="77">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="8" to="8">
<condition id="79">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="8" to="9">
<condition id="80">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="9" to="10">
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="9" to="11">
<condition id="85">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="9" to="13">
<condition id="95">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="10" to="9">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="11" to="12">
<condition id="87">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="11" to="13">
<condition id="93">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="12" to="11">
<condition id="89">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="12" to="12">
<condition id="91">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="13" to="14">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="14" to="15">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="15" to="16">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="16" to="17">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="17" to="18">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="18" to="5">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i = phi i3 [ 0, %0 ], [ %i_7, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond1 = icmp eq i3 %i, -4

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_7 = add i3 %i, 1

]]></node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %.preheader, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="12" bw="2" op_0_bw="3">
<![CDATA[
:0  %tmp_23 = trunc i3 %i to i2

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  %tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_23, i2 0)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="64" op_0_bw="4">
<![CDATA[
:2  %tmp_4 = zext i4 %tmp_s to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %key_addr = getelementptr inbounds [16 x i8]* @key, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="key_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="8" op_0_bw="4">
<![CDATA[
:4  %key_load = load i8* %key_addr, align 4

]]></node>
<StgValue><ssdm name="key_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %tmp_5 = or i4 %tmp_s, 1

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="64" op_0_bw="4">
<![CDATA[
:8  %tmp_6 = zext i4 %tmp_5 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %key_addr_1 = getelementptr inbounds [16 x i8]* @key, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="key_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="4">
<![CDATA[
:10  %key_load_1 = load i8* %key_addr_1, align 1

]]></node>
<StgValue><ssdm name="key_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="8" op_0_bw="4">
<![CDATA[
:4  %key_load = load i8* %key_addr, align 4

]]></node>
<StgValue><ssdm name="key_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %w_addr = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="w_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  store i8 %key_load, i8* %w_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="4">
<![CDATA[
:10  %key_load_1 = load i8* %key_addr_1, align 1

]]></node>
<StgValue><ssdm name="key_load_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %w_addr_1 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="w_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  store i8 %key_load_1, i8* %w_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13  %tmp_7 = or i4 %tmp_s, 2

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="64" op_0_bw="4">
<![CDATA[
:14  %tmp_8 = zext i4 %tmp_7 to i64

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %key_addr_2 = getelementptr inbounds [16 x i8]* @key, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="key_addr_2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="4">
<![CDATA[
:16  %key_load_2 = load i8* %key_addr_2, align 2

]]></node>
<StgValue><ssdm name="key_load_2"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:19  %tmp_9 = or i4 %tmp_s, 3

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="4">
<![CDATA[
:20  %tmp_2 = zext i4 %tmp_9 to i64

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %key_addr_3 = getelementptr inbounds [16 x i8]* @key, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="key_addr_3"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="8" op_0_bw="4">
<![CDATA[
:22  %key_load_3 = load i8* %key_addr_3, align 1

]]></node>
<StgValue><ssdm name="key_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="4">
<![CDATA[
:16  %key_load_2 = load i8* %key_addr_2, align 2

]]></node>
<StgValue><ssdm name="key_load_2"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %w_addr_2 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="w_addr_2"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:18  store i8 %key_load_2, i8* %w_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="8" op_0_bw="4">
<![CDATA[
:22  %key_load_3 = load i8* %key_addr_3, align 1

]]></node>
<StgValue><ssdm name="key_load_3"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %w_addr_3 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="w_addr_3"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:24  store i8 %key_load_3, i8* %w_addr_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:0  %i_1 = phi i6 [ %i_11, %._crit_edge ], [ 4, %1 ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %exitcond = icmp eq i6 %i_1, -20

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond, label %8, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:0  %tmp_3 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %i_1, i2 0)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_10 = add i8 -4, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="8">
<![CDATA[
:2  %tmp_11 = zext i8 %tmp_10 to i64

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %w_addr_4 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="w_addr_4"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="8" op_0_bw="8">
<![CDATA[
:4  %tmp_52 = load i8* %w_addr_4, align 1

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_12 = add i8 -3, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="64" op_0_bw="8">
<![CDATA[
:6  %tmp_13 = zext i8 %tmp_12 to i64

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %w_addr_5 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="w_addr_5"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="8">
<![CDATA[
:8  %tmp_1 = load i8* %w_addr_5, align 1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="8" op_0_bw="8">
<![CDATA[
:4  %tmp_52 = load i8* %w_addr_4, align 1

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="8">
<![CDATA[
:8  %tmp_1 = load i8* %w_addr_5, align 1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %tmp_14 = add i8 -2, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="8">
<![CDATA[
:10  %tmp_15 = zext i8 %tmp_14 to i64

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %w_addr_6 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="w_addr_6"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="8" op_0_bw="8">
<![CDATA[
:12  %tmp_2_18 = load i8* %w_addr_6, align 1

]]></node>
<StgValue><ssdm name="tmp_2_18"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %tmp_16 = add i8 -1, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="64" op_0_bw="8">
<![CDATA[
:14  %tmp_17 = zext i8 %tmp_16 to i64

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %w_addr_7 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_17

]]></node>
<StgValue><ssdm name="w_addr_7"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="8">
<![CDATA[
:16  %tmp_3_1 = load i8* %w_addr_7, align 1

]]></node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="79" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="8" op_0_bw="8">
<![CDATA[
:12  %tmp_2_18 = load i8* %w_addr_6, align 1

]]></node>
<StgValue><ssdm name="tmp_2_18"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="8">
<![CDATA[
:16  %tmp_3_1 = load i8* %w_addr_7, align 1

]]></node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="2" op_0_bw="6">
<![CDATA[
:17  %tmp_44 = trunc i6 %i_1 to i2

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:18  %tmp_18 = icmp eq i2 %tmp_44, 0

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:19  br i1 %tmp_18, label %.preheader50, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader50:0  %write_flag_i = phi i1 [ %write_flag_1_i, %_ifconv.i ], [ false, %3 ]

]]></node>
<StgValue><ssdm name="write_flag_i"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader50:1  %w_3_read_assign_2 = phi i8 [ %w_3_read_assign_3, %_ifconv.i ], [ undef, %3 ]

]]></node>
<StgValue><ssdm name="w_3_read_assign_2"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader50:2  %tmp_2_1 = phi i8 [ %w_3_read_assign_5, %_ifconv.i ], [ %tmp_2_18, %3 ]

]]></node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader50:3  %tmp_1_1 = phi i8 [ %w_3_read_assign_7, %_ifconv.i ], [ %tmp_1, %3 ]

]]></node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader50:4  %i_i2 = phi i2 [ %i_8, %_ifconv.i ], [ 0, %3 ]

]]></node>
<StgValue><ssdm name="i_i2"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader50:5  %exitcond_i2 = icmp eq i2 %i_i2, -1

]]></node>
<StgValue><ssdm name="exitcond_i2"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader50:6  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader50:7  %i_8 = add i2 %i_i2, 1

]]></node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader50:8  br i1 %exitcond_i2, label %rot_word.exit, label %_ifconv.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv.i:0  %sel_tmp_i = icmp eq i2 %i_i2, 1

]]></node>
<StgValue><ssdm name="sel_tmp_i"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv.i:1  %w_3_read_assign = select i1 %sel_tmp_i, i8 %tmp_2_1, i8 %tmp_3_1

]]></node>
<StgValue><ssdm name="w_3_read_assign"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv.i:2  %sel_tmp2_i = icmp eq i2 %i_i2, 0

]]></node>
<StgValue><ssdm name="sel_tmp2_i"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv.i:3  %w_3_read_assign_1 = select i1 %sel_tmp2_i, i8 %tmp_1_1, i8 %w_3_read_assign

]]></node>
<StgValue><ssdm name="w_3_read_assign_1"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i:4  %write_flag_1_i = or i1 %sel_tmp2_i, %write_flag_i

]]></node>
<StgValue><ssdm name="write_flag_1_i"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv.i:5  %w_3_read_assign_3 = select i1 %sel_tmp2_i, i8 %tmp_1_1, i8 %w_3_read_assign_2

]]></node>
<StgValue><ssdm name="w_3_read_assign_3"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv.i:6  %w_3_read_assign_4 = select i1 %sel_tmp_i, i8 %tmp_2_1, i8 %w_3_read_assign_1

]]></node>
<StgValue><ssdm name="w_3_read_assign_4"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv.i:7  %w_3_read_assign_5 = select i1 %sel_tmp2_i, i8 %tmp_2_1, i8 %w_3_read_assign_4

]]></node>
<StgValue><ssdm name="w_3_read_assign_5"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv.i:8  %w_3_read_assign_6 = select i1 %sel_tmp_i, i8 %w_3_read_assign_1, i8 %tmp_1_1

]]></node>
<StgValue><ssdm name="w_3_read_assign_6"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv.i:9  %w_3_read_assign_7 = select i1 %sel_tmp2_i, i8 %tmp_1_1, i8 %w_3_read_assign_6

]]></node>
<StgValue><ssdm name="w_3_read_assign_7"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="0">
<![CDATA[
_ifconv.i:10  br label %.preheader50

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
rot_word.exit:0  %tmp_0_1 = select i1 %write_flag_i, i8 %w_3_read_assign_2, i8 %tmp_52

]]></node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="0">
<![CDATA[
rot_word.exit:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %a_3_read_assign = phi i8 [ %tmp_52, %rot_word.exit ], [ %tmp_3_21, %_ifconv ]

]]></node>
<StgValue><ssdm name="a_3_read_assign"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %a_2_read_assign = phi i8 [ %tmp_2_1, %rot_word.exit ], [ %tmp_3_4, %_ifconv ]

]]></node>
<StgValue><ssdm name="a_2_read_assign"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:2  %tmp_3_3 = phi i8 [ %tmp_1_1, %rot_word.exit ], [ %tmp_3_7, %_ifconv ]

]]></node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:3  %tmp_3_6 = phi i8 [ %tmp_0_1, %rot_word.exit ], [ %tmp_3_8, %_ifconv ]

]]></node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:4  %i_i = phi i3 [ 0, %rot_word.exit ], [ %i_9, %_ifconv ]

]]></node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %exitcond_i = icmp eq i3 %i_i, -4

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  %i_9 = add i3 %i_i, 1

]]></node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond_i, label %sub_word.exit, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="2" op_0_bw="3">
<![CDATA[
_ifconv:0  %tmp_45 = trunc i3 %i_i to i2

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
_ifconv:1  %tmp = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %tmp_3_6, i8 %tmp_3_3, i8 %a_2_read_assign, i8 %a_3_read_assign, i2 %tmp_45)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:2  %tmp_1_i = zext i8 %tmp to i64

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:3  %s_box_addr = getelementptr inbounds [256 x i8]* @s_box, i64 0, i64 %tmp_1_i

]]></node>
<StgValue><ssdm name="s_box_addr"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:4  %tmp_3_11 = load i8* %s_box_addr, align 1

]]></node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
sub_word.exit:0  %i_assign = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %i_1, i32 2, i32 5)

]]></node>
<StgValue><ssdm name="i_assign"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="8" op_0_bw="4">
<![CDATA[
sub_word.exit:1  %i_assign_cast1 = zext i4 %i_assign to i8

]]></node>
<StgValue><ssdm name="i_assign_cast1"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
sub_word.exit:2  %tmp_19 = icmp eq i4 %i_assign, 1

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sub_word.exit:3  br i1 %tmp_19, label %5, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_46 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %i_1, i32 3, i32 5)

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp = icmp eq i3 %tmp_46, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp, label %.loopexit.i, label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  store i8 1, i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 0), align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %Rcon.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="129" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:4  %tmp_3_11 = load i8* %s_box_addr, align 1

]]></node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:5  %sel_tmp = icmp eq i2 %tmp_45, -2

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:6  %sel_tmp8 = icmp eq i2 %tmp_45, 1

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:7  %sel_tmp2 = icmp eq i2 %tmp_45, 0

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:8  %or_cond = or i1 %sel_tmp2, %sel_tmp8

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:9  %newSel = select i1 %sel_tmp, i8 %a_3_read_assign, i8 %tmp_3_11

]]></node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:10  %tmp_3_21 = select i1 %or_cond, i8 %a_3_read_assign, i8 %newSel

]]></node>
<StgValue><ssdm name="tmp_3_21"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:11  %newSel5 = select i1 %sel_tmp, i8 %tmp_3_11, i8 %a_2_read_assign

]]></node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:12  %tmp_3_4 = select i1 %or_cond, i8 %a_2_read_assign, i8 %newSel5

]]></node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:13  %tmp_3_5 = select i1 %sel_tmp8, i8 %tmp_3_11, i8 %tmp_3_3

]]></node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:14  %tmp_3_7 = select i1 %sel_tmp2, i8 %tmp_3_3, i8 %tmp_3_5

]]></node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:15  %tmp_3_8 = select i1 %sel_tmp2, i8 %tmp_3_11, i8 %tmp_3_6

]]></node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:16  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader.i:0  %a_assign = phi i8 [ 2, %6 ], [ %p_i, %.preheader72 ]

]]></node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader.i:1  %p_0_in_i = phi i8 [ %i_assign_cast1, %6 ], [ %i_assign_1, %.preheader72 ]

]]></node>
<StgValue><ssdm name="p_0_in_i"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i:2  %i_assign_1 = add i8 %p_0_in_i, -1

]]></node>
<StgValue><ssdm name="i_assign_1"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.i:3  %tmp_47 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %i_assign_1, i32 1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i:4  %icmp1 = icmp eq i7 %tmp_47, 0

]]></node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %icmp1, label %.loopexit.i.loopexit, label %.preheader72

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit.i.loopexit:0  store i8 %a_assign, i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 0), align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i.loopexit:1  br label %.loopexit.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i:0  br label %Rcon.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader72:0  %i_i1 = phi i4 [ %i_10, %7 ], [ 0, %.preheader.i ]

]]></node>
<StgValue><ssdm name="i_i1"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader72:1  %p_i = phi i8 [ %p_0_i_24, %7 ], [ 0, %.preheader.i ]

]]></node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader72:2  %p_i_22 = phi i5 [ %b_assign, %7 ], [ 2, %.preheader.i ]

]]></node>
<StgValue><ssdm name="p_i_22"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader72:3  %p_0_i = phi i8 [ %a_assign_5, %7 ], [ %a_assign, %.preheader.i ]

]]></node>
<StgValue><ssdm name="p_0_i"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader72:4  %exitcond_i1 = icmp eq i4 %i_i1, -8

]]></node>
<StgValue><ssdm name="exitcond_i1"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader72:5  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader72:6  %i_10 = add i4 %i_i1, 1

]]></node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader72:7  br i1 %exitcond_i1, label %.preheader.i, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="5">
<![CDATA[
:0  %tmp_48 = trunc i5 %p_i_22 to i1

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1  %tmp_18_i = select i1 %tmp_48, i8 %p_0_i, i8 0

]]></node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %p_0_i_24 = xor i8 %tmp_18_i, %p_i

]]></node>
<StgValue><ssdm name="p_0_i_24"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_49 = shl i8 %p_0_i, 1

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:4  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_0_i, i32 7)

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %a_assign_4 = xor i8 %tmp_49, 27

]]></node>
<StgValue><ssdm name="a_assign_4"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:6  %a_assign_5 = select i1 %tmp_50, i8 %a_assign_4, i8 %tmp_49

]]></node>
<StgValue><ssdm name="a_assign_5"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_51 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %p_i_22, i32 1, i32 4)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="5" op_0_bw="4">
<![CDATA[
:8  %b_assign = zext i4 %tmp_51 to i5

]]></node>
<StgValue><ssdm name="b_assign"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader72

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="169" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="8" op_0_bw="8">
<![CDATA[
Rcon.exit:2  %R_load_1 = load i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 1), align 1

]]></node>
<StgValue><ssdm name="R_load_1"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="8" op_0_bw="8">
<![CDATA[
Rcon.exit:4  %R_load_2 = load i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 2), align 1

]]></node>
<StgValue><ssdm name="R_load_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="171" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="8" op_0_bw="8">
<![CDATA[
Rcon.exit:0  %R_load = load i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 0), align 1

]]></node>
<StgValue><ssdm name="R_load"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="8" op_0_bw="8">
<![CDATA[
Rcon.exit:2  %R_load_1 = load i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 1), align 1

]]></node>
<StgValue><ssdm name="R_load_1"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Rcon.exit:3  %tmp_1_3 = xor i8 %R_load_1, %tmp_3_3

]]></node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="8" op_0_bw="8">
<![CDATA[
Rcon.exit:4  %R_load_2 = load i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 2), align 1

]]></node>
<StgValue><ssdm name="R_load_2"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Rcon.exit:5  %tmp_2_3 = xor i8 %R_load_2, %a_2_read_assign

]]></node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="8" op_0_bw="8">
<![CDATA[
Rcon.exit:6  %R_load_3 = load i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 3), align 1

]]></node>
<StgValue><ssdm name="R_load_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="177" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="8" op_0_bw="8">
<![CDATA[
Rcon.exit:0  %R_load = load i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 0), align 1

]]></node>
<StgValue><ssdm name="R_load"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Rcon.exit:1  %tmp_0 = xor i8 %R_load, %tmp_3_6

]]></node>
<StgValue><ssdm name="tmp_0"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="8" op_0_bw="8">
<![CDATA[
Rcon.exit:6  %R_load_3 = load i8* getelementptr inbounds ([4 x i8]* @R, i64 0, i64 3), align 1

]]></node>
<StgValue><ssdm name="R_load_3"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Rcon.exit:7  %tmp_3_9 = xor i8 %R_load_3, %a_3_read_assign

]]></node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="0">
<![CDATA[
Rcon.exit:8  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:4  %tmp_20 = add i8 %tmp_3, -16

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge:5  %tmp_21 = zext i8 %tmp_20 to i64

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:6  %w_addr_8 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_21

]]></node>
<StgValue><ssdm name="w_addr_8"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:7  %w_load = load i8* %w_addr_8, align 1

]]></node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:12  %tmp_25 = add i8 %tmp_3, -15

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge:13  %tmp_26 = zext i8 %tmp_25 to i64

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:14  %w_addr_10 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="w_addr_10"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:15  %w_load_1 = load i8* %w_addr_10, align 1

]]></node>
<StgValue><ssdm name="w_load_1"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge:39  %i_11 = add i6 %i_1, 1

]]></node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="191" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge:2  %tmp_1_s = phi i8 [ %tmp_1_3, %Rcon.exit ], [ %tmp_1, %3 ]

]]></node>
<StgValue><ssdm name="tmp_1_s"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge:3  %tmp_0_s = phi i8 [ %tmp_0, %Rcon.exit ], [ %tmp_52, %3 ]

]]></node>
<StgValue><ssdm name="tmp_0_s"/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:7  %w_load = load i8* %w_addr_8, align 1

]]></node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:8  %tmp_22 = xor i8 %w_load, %tmp_0_s

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="195" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:15  %w_load_1 = load i8* %w_addr_10, align 1

]]></node>
<StgValue><ssdm name="w_load_1"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:16  %tmp_27 = xor i8 %w_load_1, %tmp_1_s

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:21  %tmp_30 = add i8 %tmp_3, -14

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge:22  %tmp_31 = zext i8 %tmp_30 to i64

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:23  %w_addr_12 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_31

]]></node>
<StgValue><ssdm name="w_addr_12"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:24  %w_load_2 = load i8* %w_addr_12, align 1

]]></node>
<StgValue><ssdm name="w_load_2"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:30  %tmp_35 = add i8 %tmp_3, -13

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge:31  %tmp_36 = zext i8 %tmp_35 to i64

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:32  %w_addr_14 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_36

]]></node>
<StgValue><ssdm name="w_addr_14"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:33  %w_load_3 = load i8* %w_addr_14, align 1

]]></node>
<StgValue><ssdm name="w_load_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="205" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge:0  %tmp_3_s = phi i8 [ %tmp_3_9, %Rcon.exit ], [ %tmp_3_1, %3 ]

]]></node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge:1  %tmp_2_3_2 = phi i8 [ %tmp_2_3, %Rcon.exit ], [ %tmp_2_18, %3 ]

]]></node>
<StgValue><ssdm name="tmp_2_3_2"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge:9  %tmp_24 = zext i8 %tmp_3 to i64

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:10  %w_addr_9 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_24

]]></node>
<StgValue><ssdm name="w_addr_9"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:11  store i8 %tmp_22, i8* %w_addr_9, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:17  %tmp_28 = or i8 %tmp_3, 1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge:18  %tmp_29 = zext i8 %tmp_28 to i64

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:19  %w_addr_11 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_29

]]></node>
<StgValue><ssdm name="w_addr_11"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:20  store i8 %tmp_27, i8* %w_addr_11, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:24  %w_load_2 = load i8* %w_addr_12, align 1

]]></node>
<StgValue><ssdm name="w_load_2"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:25  %tmp_32 = xor i8 %w_load_2, %tmp_2_3_2

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:33  %w_load_3 = load i8* %w_addr_14, align 1

]]></node>
<StgValue><ssdm name="w_load_3"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:34  %tmp_37 = xor i8 %w_load_3, %tmp_3_s

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:26  %tmp_33 = or i8 %tmp_3, 2

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge:27  %tmp_34 = zext i8 %tmp_33 to i64

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:28  %w_addr_13 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_34

]]></node>
<StgValue><ssdm name="w_addr_13"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:29  store i8 %tmp_32, i8* %w_addr_13, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:35  %tmp_38 = or i8 %tmp_3, 3

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge:36  %tmp_39 = zext i8 %tmp_38 to i64

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:37  %w_addr_15 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_39

]]></node>
<StgValue><ssdm name="w_addr_15"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:38  store i8 %tmp_37, i8* %w_addr_15, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:40  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
