<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p797" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_797{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_797{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_797{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_797{left:252px;bottom:719px;letter-spacing:0.12px;word-spacing:0.02px;}
#t5_797{left:353px;bottom:719px;letter-spacing:0.14px;word-spacing:-0.04px;}
#t6_797{left:231px;bottom:648px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t7_797{left:326px;bottom:648px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t8_797{left:76px;bottom:625px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t9_797{left:213px;bottom:625px;letter-spacing:-0.14px;}
#ta_797{left:270px;bottom:625px;letter-spacing:-0.12px;}
#tb_797{left:76px;bottom:600px;letter-spacing:-0.16px;}
#tc_797{left:213px;bottom:600px;}
#td_797{left:270px;bottom:600px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#te_797{left:270px;bottom:584px;letter-spacing:-0.12px;}
#tf_797{left:270px;bottom:567px;letter-spacing:-0.1px;}
#tg_797{left:76px;bottom:542px;letter-spacing:-0.17px;}
#th_797{left:213px;bottom:542px;}
#ti_797{left:270px;bottom:542px;letter-spacing:-0.12px;word-spacing:-0.25px;}
#tj_797{left:270px;bottom:525px;letter-spacing:-0.11px;}
#tk_797{left:76px;bottom:501px;letter-spacing:-0.15px;}
#tl_797{left:213px;bottom:501px;}
#tm_797{left:270px;bottom:501px;letter-spacing:-0.11px;}
#tn_797{left:76px;bottom:477px;letter-spacing:-0.16px;}
#to_797{left:213px;bottom:477px;}
#tp_797{left:270px;bottom:477px;letter-spacing:-0.11px;}
#tq_797{left:76px;bottom:452px;letter-spacing:-0.14px;}
#tr_797{left:213px;bottom:452px;}
#ts_797{left:270px;bottom:452px;letter-spacing:-0.12px;}
#tt_797{left:76px;bottom:428px;letter-spacing:-0.15px;}
#tu_797{left:213px;bottom:428px;}
#tv_797{left:270px;bottom:428px;letter-spacing:-0.12px;}
#tw_797{left:76px;bottom:403px;letter-spacing:-0.14px;}
#tx_797{left:213px;bottom:403px;}
#ty_797{left:270px;bottom:403px;letter-spacing:-0.12px;}
#tz_797{left:76px;bottom:379px;letter-spacing:-0.14px;}
#t10_797{left:213px;bottom:379px;}
#t11_797{left:270px;bottom:379px;letter-spacing:-0.12px;}
#t12_797{left:76px;bottom:354px;letter-spacing:-0.13px;}
#t13_797{left:213px;bottom:354px;}
#t14_797{left:270px;bottom:354px;letter-spacing:-0.12px;}
#t15_797{left:270px;bottom:338px;letter-spacing:-0.13px;}
#t16_797{left:76px;bottom:313px;letter-spacing:-0.13px;}
#t17_797{left:213px;bottom:313px;}
#t18_797{left:270px;bottom:313px;letter-spacing:-0.12px;}
#t19_797{left:76px;bottom:289px;letter-spacing:-0.14px;}
#t1a_797{left:213px;bottom:289px;letter-spacing:-0.21px;}
#t1b_797{left:270px;bottom:289px;letter-spacing:-0.11px;}
#t1c_797{left:76px;bottom:264px;letter-spacing:-0.16px;}
#t1d_797{left:213px;bottom:264px;letter-spacing:-0.21px;}
#t1e_797{left:270px;bottom:264px;letter-spacing:-0.12px;}
#t1f_797{left:76px;bottom:240px;letter-spacing:-0.15px;}
#t1g_797{left:213px;bottom:240px;letter-spacing:-0.21px;}
#t1h_797{left:270px;bottom:240px;letter-spacing:-0.12px;}
#t1i_797{left:76px;bottom:215px;letter-spacing:-0.15px;}
#t1j_797{left:213px;bottom:215px;letter-spacing:-0.17px;}
#t1k_797{left:270px;bottom:215px;letter-spacing:-0.12px;}
#t1l_797{left:76px;bottom:191px;letter-spacing:-0.15px;}
#t1m_797{left:213px;bottom:191px;letter-spacing:-0.21px;}
#t1n_797{left:270px;bottom:191px;letter-spacing:-0.12px;}
#t1o_797{left:76px;bottom:166px;letter-spacing:-0.16px;}
#t1p_797{left:213px;bottom:166px;letter-spacing:-0.21px;}
#t1q_797{left:270px;bottom:166px;letter-spacing:-0.11px;}
#t1r_797{left:223px;bottom:981px;letter-spacing:-0.2px;word-spacing:-0.04px;}
#t1s_797{left:223px;bottom:968px;letter-spacing:-0.23px;}
#t1t_797{left:583px;bottom:1069px;letter-spacing:6.6px;}
#t1u_797{left:687px;bottom:1069px;}
#t1v_797{left:223px;bottom:929px;letter-spacing:-0.21px;word-spacing:-0.01px;}
#t1w_797{left:537px;bottom:1069px;letter-spacing:-1.42px;}
#t1x_797{left:644px;bottom:1069px;}
#t1y_797{left:523px;bottom:1069px;letter-spacing:-0.61px;}
#t1z_797{left:670px;bottom:1069px;}
#t20_797{left:254px;bottom:756px;letter-spacing:0.11px;}
#t21_797{left:245px;bottom:1070px;letter-spacing:-0.16px;}
#t22_797{left:658px;bottom:1069px;}
#t23_797{left:634px;bottom:1069px;}
#t24_797{left:570px;bottom:1069px;}
#t25_797{left:623px;bottom:1069px;}
#t26_797{left:608px;bottom:1069px;}
#t27_797{left:551px;bottom:1069px;letter-spacing:-0.61px;}
#t28_797{left:509px;bottom:1069px;letter-spacing:-0.61px;}
#t29_797{left:496px;bottom:1069px;letter-spacing:-0.61px;}
#t2a_797{left:480px;bottom:1069px;letter-spacing:-0.61px;}
#t2b_797{left:223px;bottom:917px;letter-spacing:-0.2px;word-spacing:-0.04px;}
#t2c_797{left:223px;bottom:904px;letter-spacing:-0.2px;word-spacing:-0.02px;}
#t2d_797{left:223px;bottom:889px;letter-spacing:-0.23px;word-spacing:-0.01px;}
#t2e_797{left:224px;bottom:875px;letter-spacing:-0.22px;word-spacing:-0.06px;}
#t2f_797{left:223px;bottom:861px;letter-spacing:-0.19px;word-spacing:-0.04px;}
#t2g_797{left:223px;bottom:847px;letter-spacing:-0.2px;word-spacing:-0.02px;}
#t2h_797{left:223px;bottom:833px;letter-spacing:-0.26px;word-spacing:0.02px;}
#t2i_797{left:223px;bottom:818px;letter-spacing:-0.2px;word-spacing:-0.01px;}
#t2j_797{left:223px;bottom:804px;letter-spacing:-0.2px;word-spacing:-0.02px;}
#t2k_797{left:223px;bottom:790px;letter-spacing:-0.2px;word-spacing:-0.04px;}
#t2l_797{left:223px;bottom:777px;letter-spacing:-0.26px;word-spacing:0.04px;}
#t2m_797{left:365px;bottom:758px;letter-spacing:-0.22px;word-spacing:0.05px;}
#t2n_797{left:352px;bottom:1069px;letter-spacing:-0.61px;}
#t2o_797{left:362px;bottom:1042px;letter-spacing:-0.15px;word-spacing:-0.05px;}
#t2p_797{left:223px;bottom:955px;letter-spacing:-0.26px;word-spacing:0.02px;}
#t2q_797{left:223px;bottom:942px;letter-spacing:-0.2px;word-spacing:-0.22px;}
#t2r_797{left:311px;bottom:942px;letter-spacing:-0.19px;word-spacing:-0.01px;}

.s1_797{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_797{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_797{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_797{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s5_797{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s6_797{font-size:11px;font-family:Arial_3ed;color:#000;}
.s7_797{font-size:12px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts797" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg797Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg797" style="-webkit-user-select: none;"><object width="935" height="1210" data="797/797.svg" type="image/svg+xml" id="pdf797" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_797" class="t s1_797">Vol. 3B </span><span id="t2_797" class="t s1_797">20-83 </span>
<span id="t3_797" class="t s2_797">PERFORMANCE MONITORING </span>
<span id="t4_797" class="t s3_797">Figure 20-40. </span><span id="t5_797" class="t s3_797">Request_Type Fields for MSR_OFFCORE_RSPx </span>
<span id="t6_797" class="t s3_797">Table 20-63. </span><span id="t7_797" class="t s3_797">MSR_OFFCORE_RSPx Request_Type Field Definition </span>
<span id="t8_797" class="t s4_797">Bit Name </span><span id="t9_797" class="t s4_797">Offset </span><span id="ta_797" class="t s4_797">Description </span>
<span id="tb_797" class="t s5_797">DMND_DATA_RD </span><span id="tc_797" class="t s5_797">0 </span><span id="td_797" class="t s5_797">Counts the number of demand and DCU prefetch data reads of full and partial cachelines as well as </span>
<span id="te_797" class="t s5_797">demand data page table entry cacheline reads. Does not count L2 data read prefetches or </span>
<span id="tf_797" class="t s5_797">instruction fetches. </span>
<span id="tg_797" class="t s5_797">DMND_RFO </span><span id="th_797" class="t s5_797">1 </span><span id="ti_797" class="t s5_797">Counts the number of demand and DCU prefetch reads for ownership (RFO) requests generated by </span>
<span id="tj_797" class="t s5_797">a write to data cacheline. Does not count L2 RFO prefetches. </span>
<span id="tk_797" class="t s5_797">DMND_IFETCH </span><span id="tl_797" class="t s5_797">2 </span><span id="tm_797" class="t s5_797">Counts the number of demand instruction cacheline reads and L1 instruction cacheline prefetches. </span>
<span id="tn_797" class="t s5_797">WB </span><span id="to_797" class="t s5_797">3 </span><span id="tp_797" class="t s5_797">Counts the number of writeback (modified to exclusive) transactions. </span>
<span id="tq_797" class="t s5_797">PF_DATA_RD </span><span id="tr_797" class="t s5_797">4 </span><span id="ts_797" class="t s5_797">Counts the number of data cacheline reads generated by L2 prefetchers. </span>
<span id="tt_797" class="t s5_797">PF_RFO </span><span id="tu_797" class="t s5_797">5 </span><span id="tv_797" class="t s5_797">Counts the number of RFO requests generated by L2 prefetchers. </span>
<span id="tw_797" class="t s5_797">PF_IFETCH </span><span id="tx_797" class="t s5_797">6 </span><span id="ty_797" class="t s5_797">Counts the number of code reads generated by L2 prefetchers. </span>
<span id="tz_797" class="t s5_797">PARTIAL_READ </span><span id="t10_797" class="t s5_797">7 </span><span id="t11_797" class="t s5_797">Counts the number of demand reads of partial cache lines (including UC and WC). </span>
<span id="t12_797" class="t s5_797">PARTIAL_WRITE </span><span id="t13_797" class="t s5_797">8 </span><span id="t14_797" class="t s5_797">Counts the number of demand RFO requests to write to partial cache lines (includes UC, WT, and </span>
<span id="t15_797" class="t s5_797">WP). </span>
<span id="t16_797" class="t s5_797">UC_IFETCH </span><span id="t17_797" class="t s5_797">9 </span><span id="t18_797" class="t s5_797">Counts the number of UC instruction fetches. </span>
<span id="t19_797" class="t s5_797">BUS_LOCKS </span><span id="t1a_797" class="t s5_797">10 </span><span id="t1b_797" class="t s5_797">Bus lock and split lock requests. </span>
<span id="t1c_797" class="t s5_797">STRM_ST </span><span id="t1d_797" class="t s5_797">11 </span><span id="t1e_797" class="t s5_797">Streaming store requests. </span>
<span id="t1f_797" class="t s5_797">SW_PREFETCH </span><span id="t1g_797" class="t s5_797">12 </span><span id="t1h_797" class="t s5_797">Counts software prefetch requests. </span>
<span id="t1i_797" class="t s5_797">PF_DATA_RD </span><span id="t1j_797" class="t s5_797">13 </span><span id="t1k_797" class="t s5_797">Counts DCU hardware prefetcher data read requests. </span>
<span id="t1l_797" class="t s5_797">PARTIAL_STRM_ST </span><span id="t1m_797" class="t s5_797">14 </span><span id="t1n_797" class="t s5_797">Streaming store requests. </span>
<span id="t1o_797" class="t s5_797">ANY </span><span id="t1p_797" class="t s5_797">15 </span><span id="t1q_797" class="t s5_797">Any request that crosses IDI, including I/O. </span>
<span id="t1r_797" class="t s6_797">REQUEST TYPE — Any (R/W) </span>
<span id="t1s_797" class="t s6_797">REQUEST TYPE — PARTIAL_STRM_ST (R/W) </span>
<span id="t1t_797" class="t s6_797">87 </span><span id="t1u_797" class="t s6_797">0 </span>
<span id="t1v_797" class="t s6_797">REQUEST TYPE — STRM_ST (R/W) </span>
<span id="t1w_797" class="t s6_797">11 </span><span id="t1x_797" class="t s6_797">3 </span><span id="t1y_797" class="t s6_797">12 </span><span id="t1z_797" class="t s6_797">1 </span>
<span id="t20_797" class="t s7_797">Reserved </span>
<span id="t21_797" class="t s6_797">63 </span>
<span id="t22_797" class="t s6_797">2 </span><span id="t23_797" class="t s6_797">4 </span><span id="t24_797" class="t s6_797">9 </span><span id="t25_797" class="t s6_797">5 </span><span id="t26_797" class="t s6_797">6 </span><span id="t27_797" class="t s6_797">10 </span><span id="t28_797" class="t s6_797">13 </span><span id="t29_797" class="t s6_797">14 </span><span id="t2a_797" class="t s6_797">15 </span>
<span id="t2b_797" class="t s6_797">REQUEST TYPE — BUS_LOCKS (R/W) </span>
<span id="t2c_797" class="t s6_797">REQUEST TYPE — UC_IFETCH (R/W) </span>
<span id="t2d_797" class="t s6_797">REQUEST TYPE — PARTIAL_WRITE (R/W) </span>
<span id="t2e_797" class="t s6_797">REQUEST TYPE — PARTIAL_READ (R/W) </span>
<span id="t2f_797" class="t s6_797">REQUEST TYPE — PF_IFETCH (R/W) </span>
<span id="t2g_797" class="t s6_797">REQUEST TYPE — PF_RFO (R/W) </span>
<span id="t2h_797" class="t s6_797">REQUEST TYPE — PF_DATA_RD (R/W) </span>
<span id="t2i_797" class="t s6_797">REQUEST TYPE — WB (R/W) </span>
<span id="t2j_797" class="t s6_797">REQUEST TYPE — DMND_IFETCH (R/W) </span>
<span id="t2k_797" class="t s6_797">REQUEST TYPE — DMND_RFO (R/W) </span>
<span id="t2l_797" class="t s6_797">REQUEST TYPE — DMND_DATA_RD (R/W) </span>
<span id="t2m_797" class="t s6_797">RESET Value — 00000000_00000000H </span>
<span id="t2n_797" class="t s6_797">37 </span>
<span id="t2o_797" class="t s6_797">See Figure 18-30 </span>
<span id="t2p_797" class="t s6_797">REQUEST TYPE — PF_DATA_RD (R/W) </span>
<span id="t2q_797" class="t s6_797">REQUEST TYPE </span><span id="t2r_797" class="t s6_797">— SW_PREFETCH (R/W) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
