

================================================================
== Vivado HLS Report for 'pad_for_conv2'
================================================================
* Date:           Tue Dec  3 11:06:23 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       just_dataflow
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.622|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  650|  650|  650|  650|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- fillzero  |   32|   32|         2|          -|          -|    16|    no    |
        |- row       |  616|  616|        44|          -|          -|    14|    no    |
        | + col      |   42|   42|         3|          -|          -|    14|    no    |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     119|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     112|
|Register         |        -|      -|      72|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      72|     231|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_156_p2     |     +    |      0|  0|  15|           5|           1|
    |i_4_fu_215_p2     |     +    |      0|  0|  13|           4|           1|
    |j_4_fu_257_p2     |     +    |      0|  0|  13|           4|           1|
    |tmp_41_fu_267_p2  |     +    |      0|  0|  16|           9|           9|
    |tmp_38_fu_245_p2  |     -    |      0|  0|  16|           9|           9|
    |tmp_24_fu_209_p2  |   icmp   |      0|  0|   9|           4|           3|
    |tmp_26_fu_251_p2  |   icmp   |      0|  0|   9|           4|           3|
    |tmp_fu_150_p2     |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state1   |    or    |      0|  0|   2|           1|           1|
    |tmp_34_fu_195_p2  |    or    |      0|  0|   9|           9|           4|
    |tmp_33_fu_180_p2  |    xor   |      0|  0|   6|           5|           6|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0| 119|          59|          44|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  33|          8|    1|          8|
    |ap_done               |   9|          2|    1|          2|
    |i_1_reg_128           |   9|          2|    4|          8|
    |i_reg_116             |   9|          2|    5|         10|
    |j_reg_139             |   9|          2|    4|          8|
    |out_image_V_address0  |  17|          4|    8|         32|
    |out_image_V_address1  |  13|          3|    8|         24|
    |out_image_V_d0        |  13|          3|   25|         75|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 112|         26|   56|        167|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   7|   0|    7|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |i_1_reg_128              |   4|   0|    4|          0|
    |i_3_reg_291              |   5|   0|    5|          0|
    |i_4_reg_304              |   4|   0|    4|          0|
    |i_reg_116                |   5|   0|    5|          0|
    |in_image_V_load_reg_329  |  25|   0|   25|          0|
    |j_4_reg_318              |   4|   0|    4|          0|
    |j_reg_139                |   4|   0|    4|          0|
    |tmp_31_reg_296           |   5|   0|    9|          4|
    |tmp_38_reg_310           |   8|   0|    9|          1|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  72|   0|   77|          5|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | pad_for_conv2 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | pad_for_conv2 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | pad_for_conv2 | return value |
|ap_done               | out |    1| ap_ctrl_hs | pad_for_conv2 | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | pad_for_conv2 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | pad_for_conv2 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | pad_for_conv2 | return value |
|in_image_V_address0   | out |    8|  ap_memory |   in_image_V  |     array    |
|in_image_V_ce0        | out |    1|  ap_memory |   in_image_V  |     array    |
|in_image_V_q0         |  in |   25|  ap_memory |   in_image_V  |     array    |
|out_image_V_address0  | out |    8|  ap_memory |  out_image_V  |     array    |
|out_image_V_ce0       | out |    1|  ap_memory |  out_image_V  |     array    |
|out_image_V_we0       | out |    1|  ap_memory |  out_image_V  |     array    |
|out_image_V_d0        | out |   25|  ap_memory |  out_image_V  |     array    |
|out_image_V_address1  | out |    8|  ap_memory |  out_image_V  |     array    |
|out_image_V_ce1       | out |    1|  ap_memory |  out_image_V  |     array    |
|out_image_V_we1       | out |    1|  ap_memory |  out_image_V  |     array    |
|out_image_V_d1        | out |   25|  ap_memory |  out_image_V  |     array    |
+----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	4  / (tmp)
3 --> 
	2  / true
4 --> 
	5  / (!tmp_24)
5 --> 
	6  / (!tmp_26)
	4  / (tmp_26)
6 --> 
	7  / true
7 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 8 [1/1] (0.87ns)   --->   "br label %1" [../src/CNN_final.cpp:76]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_3, %2 ]"   --->   Operation 9 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.88ns)   --->   "%tmp = icmp eq i5 %i, -16" [../src/CNN_final.cpp:76]   --->   Operation 10 'icmp' 'tmp' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.10ns)   --->   "%i_3 = add i5 %i, 1" [../src/CNN_final.cpp:76]   --->   Operation 12 'add' 'i_3' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader.preheader, label %2" [../src/CNN_final.cpp:76]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %i to i64" [../src/CNN_final.cpp:78]   --->   Operation 14 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%out_image_V_addr = getelementptr [256 x i25]* %out_image_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:78]   --->   Operation 15 'getelementptr' 'out_image_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_31 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i, i4 0)" [../src/CNN_final.cpp:76]   --->   Operation 16 'bitconcatenate' 'tmp_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_32 = zext i9 %tmp_31 to i64" [../src/CNN_final.cpp:79]   --->   Operation 17 'zext' 'tmp_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%out_image_V_addr_1 = getelementptr [256 x i25]* %out_image_V, i64 0, i64 %tmp_32" [../src/CNN_final.cpp:79]   --->   Operation 18 'getelementptr' 'out_image_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.26ns)   --->   "store i25 0, i25* %out_image_V_addr, align 4" [../src/CNN_final.cpp:78]   --->   Operation 19 'store' <Predicate = (!tmp)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 1764> <RAM>
ST_2 : Operation 20 [1/1] (2.26ns)   --->   "store i25 0, i25* %out_image_V_addr_1, align 4" [../src/CNN_final.cpp:79]   --->   Operation 20 'store' <Predicate = (!tmp)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 1764> <RAM>
ST_2 : Operation 21 [1/1] (0.87ns)   --->   "br label %.preheader" [../src/CNN_final.cpp:84]   --->   Operation 21 'br' <Predicate = (tmp)> <Delay = 0.87>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str333) nounwind" [../src/CNN_final.cpp:77]   --->   Operation 22 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.51ns)   --->   "%tmp_33 = xor i5 %i, -16" [../src/CNN_final.cpp:80]   --->   Operation 23 'xor' 'tmp_33' <Predicate = true> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_35_cast1 = sext i5 %tmp_33 to i8" [../src/CNN_final.cpp:80]   --->   Operation 24 'sext' 'tmp_35_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_35_cast = zext i8 %tmp_35_cast1 to i64" [../src/CNN_final.cpp:80]   --->   Operation 25 'zext' 'tmp_35_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%out_image_V_addr_2 = getelementptr [256 x i25]* %out_image_V, i64 0, i64 %tmp_35_cast" [../src/CNN_final.cpp:80]   --->   Operation 26 'getelementptr' 'out_image_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_34 = or i9 %tmp_31, 15" [../src/CNN_final.cpp:76]   --->   Operation 27 'or' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_35 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_34)" [../src/CNN_final.cpp:81]   --->   Operation 28 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%out_image_V_addr_3 = getelementptr [256 x i25]* %out_image_V, i64 0, i64 %tmp_35" [../src/CNN_final.cpp:81]   --->   Operation 29 'getelementptr' 'out_image_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.26ns)   --->   "store i25 0, i25* %out_image_V_addr_2, align 4" [../src/CNN_final.cpp:80]   --->   Operation 30 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 1764> <RAM>
ST_3 : Operation 31 [1/1] (2.26ns)   --->   "store i25 0, i25* %out_image_V_addr_3, align 4" [../src/CNN_final.cpp:81]   --->   Operation 31 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 1764> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [../src/CNN_final.cpp:76]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.35>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%i_1 = phi i4 [ %i_4, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 33 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.86ns)   --->   "%tmp_24 = icmp eq i4 %i_1, -2" [../src/CNN_final.cpp:84]   --->   Operation 34 'icmp' 'tmp_24' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 35 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.01ns)   --->   "%i_4 = add i4 %i_1, 1" [../src/CNN_final.cpp:88]   --->   Operation 36 'add' 'i_4' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_24, label %7, label %3" [../src/CNN_final.cpp:84]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str131) nounwind" [../src/CNN_final.cpp:85]   --->   Operation 38 'specloopname' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str131)" [../src/CNN_final.cpp:85]   --->   Operation 39 'specregionbegin' 'tmp_25' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i_1, i4 0)" [../src/CNN_final.cpp:88]   --->   Operation 40 'bitconcatenate' 'tmp_36' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %tmp_36 to i9" [../src/CNN_final.cpp:88]   --->   Operation 41 'zext' 'p_shl_cast' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_37 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_1, i1 false)" [../src/CNN_final.cpp:88]   --->   Operation 42 'bitconcatenate' 'tmp_37' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i5 %tmp_37 to i9" [../src/CNN_final.cpp:88]   --->   Operation 43 'zext' 'p_shl1_cast' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.35ns)   --->   "%tmp_38 = sub i9 %p_shl_cast, %p_shl1_cast" [../src/CNN_final.cpp:88]   --->   Operation 44 'sub' 'tmp_38' <Predicate = (!tmp_24)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.87ns)   --->   "br label %4" [../src/CNN_final.cpp:86]   --->   Operation 45 'br' <Predicate = (!tmp_24)> <Delay = 0.87>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [../src/CNN_final.cpp:93]   --->   Operation 46 'ret' <Predicate = (tmp_24)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.62>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%j = phi i4 [ 0, %3 ], [ %j_4, %5 ]"   --->   Operation 47 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.86ns)   --->   "%tmp_26 = icmp eq i4 %j, -2" [../src/CNN_final.cpp:86]   --->   Operation 48 'icmp' 'tmp_26' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 49 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.01ns)   --->   "%j_4 = add i4 %j, 1" [../src/CNN_final.cpp:88]   --->   Operation 50 'add' 'j_4' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp_26, label %6, label %5" [../src/CNN_final.cpp:86]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i4 %j to i9" [../src/CNN_final.cpp:88]   --->   Operation 52 'zext' 'tmp_27_cast' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.35ns)   --->   "%tmp_41 = add i9 %tmp_38, %tmp_27_cast" [../src/CNN_final.cpp:88]   --->   Operation 53 'add' 'tmp_41' <Predicate = (!tmp_26)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_43_cast = sext i9 %tmp_41 to i64" [../src/CNN_final.cpp:88]   --->   Operation 54 'sext' 'tmp_43_cast' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%in_image_V_addr = getelementptr [196 x i25]* %in_image_V, i64 0, i64 %tmp_43_cast" [../src/CNN_final.cpp:88]   --->   Operation 55 'getelementptr' 'in_image_V_addr' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_5 : Operation 56 [2/2] (2.26ns)   --->   "%in_image_V_load = load i25* %in_image_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 56 'load' 'in_image_V_load' <Predicate = (!tmp_26)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 1764> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str131, i32 %tmp_25)" [../src/CNN_final.cpp:90]   --->   Operation 57 'specregionend' 'empty_37' <Predicate = (tmp_26)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader" [../src/CNN_final.cpp:84]   --->   Operation 58 'br' <Predicate = (tmp_26)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.26>
ST_6 : Operation 59 [1/2] (2.26ns)   --->   "%in_image_V_load = load i25* %in_image_V_addr, align 4" [../src/CNN_final.cpp:88]   --->   Operation 59 'load' 'in_image_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 1764> <RAM>

State 7 <SV = 5> <Delay = 2.26>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str232) nounwind" [../src/CNN_final.cpp:87]   --->   Operation 60 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i_4, i4 %j_4)" [../src/CNN_final.cpp:88]   --->   Operation 61 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_40 = zext i8 %tmp_39 to i64" [../src/CNN_final.cpp:88]   --->   Operation 62 'zext' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%out_image_V_addr_4 = getelementptr [256 x i25]* %out_image_V, i64 0, i64 %tmp_40" [../src/CNN_final.cpp:88]   --->   Operation 63 'getelementptr' 'out_image_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (2.26ns)   --->   "store i25 %in_image_V_load, i25* %out_image_V_addr_4, align 4" [../src/CNN_final.cpp:88]   --->   Operation 64 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 1764> <RAM>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "br label %4" [../src/CNN_final.cpp:86]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_image_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_image_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8         (br               ) [ 01110000]
i                  (phi              ) [ 00110000]
tmp                (icmp             ) [ 00110000]
empty              (speclooptripcount) [ 00000000]
i_3                (add              ) [ 01110000]
StgValue_13        (br               ) [ 00000000]
tmp_s              (zext             ) [ 00000000]
out_image_V_addr   (getelementptr    ) [ 00000000]
tmp_31             (bitconcatenate   ) [ 00010000]
tmp_32             (zext             ) [ 00000000]
out_image_V_addr_1 (getelementptr    ) [ 00000000]
StgValue_19        (store            ) [ 00000000]
StgValue_20        (store            ) [ 00000000]
StgValue_21        (br               ) [ 00111111]
StgValue_22        (specloopname     ) [ 00000000]
tmp_33             (xor              ) [ 00000000]
tmp_35_cast1       (sext             ) [ 00000000]
tmp_35_cast        (zext             ) [ 00000000]
out_image_V_addr_2 (getelementptr    ) [ 00000000]
tmp_34             (or               ) [ 00000000]
tmp_35             (bitconcatenate   ) [ 00000000]
out_image_V_addr_3 (getelementptr    ) [ 00000000]
StgValue_30        (store            ) [ 00000000]
StgValue_31        (store            ) [ 00000000]
StgValue_32        (br               ) [ 01110000]
i_1                (phi              ) [ 00001000]
tmp_24             (icmp             ) [ 00001111]
empty_35           (speclooptripcount) [ 00000000]
i_4                (add              ) [ 00101111]
StgValue_37        (br               ) [ 00000000]
StgValue_38        (specloopname     ) [ 00000000]
tmp_25             (specregionbegin  ) [ 00000111]
tmp_36             (bitconcatenate   ) [ 00000000]
p_shl_cast         (zext             ) [ 00000000]
tmp_37             (bitconcatenate   ) [ 00000000]
p_shl1_cast        (zext             ) [ 00000000]
tmp_38             (sub              ) [ 00000111]
StgValue_45        (br               ) [ 00001111]
StgValue_46        (ret              ) [ 00000000]
j                  (phi              ) [ 00000100]
tmp_26             (icmp             ) [ 00001111]
empty_36           (speclooptripcount) [ 00000000]
j_4                (add              ) [ 00001111]
StgValue_51        (br               ) [ 00000000]
tmp_27_cast        (zext             ) [ 00000000]
tmp_41             (add              ) [ 00000000]
tmp_43_cast        (sext             ) [ 00000000]
in_image_V_addr    (getelementptr    ) [ 00000010]
empty_37           (specregionend    ) [ 00000000]
StgValue_58        (br               ) [ 00101111]
in_image_V_load    (load             ) [ 00000001]
StgValue_60        (specloopname     ) [ 00000000]
tmp_39             (bitconcatenate   ) [ 00000000]
tmp_40             (zext             ) [ 00000000]
out_image_V_addr_4 (getelementptr    ) [ 00000000]
StgValue_64        (store            ) [ 00000000]
StgValue_65        (br               ) [ 00001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_image_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_image_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str333"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i55.i9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str232"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="out_image_V_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="25" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="5" slack="0"/>
<pin id="56" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_V_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="out_image_V_addr_1_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="25" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="9" slack="0"/>
<pin id="63" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_V_addr_1/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="25" slack="0"/>
<pin id="69" dir="0" index="2" bw="0" slack="0"/>
<pin id="73" dir="0" index="4" bw="8" slack="0"/>
<pin id="74" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="75" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="76" dir="1" index="7" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_19/2 StgValue_20/2 StgValue_30/3 StgValue_31/3 StgValue_64/7 "/>
</bind>
</comp>

<comp id="79" class="1004" name="out_image_V_addr_2_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="25" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="8" slack="0"/>
<pin id="83" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_V_addr_2/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="out_image_V_addr_3_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="25" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="64" slack="0"/>
<pin id="90" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_V_addr_3/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="in_image_V_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="25" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="9" slack="0"/>
<pin id="99" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_V_addr/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_V_load/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="out_image_V_addr_4_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="25" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="8" slack="0"/>
<pin id="112" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_V_addr_4/7 "/>
</bind>
</comp>

<comp id="116" class="1005" name="i_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="1"/>
<pin id="118" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="5" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="i_1_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="1"/>
<pin id="130" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_1_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="139" class="1005" name="j_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="1"/>
<pin id="141" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="j_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="5" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_3_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_s_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_31_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="0" index="1" bw="5" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_32_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_33_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="1"/>
<pin id="182" dir="0" index="1" bw="5" slack="0"/>
<pin id="183" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_33/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_35_cast1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_35_cast1/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_35_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_cast/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_34_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="9" slack="1"/>
<pin id="197" dir="0" index="1" bw="9" slack="0"/>
<pin id="198" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_35_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="9" slack="0"/>
<pin id="204" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_24_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="i_4_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_36_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="4" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_shl_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_37_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="0"/>
<pin id="235" dir="0" index="1" bw="4" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_37/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_shl1_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_38_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="5" slack="0"/>
<pin id="248" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_38/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_26_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="j_4_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_27_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_41_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="9" slack="1"/>
<pin id="269" dir="0" index="1" bw="4" slack="0"/>
<pin id="270" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_43_cast_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="9" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_43_cast/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_39_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="4" slack="3"/>
<pin id="280" dir="0" index="2" bw="4" slack="2"/>
<pin id="281" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_40_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40/7 "/>
</bind>
</comp>

<comp id="291" class="1005" name="i_3_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="296" class="1005" name="tmp_31_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="1"/>
<pin id="298" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="304" class="1005" name="i_4_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="310" class="1005" name="tmp_38_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="9" slack="1"/>
<pin id="312" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="318" class="1005" name="j_4_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="324" class="1005" name="in_image_V_addr_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="1"/>
<pin id="326" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_image_V_addr "/>
</bind>
</comp>

<comp id="329" class="1005" name="in_image_V_load_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="25" slack="1"/>
<pin id="331" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="in_image_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="72"><net_src comp="52" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="66" pin=4"/></net>

<net id="78"><net_src comp="59" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="79" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="94"><net_src comp="86" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="108" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="120" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="120" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="120" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="120" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="120" pin="4"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="167" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="184"><net_src comp="116" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="6" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="195" pin="2"/><net_sink comp="200" pin=2"/></net>

<net id="208"><net_src comp="200" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="213"><net_src comp="132" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="132" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="42" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="132" pin="4"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="18" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="221" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="132" pin="4"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="46" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="229" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="143" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="32" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="143" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="143" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="267" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="277" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="294"><net_src comp="156" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="299"><net_src comp="167" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="307"><net_src comp="215" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="313"><net_src comp="245" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="321"><net_src comp="257" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="327"><net_src comp="95" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="332"><net_src comp="102" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="66" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_image_V | {2 3 7 }
 - Input state : 
	Port: pad_for_conv2 : in_image_V | {5 6 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_3 : 1
		StgValue_13 : 2
		tmp_s : 1
		out_image_V_addr : 2
		tmp_31 : 1
		tmp_32 : 2
		out_image_V_addr_1 : 3
		StgValue_19 : 3
		StgValue_20 : 4
	State 3
		tmp_35_cast : 1
		out_image_V_addr_2 : 2
		out_image_V_addr_3 : 1
		StgValue_30 : 3
		StgValue_31 : 2
	State 4
		tmp_24 : 1
		i_4 : 1
		StgValue_37 : 2
		tmp_36 : 1
		p_shl_cast : 2
		tmp_37 : 1
		p_shl1_cast : 2
		tmp_38 : 3
	State 5
		tmp_26 : 1
		j_4 : 1
		StgValue_51 : 2
		tmp_27_cast : 1
		tmp_41 : 2
		tmp_43_cast : 3
		in_image_V_addr : 4
		in_image_V_load : 5
	State 6
	State 7
		tmp_40 : 1
		out_image_V_addr_4 : 2
		StgValue_64 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |      i_3_fu_156     |    0    |    15   |
|    add   |      i_4_fu_215     |    0    |    13   |
|          |      j_4_fu_257     |    0    |    13   |
|          |    tmp_41_fu_267    |    0    |    16   |
|----------|---------------------|---------|---------|
|          |      tmp_fu_150     |    0    |    11   |
|   icmp   |    tmp_24_fu_209    |    0    |    9    |
|          |    tmp_26_fu_251    |    0    |    9    |
|----------|---------------------|---------|---------|
|    sub   |    tmp_38_fu_245    |    0    |    15   |
|----------|---------------------|---------|---------|
|    xor   |    tmp_33_fu_180    |    0    |    5    |
|----------|---------------------|---------|---------|
|          |     tmp_s_fu_162    |    0    |    0    |
|          |    tmp_32_fu_175    |    0    |    0    |
|          |  tmp_35_cast_fu_190 |    0    |    0    |
|   zext   |  p_shl_cast_fu_229  |    0    |    0    |
|          |  p_shl1_cast_fu_241 |    0    |    0    |
|          |  tmp_27_cast_fu_263 |    0    |    0    |
|          |    tmp_40_fu_283    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    tmp_31_fu_167    |    0    |    0    |
|          |    tmp_35_fu_200    |    0    |    0    |
|bitconcatenate|    tmp_36_fu_221    |    0    |    0    |
|          |    tmp_37_fu_233    |    0    |    0    |
|          |    tmp_39_fu_277    |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   | tmp_35_cast1_fu_186 |    0    |    0    |
|          |  tmp_43_cast_fu_272 |    0    |    0    |
|----------|---------------------|---------|---------|
|    or    |    tmp_34_fu_195    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   106   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      i_1_reg_128      |    4   |
|      i_3_reg_291      |    5   |
|      i_4_reg_304      |    4   |
|       i_reg_116       |    5   |
|in_image_V_addr_reg_324|    8   |
|in_image_V_load_reg_329|   25   |
|      j_4_reg_318      |    4   |
|       j_reg_139       |    4   |
|     tmp_31_reg_296    |    9   |
|     tmp_38_reg_310    |    9   |
+-----------------------+--------+
|         Total         |   77   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_66 |  p0  |   3  |   8  |   24   ||    13   |
|  grp_access_fu_66 |  p1  |   2  |  25  |   50   ||    9    |
|  grp_access_fu_66 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_102 |  p0  |   2  |   8  |   16   ||    9    |
|     i_reg_116     |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   100  || 4.39557 ||    49   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   106  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   49   |
|  Register |    -   |   77   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   77   |   155  |
+-----------+--------+--------+--------+
