
<html><head><title>Glossary</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jommy" />
<meta name="CreateDate" content="2019-09-18" />
<meta name="CreateTime" content="1568824583" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="This book contains overview information about VHDL-AMS for AMS Designer." />
<meta name="DocTitle" content="Cadence VHDL-AMS Overview" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Glossary" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.1" />
<meta name="Keyword" content="vhdlamsov" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2019-09-18" />
<meta name="ModifiedTime" content="1568824583" />
<meta name="NextFile" content="vhdlamsovIX.html" />
<meta name="Group" content="Analog Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification" />
<meta name="PrevFile" content="appC.html" />
<meta name="Product" content="Xcelium" />
<meta name="ProductFamily" content="Xcelium" />
<meta name="ProductVersion" content="19.09" />
<meta name="RightsManagement" content="Copyright 2012-2019 Cadence Design Systems Inc." />
<meta name="Title" content="Cadence VHDL-AMS Overview -- Glossary" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="product_feature" content="" />
<meta name="product_subfeature" content="" />
<meta name="Version" content="19.09" />
<meta name="SpaceKey" content="vhdlamsov1909" />
<meta name="webflare-version" content="1.4" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vhdlamsovTOC.html">Contents</a></li><li><a class="prev" href="appC.html" title="Advice and Solutions for VHDL-AMS Compiler Issues">Advice and Solutions for VHDL- ...</a></li><li style="float: right;"><a class="viewPrint" href="vhdlamsov.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="vhdlamsovIX.html" title="Index">Index</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Cadence VHDL-AMS Overview<br />Product Version 19.09, September 2019</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;">

<h1>
<a id="pgfId-1034913"></a><hr />
Glossary<hr />
</h1>
<p><strong>
<a id="pgfId-1035172"></a>Across quantity</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035222"></a>A quantity that represents the potential across two terminals.</p>

<p><strong>
<a id="pgfId-1035621"></a>Analog context</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035622"></a>Anything evaluated by the analog simulator such as an analog simultaneous statement.</p>

<p><strong>
<a id="pgfId-1035173"></a>Architecture body</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035494"></a>A body associated with an entity declaration to describe the internal organization or operation of a design entity. An architecture body is used to describe the behavior, data flow, or structure of a design entity. There can be multiple architecture associated with a single entity.</p>

<p><strong>
<a id="pgfId-1035495"></a>Attribute</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035229"></a>A definition of some characteristic of a named entity. Some attributes are predefined for types, ranges, values, signals, and functions. The remaining attributes are user defined and are always constants.</p>

<p><strong>
<a id="pgfId-1035176"></a>Block</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035231"></a>The representation of a portion of the hierarchy of a design. A block is either an external block or an internal block.</p>

<p><strong>
<a id="pgfId-1035482"></a>Break statement</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035483"></a>A statement that notifies the analog solver to be prepared to deal with a discontinuity in an analog value at the next analog solution point. During a QUIESCENT_DOMAIN (DC solution), the break statement can also force named quantities to assume specified reset values.</p>

<p><strong>
<a id="pgfId-1035177"></a>Chip level</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035232"></a>A level of abstraction at which a designer can perform realistic simulation of a full system:</p>
<p class="webflare-indent1">
<a id="pgfId-1035280"></a>1) Synthesis: Without any detailed timing information like FPGAs.</p>
<p class="webflare-indent1">
<a id="pgfId-1035283"></a>2) Simulation: Accurately simulates the chip.</p>

<p><strong>
<a id="pgfId-1035178"></a>Circuit level</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035235"></a>Interconnected active and passive components such as resistors and capacitors.</p>

<p><strong>
<a id="pgfId-1035179"></a>Component</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035236"></a>Describes instances of an entity and connects signals, quantities, and terminals to the ports of the instances.</p>

<p><strong>
<a id="pgfId-1035181"></a>Concurrent statement</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035238"></a>A statement that executes asynchronously, with no defined relative order. Concurrent statements are used for dataflow and structural descriptions.</p>

<p><strong>
<a id="pgfId-1035182"></a>Conservative system</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035239"></a>One that obeys Kirchhoff&#39;s laws.</p>

<p><strong>
<a id="pgfId-1035183"></a>Constant</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035240"></a>An object whose value cannot be changed. Constants must be declared before they are used in models.</p>

<p><strong>
<a id="pgfId-1035184"></a>Continuous time simulation</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035531"></a>A simulation in which values are a continuous function of time.</p>

<p><strong>
<a id="pgfId-1035185"></a>Discrete time simulation</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035527"></a>A simulation in which all changes to the system occur at precise simulation times.</p>

<p><strong>
<a id="pgfId-1036359"></a><a id="34458"></a>DFII</strong></p>
<p><strong>
<a id="pgfId-1036347"></a>The former Cadence Design Framework II, which has now become Virtuoso Design Environment in IC 6.1.</strong></p>
<p><strong>
<a id="pgfId-1035186"></a>Entity declaration</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035330"></a>A definition of the interface between a given design entity and the environment in which it is used. Entities can also specify declarations and statements that are part of the design entity. A given entity declaration can be shared by many design entities, each of which has a different architecture. Thus, an entity declaration can potentially represent a class of design entities, each with the same interface.</p>

<p><strong>
<a id="pgfId-1035340"></a>Function</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035341"></a>A collection of sequential statements that are executed for their result.</p>

<p><strong>
<a id="pgfId-1035189"></a>Generic</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035244"></a>An interface constant declared in the block header of a block statement, a component declaration, or an entity declaration. Generics provide a channel for static information to be communicated to a block from its environment. Unlike constants, however, the value of a generic can be supplied externally, either in a component instantiation statement or in a configuration specification.</p>

<p><strong>
<a id="pgfId-1035190"></a>Generic map</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035346"></a>The mapping between generic constants and the actual values they receive when an entity is used in a component instantiation.</p>

<p><strong>
<a id="pgfId-1035421"></a>Logic gate level</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035422"></a>Corresponds directly to gate level primitives such as <code>AND</code> and <code>OR</code>.</p>

<p><strong>
<a id="pgfId-1035423"></a>Nature</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035248"></a>A definition that specifies values that can be accessed through the attributes of a terminal.</p>

<p><strong>
<a id="pgfId-1035194"></a>Object</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035249"></a>An named entity that has a value of a specified type. An object can be a constant, signal, variable, quantity, terminal, or file.</p>

<p><strong>
<a id="pgfId-1035195"></a>Package</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035250"></a>Used to organize data and subprograms in a model.</p>

<p><strong>
<a id="pgfId-1035515"></a>Port</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035522"></a>A channel for dynamic communication between a block and its environment.</p>

<p><strong>
<a id="pgfId-1035521"></a>Port interface list</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035508"></a>An interface list that declares the inputs and outputs of a block, component, or design entity. The ports can be signals, quantities, or terminals.</p>

<p><strong>
<a id="pgfId-1035523"></a>Port map</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035524"></a>A mapping used in component instantiations that connects actual signals, quantities, or terminals to the formal ports defined in the port interface list for the component.</p>

<p><strong>
<a id="pgfId-1035196"></a>Procedure</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035251"></a>Summarizes a collection of sequential statements that are executed for their effects. </p>

<p><strong>
<a id="pgfId-1035406"></a>Quantity</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035407"></a>An object with a floating point value and which has a continuous solution set by the analog solver.</p>

<p><strong>
<a id="pgfId-1035408"></a>Quantity port</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035409"></a>A quantity, used to model signal flow, that is declared in a port interface list. A direction, either in or out, must be specified on quantity ports.</p>

<p><strong>
<a id="pgfId-1035197"></a>Reference direction</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035252"></a>A direction determined by the order of two terminals that form a branch. For a through quantity, a positive direction represents a flow from the first terminal to the second. Similarly, for an across quantity, a higher potential on the first terminal than on the second is considered a positive potential.</p>

<p><strong>
<a id="pgfId-1035198"></a>Reference terminal</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035253"></a>A terminal that is used by all terminals of a given nature as the zero for the values of its across type. Intuitively, the ground terminal for all terminals of that nature.</p>

<p><strong>
<a id="pgfId-1035199"></a>Register transfer level (RTL)</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035254"></a>Systems described in the form of combinational and sequential functions such as registers, counters and decoders.</p>

<p><strong>
<a id="pgfId-1035200"></a>Scalar type</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035255"></a>A type whose values have no elements. The integer, enumeration, physical, and floating point types.</p>

<p><strong>
<a id="pgfId-1035201"></a>Sequential statements</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035256"></a>Statements that run in sequence.</p>

<p><strong>
<a id="pgfId-1035202"></a>Shared variable</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035477"></a>A variable that can be accessed by more than one process, and by analog expressions. The order of process execution, and therefore of access to shared variables, is unspecified within any one simulation cycle.</p>

<p><strong>
<a id="pgfId-1035203"></a>Signal</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035257"></a>An object with a past history of values. Signals represent interconnection wires.</p>

<p><strong>
<a id="pgfId-1035204"></a>Signal port</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035258"></a>A signal, used to model signal flow, that is declared in a port interface list. Signal ports can be specified with an optional direction: in, out, inout, buffer, or linkage.</p>

<p><strong>
<a id="pgfId-1035205"></a>Simultaneous statements</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035385"></a>Algebraic and differential equations used to specify the analog behavior of a system.</p>

<p><strong>
<a id="pgfId-1035386"></a>System level</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035387"></a>A level of abstraction that describes a complete system.</p>

<p><strong>
<a id="pgfId-1035207"></a>Terminal</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035261"></a>A point of physical connection between devices. A terminal implicitly creates two quantities: <code>T&#8217;reference</code> (an across quantity from this terminal to the reference terminal) and <code>T&#8217;contribution</code> (a through quantity from this terminal to the reference terminal).</p>

<p><strong>
<a id="pgfId-1035208"></a>Terminal port</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035262"></a>A terminal, with no direction, that is declared in a port interface list. Terminal ports are used to model conservative systems.</p>

<p><strong>
<a id="pgfId-1035209"></a>Through quantity</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035263"></a>A quantity that represents the flow through a terminal to a second terminal.</p>

<p><strong>
<a id="pgfId-1035212"></a>Variable</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1035266"></a>An object with a single current value. Variables must be declared before being used in a model.</p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="appC.html" id="prev" title="Advice and Solutions for VHDL-AMS Compiler Issues">Advice and Solutions for VHDL- ...</a></em></b><b><em><a href="vhdlamsovIX.html" id="nex" title="Index">Index</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2019, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>