<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIShrinkInstructions.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIShrinkInstructions.cpp.html'>SIShrinkInstructions.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SIShrinkInstructions.cpp - Shrink Instructions --------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>/// The pass tries to use the 32-bit encoding for instructions when possible.</i></td></tr>
<tr><th id="8">8</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="9">9</th><td><i>//</i></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/IR/LLVMContext.h.html">"llvm/IR/LLVMContext.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"si-shrink-instructions"</u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumInstructionsShrunk = {&quot;si-shrink-instructions&quot;, &quot;NumInstructionsShrunk&quot;, &quot;Number of 64-bit instruction reduced to 32-bit.&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumInstructionsShrunk" title='NumInstructionsShrunk' data-ref="NumInstructionsShrunk">NumInstructionsShrunk</dfn>,</td></tr>
<tr><th id="29">29</th><td>          <q>"Number of 64-bit instruction reduced to 32-bit."</q>);</td></tr>
<tr><th id="30">30</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumLiteralConstantsFolded = {&quot;si-shrink-instructions&quot;, &quot;NumLiteralConstantsFolded&quot;, &quot;Number of literal constants folded into 32-bit instructions.&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumLiteralConstantsFolded" title='NumLiteralConstantsFolded' data-ref="NumLiteralConstantsFolded">NumLiteralConstantsFolded</dfn>,</td></tr>
<tr><th id="31">31</th><td>          <q>"Number of literal constants folded into 32-bit instructions."</q>);</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><b>namespace</b> {</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIShrinkInstructions" title='(anonymous namespace)::SIShrinkInstructions' data-ref="(anonymousnamespace)::SIShrinkInstructions">SIShrinkInstructions</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="38">38</th><td><b>public</b>:</td></tr>
<tr><th id="39">39</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SIShrinkInstructions::ID" title='(anonymous namespace)::SIShrinkInstructions::ID' data-type='char' data-ref="(anonymousnamespace)::SIShrinkInstructions::ID">ID</dfn>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SIShrinkInstructions10shrinkMIMGERN4llvm12MachineInstrE" title='(anonymous namespace)::SIShrinkInstructions::shrinkMIMG' data-type='void (anonymous namespace)::SIShrinkInstructions::shrinkMIMG(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_120SIShrinkInstructions10shrinkMIMGERN4llvm12MachineInstrE">shrinkMIMG</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1MI">MI</dfn>);</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><b>public</b>:</td></tr>
<tr><th id="44">44</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SIShrinkInstructionsC1Ev" title='(anonymous namespace)::SIShrinkInstructions::SIShrinkInstructions' data-type='void (anonymous namespace)::SIShrinkInstructions::SIShrinkInstructions()' data-ref="_ZN12_GLOBAL__N_120SIShrinkInstructionsC1Ev">SIShrinkInstructions</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SIShrinkInstructions::ID" title='(anonymous namespace)::SIShrinkInstructions::ID' data-use='a' data-ref="(anonymousnamespace)::SIShrinkInstructions::ID">ID</a>) {</td></tr>
<tr><th id="45">45</th><td>  }</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_120SIShrinkInstructions20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIShrinkInstructions::runOnMachineFunction' data-type='bool (anonymous namespace)::SIShrinkInstructions::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_120SIShrinkInstructions20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="2MF">MF</dfn>) override;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120SIShrinkInstructions11getPassNameEv" title='(anonymous namespace)::SIShrinkInstructions::getPassName' data-type='llvm::StringRef (anonymous namespace)::SIShrinkInstructions::getPassName() const' data-ref="_ZNK12_GLOBAL__N_120SIShrinkInstructions11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Shrink Instructions"</q>; }</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120SIShrinkInstructions16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SIShrinkInstructions::getAnalysisUsage' data-type='void (anonymous namespace)::SIShrinkInstructions::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_120SIShrinkInstructions16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col3 decl" id="3AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="3AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="52">52</th><td>    <a class="local col3 ref" href="#3AU" title='AU' data-ref="3AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="53">53</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col3 ref" href="#3AU" title='AU' data-ref="3AU">AU</a></span>);</td></tr>
<tr><th id="54">54</th><td>  }</td></tr>
<tr><th id="55">55</th><td>};</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>} <i>// End anonymous namespace.</i></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeSIShrinkInstructionsPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;SI Shrink Instructions&quot;, &quot;si-shrink-instructions&quot;, &amp;SIShrinkInstructions::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SIShrinkInstructions&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSIShrinkInstructionsPassFlag; void llvm::initializeSIShrinkInstructionsPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSIShrinkInstructionsPassFlag, initializeSIShrinkInstructionsPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::SIShrinkInstructions" title='(anonymous namespace)::SIShrinkInstructions' data-ref="(anonymousnamespace)::SIShrinkInstructions">SIShrinkInstructions</a>, <a class="macro" href="#26" title="&quot;si-shrink-instructions&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="60">60</th><td>                <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Shrink Instructions"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIShrinkInstructions" title='(anonymous namespace)::SIShrinkInstructions' data-ref="(anonymousnamespace)::SIShrinkInstructions">SIShrinkInstructions</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SIShrinkInstructions::ID" title='(anonymous namespace)::SIShrinkInstructions::ID' data-type='char' data-ref="(anonymousnamespace)::SIShrinkInstructions::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm30createSIShrinkInstructionsPassEv" title='llvm::createSIShrinkInstructionsPass' data-ref="_ZN4llvm30createSIShrinkInstructionsPassEv">createSIShrinkInstructionsPass</dfn>() {</td></tr>
<tr><th id="65">65</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::SIShrinkInstructions" title='(anonymous namespace)::SIShrinkInstructions' data-ref="(anonymousnamespace)::SIShrinkInstructions">SIShrinkInstructions</a><a class="tu ref" href="#_ZN12_GLOBAL__N_120SIShrinkInstructionsC1Ev" title='(anonymous namespace)::SIShrinkInstructions::SIShrinkInstructions' data-use='c' data-ref="_ZN12_GLOBAL__N_120SIShrinkInstructionsC1Ev">(</a>);</td></tr>
<tr><th id="66">66</th><td>}</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><i class="doc" data-doc="_ZL14foldImmediatesRN4llvm12MachineInstrEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoEb">/// This function checks<span class="command"> \p</span> <span class="arg">MI</span> for operands defined by a move immediate</i></td></tr>
<tr><th id="69">69</th><td><i class="doc" data-doc="_ZL14foldImmediatesRN4llvm12MachineInstrEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoEb">/// instruction and then folds the literal constant into the instruction if it</i></td></tr>
<tr><th id="70">70</th><td><i class="doc" data-doc="_ZL14foldImmediatesRN4llvm12MachineInstrEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoEb">/// can. This function assumes that<span class="command"> \p</span> <span class="arg">MI</span> is a VOP1, VOP2, or VOPC instructions.</i></td></tr>
<tr><th id="71">71</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL14foldImmediatesRN4llvm12MachineInstrEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoEb" title='foldImmediates' data-type='bool foldImmediates(llvm::MachineInstr &amp; MI, const llvm::SIInstrInfo * TII, llvm::MachineRegisterInfo &amp; MRI, bool TryToCommute = true)' data-ref="_ZL14foldImmediatesRN4llvm12MachineInstrEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoEb">foldImmediates</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="4MI">MI</dfn>, <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col5 decl" id="5TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="5TII">TII</dfn>,</td></tr>
<tr><th id="72">72</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="6MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="6MRI">MRI</dfn>, <em>bool</em> <dfn class="local col7 decl" id="7TryToCommute" title='TryToCommute' data-type='bool' data-ref="7TryToCommute">TryToCommute</dfn> = <b>true</b>) {</td></tr>
<tr><th id="73">73</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TII-&gt;isVOP1(MI) || TII-&gt;isVOP2(MI) || TII-&gt;isVOPC(MI)) ? void (0) : __assert_fail (&quot;TII-&gt;isVOP1(MI) || TII-&gt;isVOP2(MI) || TII-&gt;isVOPC(MI)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp&quot;, 73, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#5TII" title='TII' data-ref="5TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOP1ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP1' data-ref="_ZN4llvm11SIInstrInfo6isVOP1ERKNS_12MachineInstrE">isVOP1</a>(<a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>) || <a class="local col5 ref" href="#5TII" title='TII' data-ref="5TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOP2ERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOP2' data-ref="_ZN4llvm11SIInstrInfo6isVOP2ERKNS_12MachineInstrE">isVOP2</a>(<a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>) || <a class="local col5 ref" href="#5TII" title='TII' data-ref="5TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVOPCERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVOPC' data-ref="_ZN4llvm11SIInstrInfo6isVOPCERKNS_12MachineInstrE">isVOPC</a>(<a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>));</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <em>int</em> <dfn class="local col8 decl" id="8Src0Idx" title='Src0Idx' data-type='int' data-ref="8Src0Idx">Src0Idx</dfn> = AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <i>// Try to fold Src0</i></td></tr>
<tr><th id="78">78</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="9Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="9Src0">Src0</dfn> = <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#8Src0Idx" title='Src0Idx' data-ref="8Src0Idx">Src0Idx</a>);</td></tr>
<tr><th id="79">79</th><td>  <b>if</b> (<a class="local col9 ref" href="#9Src0" title='Src0' data-ref="9Src0">Src0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="80">80</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="10Reg" title='Reg' data-type='unsigned int' data-ref="10Reg">Reg</dfn> = <a class="local col9 ref" href="#9Src0" title='Src0' data-ref="9Src0">Src0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="81">81</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#10Reg" title='Reg' data-ref="10Reg">Reg</a>) &amp;&amp; <a class="local col6 ref" href="#6MRI" title='MRI' data-ref="6MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneUseEj" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseEj">hasOneUse</a>(<a class="local col0 ref" href="#10Reg" title='Reg' data-ref="10Reg">Reg</a>)) {</td></tr>
<tr><th id="82">82</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="11Def" title='Def' data-type='llvm::MachineInstr *' data-ref="11Def">Def</dfn> = <a class="local col6 ref" href="#6MRI" title='MRI' data-ref="6MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col0 ref" href="#10Reg" title='Reg' data-ref="10Reg">Reg</a>);</td></tr>
<tr><th id="83">83</th><td>      <b>if</b> (<a class="local col1 ref" href="#11Def" title='Def' data-ref="11Def">Def</a> &amp;&amp; <a class="local col1 ref" href="#11Def" title='Def' data-ref="11Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveImmediate' data-ref="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE">isMoveImmediate</a>()) {</td></tr>
<tr><th id="84">84</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="12MovSrc" title='MovSrc' data-type='llvm::MachineOperand &amp;' data-ref="12MovSrc">MovSrc</dfn> = <a class="local col1 ref" href="#11Def" title='Def' data-ref="11Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="85">85</th><td>        <em>bool</em> <dfn class="local col3 decl" id="13ConstantFolded" title='ConstantFolded' data-type='bool' data-ref="13ConstantFolded">ConstantFolded</dfn> = <b>false</b>;</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>        <b>if</b> (<a class="local col2 ref" href="#12MovSrc" title='MovSrc' data-ref="12MovSrc">MovSrc</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>32</var>&gt;(<a class="local col2 ref" href="#12MovSrc" title='MovSrc' data-ref="12MovSrc">MovSrc</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) ||</td></tr>
<tr><th id="88">88</th><td>                               <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>32</var>&gt;(<a class="local col2 ref" href="#12MovSrc" title='MovSrc' data-ref="12MovSrc">MovSrc</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()))) {</td></tr>
<tr><th id="89">89</th><td>          <i>// It's possible to have only one component of a super-reg defined by</i></td></tr>
<tr><th id="90">90</th><td><i>          // a single mov, so we need to clear any subregister flag.</i></td></tr>
<tr><th id="91">91</th><td>          <a class="local col9 ref" href="#9Src0" title='Src0' data-ref="9Src0">Src0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="92">92</th><td>          <a class="local col9 ref" href="#9Src0" title='Src0' data-ref="9Src0">Src0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col2 ref" href="#12MovSrc" title='MovSrc' data-ref="12MovSrc">MovSrc</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="93">93</th><td>          <a class="local col3 ref" href="#13ConstantFolded" title='ConstantFolded' data-ref="13ConstantFolded">ConstantFolded</a> = <b>true</b>;</td></tr>
<tr><th id="94">94</th><td>        } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#12MovSrc" title='MovSrc' data-ref="12MovSrc">MovSrc</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="95">95</th><td>          <a class="local col9 ref" href="#9Src0" title='Src0' data-ref="9Src0">Src0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="96">96</th><td>          <a class="local col9 ref" href="#9Src0" title='Src0' data-ref="9Src0">Src0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand18ChangeToFrameIndexEi" title='llvm::MachineOperand::ChangeToFrameIndex' data-ref="_ZN4llvm14MachineOperand18ChangeToFrameIndexEi">ChangeToFrameIndex</a>(<a class="local col2 ref" href="#12MovSrc" title='MovSrc' data-ref="12MovSrc">MovSrc</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>());</td></tr>
<tr><th id="97">97</th><td>          <a class="local col3 ref" href="#13ConstantFolded" title='ConstantFolded' data-ref="13ConstantFolded">ConstantFolded</a> = <b>true</b>;</td></tr>
<tr><th id="98">98</th><td>        }</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>        <b>if</b> (<a class="local col3 ref" href="#13ConstantFolded" title='ConstantFolded' data-ref="13ConstantFolded">ConstantFolded</a>) {</td></tr>
<tr><th id="101">101</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI.use_empty(Reg)) ? void (0) : __assert_fail (&quot;MRI.use_empty(Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp&quot;, 101, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#6MRI" title='MRI' data-ref="6MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_emptyEj" title='llvm::MachineRegisterInfo::use_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9use_emptyEj">use_empty</a>(<a class="local col0 ref" href="#10Reg" title='Reg' data-ref="10Reg">Reg</a>));</td></tr>
<tr><th id="102">102</th><td>          <a class="local col1 ref" href="#11Def" title='Def' data-ref="11Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="103">103</th><td>          <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#30" title='NumLiteralConstantsFolded' data-ref="NumLiteralConstantsFolded">NumLiteralConstantsFolded</a>;</td></tr>
<tr><th id="104">104</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="105">105</th><td>        }</td></tr>
<tr><th id="106">106</th><td>      }</td></tr>
<tr><th id="107">107</th><td>    }</td></tr>
<tr><th id="108">108</th><td>  }</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <i>// We have failed to fold src0, so commute the instruction and try again.</i></td></tr>
<tr><th id="111">111</th><td>  <b>if</b> (<a class="local col7 ref" href="#7TryToCommute" title='TryToCommute' data-ref="7TryToCommute">TryToCommute</a> &amp;&amp; <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE" title='llvm::MachineInstr::isCommutable' data-ref="_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE">isCommutable</a>()) {</td></tr>
<tr><th id="112">112</th><td>    <b>if</b> (TII-&gt;<span class='error' title="no member named &apos;commuteInstruction&apos; in &apos;llvm::SIInstrInfo&apos;">commuteInstruction</span>(MI)) {</td></tr>
<tr><th id="113">113</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL14foldImmediatesRN4llvm12MachineInstrEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoEb" title='foldImmediates' data-use='c' data-ref="_ZL14foldImmediatesRN4llvm12MachineInstrEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoEb">foldImmediates</a>(<span class='refarg'><a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a></span>, <a class="local col5 ref" href="#5TII" title='TII' data-ref="5TII">TII</a>, <span class='refarg'><a class="local col6 ref" href="#6MRI" title='MRI' data-ref="6MRI">MRI</a></span>, <b>false</b>))</td></tr>
<tr><th id="114">114</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>      <i>// Commute back.</i></td></tr>
<tr><th id="117">117</th><td>      TII-&gt;<span class='error' title="no member named &apos;commuteInstruction&apos; in &apos;llvm::SIInstrInfo&apos;">commuteInstruction</span>(MI);</td></tr>
<tr><th id="118">118</th><td>    }</td></tr>
<tr><th id="119">119</th><td>  }</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="122">122</th><td>}</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL13isKImmOperandPKN4llvm11SIInstrInfoERKNS_14MachineOperandE" title='isKImmOperand' data-type='bool isKImmOperand(const llvm::SIInstrInfo * TII, const llvm::MachineOperand &amp; Src)' data-ref="_ZL13isKImmOperandPKN4llvm11SIInstrInfoERKNS_14MachineOperandE">isKImmOperand</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col4 decl" id="14TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="14TII">TII</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="15Src" title='Src' data-type='const llvm::MachineOperand &amp;' data-ref="15Src">Src</dfn>) {</td></tr>
<tr><th id="125">125</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col5 ref" href="#15Src" title='Src' data-ref="15Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) &amp;&amp;</td></tr>
<tr><th id="126">126</th><td>    !<a class="local col4 ref" href="#14TII" title='TII' data-ref="14TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj">isInlineConstant</a>(*<a class="local col5 ref" href="#15Src" title='Src' data-ref="15Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>(),</td></tr>
<tr><th id="127">127</th><td>                           <a class="local col5 ref" href="#15Src" title='Src' data-ref="15Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" title='llvm::MachineInstr::getOperandNo' data-ref="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE">getOperandNo</a>(&amp;<a class="local col5 ref" href="#15Src" title='Src' data-ref="15Src">Src</a>));</td></tr>
<tr><th id="128">128</th><td>}</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL14isKUImmOperandPKN4llvm11SIInstrInfoERKNS_14MachineOperandE" title='isKUImmOperand' data-type='bool isKUImmOperand(const llvm::SIInstrInfo * TII, const llvm::MachineOperand &amp; Src)' data-ref="_ZL14isKUImmOperandPKN4llvm11SIInstrInfoERKNS_14MachineOperandE">isKUImmOperand</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col6 decl" id="16TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="16TII">TII</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="17Src" title='Src' data-type='const llvm::MachineOperand &amp;' data-ref="17Src">Src</dfn>) {</td></tr>
<tr><th id="131">131</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>16</var>&gt;(<a class="local col7 ref" href="#17Src" title='Src' data-ref="17Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) &amp;&amp;</td></tr>
<tr><th id="132">132</th><td>    !<a class="local col6 ref" href="#16TII" title='TII' data-ref="16TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEj">isInlineConstant</a>(*<a class="local col7 ref" href="#17Src" title='Src' data-ref="17Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>(),</td></tr>
<tr><th id="133">133</th><td>                           <a class="local col7 ref" href="#17Src" title='Src' data-ref="17Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" title='llvm::MachineInstr::getOperandNo' data-ref="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE">getOperandNo</a>(&amp;<a class="local col7 ref" href="#17Src" title='Src' data-ref="17Src">Src</a>));</td></tr>
<tr><th id="134">134</th><td>}</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL20isKImmOrKUImmOperandPKN4llvm11SIInstrInfoERKNS_14MachineOperandERb" title='isKImmOrKUImmOperand' data-type='bool isKImmOrKUImmOperand(const llvm::SIInstrInfo * TII, const llvm::MachineOperand &amp; Src, bool &amp; IsUnsigned)' data-ref="_ZL20isKImmOrKUImmOperandPKN4llvm11SIInstrInfoERKNS_14MachineOperandERb">isKImmOrKUImmOperand</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col8 decl" id="18TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="18TII">TII</dfn>,</td></tr>
<tr><th id="137">137</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="19Src" title='Src' data-type='const llvm::MachineOperand &amp;' data-ref="19Src">Src</dfn>,</td></tr>
<tr><th id="138">138</th><td>                                 <em>bool</em> &amp;<dfn class="local col0 decl" id="20IsUnsigned" title='IsUnsigned' data-type='bool &amp;' data-ref="20IsUnsigned">IsUnsigned</dfn>) {</td></tr>
<tr><th id="139">139</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col9 ref" href="#19Src" title='Src' data-ref="19Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())) {</td></tr>
<tr><th id="140">140</th><td>    <a class="local col0 ref" href="#20IsUnsigned" title='IsUnsigned' data-ref="20IsUnsigned">IsUnsigned</a> = <b>false</b>;</td></tr>
<tr><th id="141">141</th><td>    <b>return</b> !<a class="local col8 ref" href="#18TII" title='TII' data-ref="18TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandE">isInlineConstant</a>(<a class="local col9 ref" href="#19Src" title='Src' data-ref="19Src">Src</a>);</td></tr>
<tr><th id="142">142</th><td>  }</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>16</var>&gt;(<a class="local col9 ref" href="#19Src" title='Src' data-ref="19Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())) {</td></tr>
<tr><th id="145">145</th><td>    <a class="local col0 ref" href="#20IsUnsigned" title='IsUnsigned' data-ref="20IsUnsigned">IsUnsigned</a> = <b>true</b>;</td></tr>
<tr><th id="146">146</th><td>    <b>return</b> !<a class="local col8 ref" href="#18TII" title='TII' data-ref="18TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandE">isInlineConstant</a>(<a class="local col9 ref" href="#19Src" title='Src' data-ref="19Src">Src</a>);</td></tr>
<tr><th id="147">147</th><td>  }</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="150">150</th><td>}</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><i class="doc" data-doc="_ZL18isReverseInlineImmPKN4llvm11SIInstrInfoERKNS_14MachineOperandERi">/// <span class="command">\returns</span> true if the constant in<span class="command"> \p</span> <span class="arg">Src</span> should be replaced with a bitreverse</i></td></tr>
<tr><th id="153">153</th><td><i class="doc" data-doc="_ZL18isReverseInlineImmPKN4llvm11SIInstrInfoERKNS_14MachineOperandERi">/// of an inline immediate.</i></td></tr>
<tr><th id="154">154</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL18isReverseInlineImmPKN4llvm11SIInstrInfoERKNS_14MachineOperandERi" title='isReverseInlineImm' data-type='bool isReverseInlineImm(const llvm::SIInstrInfo * TII, const llvm::MachineOperand &amp; Src, int32_t &amp; ReverseImm)' data-ref="_ZL18isReverseInlineImmPKN4llvm11SIInstrInfoERKNS_14MachineOperandERi">isReverseInlineImm</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col1 decl" id="21TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="21TII">TII</dfn>,</td></tr>
<tr><th id="155">155</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="22Src" title='Src' data-type='const llvm::MachineOperand &amp;' data-ref="22Src">Src</dfn>,</td></tr>
<tr><th id="156">156</th><td>                               <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> &amp;<dfn class="local col3 decl" id="23ReverseImm" title='ReverseImm' data-type='int32_t &amp;' data-ref="23ReverseImm">ReverseImm</dfn>) {</td></tr>
<tr><th id="157">157</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>32</var>&gt;(<a class="local col2 ref" href="#22Src" title='Src' data-ref="22Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) || <a class="local col1 ref" href="#21TII" title='TII' data-ref="21TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandE">isInlineConstant</a>(<a class="local col2 ref" href="#22Src" title='Src' data-ref="22Src">Src</a>))</td></tr>
<tr><th id="158">158</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <a class="local col3 ref" href="#23ReverseImm" title='ReverseImm' data-ref="23ReverseImm">ReverseImm</a> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11reverseBitsET_" title='llvm::reverseBits' data-ref="_ZN4llvm11reverseBitsET_">reverseBits</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a>&gt;(<b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a>&gt;(<a class="local col2 ref" href="#22Src" title='Src' data-ref="22Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()));</td></tr>
<tr><th id="161">161</th><td>  <b>return</b> <a class="local col3 ref" href="#23ReverseImm" title='ReverseImm' data-ref="23ReverseImm">ReverseImm</a> &gt;= -<var>16</var> &amp;&amp; <a class="local col3 ref" href="#23ReverseImm" title='ReverseImm' data-ref="23ReverseImm">ReverseImm</a> &lt;= <var>64</var>;</td></tr>
<tr><th id="162">162</th><td>}</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><i class="doc" data-doc="_ZL20copyExtraImplicitOpsRN4llvm12MachineInstrERNS_15MachineFunctionERKS0_">/// Copy implicit register operands from specified instruction to this</i></td></tr>
<tr><th id="165">165</th><td><i class="doc" data-doc="_ZL20copyExtraImplicitOpsRN4llvm12MachineInstrERNS_15MachineFunctionERKS0_">/// instruction that are not part of the instruction definition.</i></td></tr>
<tr><th id="166">166</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL20copyExtraImplicitOpsRN4llvm12MachineInstrERNS_15MachineFunctionERKS0_" title='copyExtraImplicitOps' data-type='void copyExtraImplicitOps(llvm::MachineInstr &amp; NewMI, llvm::MachineFunction &amp; MF, const llvm::MachineInstr &amp; MI)' data-ref="_ZL20copyExtraImplicitOpsRN4llvm12MachineInstrERNS_15MachineFunctionERKS0_">copyExtraImplicitOps</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="24NewMI" title='NewMI' data-type='llvm::MachineInstr &amp;' data-ref="24NewMI">NewMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="25MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="25MF">MF</dfn>,</td></tr>
<tr><th id="167">167</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="26MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="26MI">MI</dfn>) {</td></tr>
<tr><th id="168">168</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="27i" title='i' data-type='unsigned int' data-ref="27i">i</dfn> = <a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() +</td></tr>
<tr><th id="169">169</th><td>         <a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc18getNumImplicitUsesEv" title='llvm::MCInstrDesc::getNumImplicitUses' data-ref="_ZNK4llvm11MCInstrDesc18getNumImplicitUsesEv">getNumImplicitUses</a>() +</td></tr>
<tr><th id="170">170</th><td>         <a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc18getNumImplicitDefsEv" title='llvm::MCInstrDesc::getNumImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc18getNumImplicitDefsEv">getNumImplicitDefs</a>(), <dfn class="local col8 decl" id="28e" title='e' data-type='unsigned int' data-ref="28e">e</dfn> = <a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="171">171</th><td>       <a class="local col7 ref" href="#27i" title='i' data-ref="27i">i</a> != <a class="local col8 ref" href="#28e" title='e' data-ref="28e">e</a>; ++<a class="local col7 ref" href="#27i" title='i' data-ref="27i">i</a>) {</td></tr>
<tr><th id="172">172</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="29MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="29MO">MO</dfn> = <a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#27i" title='i' data-ref="27i">i</a>);</td></tr>
<tr><th id="173">173</th><td>    <b>if</b> ((<a class="local col9 ref" href="#29MO" title='MO' data-ref="29MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col9 ref" href="#29MO" title='MO' data-ref="29MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>()) || <a class="local col9 ref" href="#29MO" title='MO' data-ref="29MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>())</td></tr>
<tr><th id="174">174</th><td>      <a class="local col4 ref" href="#24NewMI" title='NewMI' data-ref="24NewMI">NewMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'><a class="local col5 ref" href="#25MF" title='MF' data-ref="25MF">MF</a></span>, <a class="local col9 ref" href="#29MO" title='MO' data-ref="29MO">MO</a>);</td></tr>
<tr><th id="175">175</th><td>  }</td></tr>
<tr><th id="176">176</th><td>}</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL19shrinkScalarComparePKN4llvm11SIInstrInfoERNS_12MachineInstrE" title='shrinkScalarCompare' data-type='void shrinkScalarCompare(const llvm::SIInstrInfo * TII, llvm::MachineInstr &amp; MI)' data-ref="_ZL19shrinkScalarComparePKN4llvm11SIInstrInfoERNS_12MachineInstrE">shrinkScalarCompare</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col0 decl" id="30TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="30TII">TII</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="31MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="31MI">MI</dfn>) {</td></tr>
<tr><th id="179">179</th><td>  <i>// cmpk instructions do scc = dst &lt;cc op&gt; imm16, so commute the instruction to</i></td></tr>
<tr><th id="180">180</th><td><i>  // get constants on the RHS.</i></td></tr>
<tr><th id="181">181</th><td>  <b>if</b> (!<a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="182">182</th><td>    <a class="local col0 ref" href="#30TII" title='TII' data-ref="30TII">TII</a>-&gt;<span class='error' title="no member named &apos;commuteInstruction&apos; in &apos;llvm::SIInstrInfo&apos;; did you mean &apos;commuteInstructionImpl&apos;?"><a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::SIInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm11SIInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstruction</a></span>(<span class='refarg'><a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI">MI</a></span>, <b>false</b>, <var>0</var>, <var>1</var>);</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="32Src1" title='Src1' data-type='const llvm::MachineOperand &amp;' data-ref="32Src1">Src1</dfn> = <a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="185">185</th><td>  <b>if</b> (!<a class="local col2 ref" href="#32Src1" title='Src1' data-ref="32Src1">Src1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="186">186</th><td>    <b>return</b>;</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <em>int</em> <dfn class="local col3 decl" id="33SOPKOpc" title='SOPKOpc' data-type='int' data-ref="33SOPKOpc">SOPKOpc</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU9getSOPKOpEt" title='llvm::AMDGPU::getSOPKOp' data-ref="_ZN4llvm6AMDGPU9getSOPKOpEt">getSOPKOp</a>(<a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="189">189</th><td>  <b>if</b> (<a class="local col3 ref" href="#33SOPKOpc" title='SOPKOpc' data-ref="33SOPKOpc">SOPKOpc</a> == -<var>1</var>)</td></tr>
<tr><th id="190">190</th><td>    <b>return</b>;</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>  <i>// eq/ne is special because the imm16 can be treated as signed or unsigned,</i></td></tr>
<tr><th id="193">193</th><td><i>  // and initially selectd to the unsigned versions.</i></td></tr>
<tr><th id="194">194</th><td>  <b>if</b> (SOPKOpc == AMDGPU::<span class='error' title="no member named &apos;S_CMPK_EQ_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CMPK_EQ_U32</span> || SOPKOpc == AMDGPU::<span class='error' title="no member named &apos;S_CMPK_LG_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CMPK_LG_U32</span>) {</td></tr>
<tr><th id="195">195</th><td>    <em>bool</em> <dfn class="local col4 decl" id="34HasUImm" title='HasUImm' data-type='bool' data-ref="34HasUImm">HasUImm</dfn>;</td></tr>
<tr><th id="196">196</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL20isKImmOrKUImmOperandPKN4llvm11SIInstrInfoERKNS_14MachineOperandERb" title='isKImmOrKUImmOperand' data-use='c' data-ref="_ZL20isKImmOrKUImmOperandPKN4llvm11SIInstrInfoERKNS_14MachineOperandERb">isKImmOrKUImmOperand</a>(<a class="local col0 ref" href="#30TII" title='TII' data-ref="30TII">TII</a>, <a class="local col2 ref" href="#32Src1" title='Src1' data-ref="32Src1">Src1</a>, <span class='refarg'><a class="local col4 ref" href="#34HasUImm" title='HasUImm' data-ref="34HasUImm">HasUImm</a></span>)) {</td></tr>
<tr><th id="197">197</th><td>      <b>if</b> (!<a class="local col4 ref" href="#34HasUImm" title='HasUImm' data-ref="34HasUImm">HasUImm</a>) {</td></tr>
<tr><th id="198">198</th><td>        SOPKOpc = (SOPKOpc == AMDGPU::<span class='error' title="no member named &apos;S_CMPK_EQ_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CMPK_EQ_U32</span>) ?</td></tr>
<tr><th id="199">199</th><td>          AMDGPU::<span class='error' title="no member named &apos;S_CMPK_EQ_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CMPK_EQ_I32</span> : AMDGPU::<span class='error' title="no member named &apos;S_CMPK_LG_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CMPK_LG_I32</span>;</td></tr>
<tr><th id="200">200</th><td>      }</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>      MI.setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(SOPKOpc));</td></tr>
<tr><th id="203">203</th><td>    }</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>    <b>return</b>;</td></tr>
<tr><th id="206">206</th><td>  }</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="35NewDesc" title='NewDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="35NewDesc">NewDesc</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(SOPKOpc);</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>  <b>if</b> ((<a class="local col0 ref" href="#30TII" title='TII' data-ref="30TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo10sopkIsZextEt" title='llvm::SIInstrInfo::sopkIsZext' data-ref="_ZNK4llvm11SIInstrInfo10sopkIsZextEt">sopkIsZext</a>(<a class="local col3 ref" href="#33SOPKOpc" title='SOPKOpc' data-ref="33SOPKOpc">SOPKOpc</a>) &amp;&amp; <a class="tu ref" href="#_ZL14isKUImmOperandPKN4llvm11SIInstrInfoERKNS_14MachineOperandE" title='isKUImmOperand' data-use='c' data-ref="_ZL14isKUImmOperandPKN4llvm11SIInstrInfoERKNS_14MachineOperandE">isKUImmOperand</a>(<a class="local col0 ref" href="#30TII" title='TII' data-ref="30TII">TII</a>, <a class="local col2 ref" href="#32Src1" title='Src1' data-ref="32Src1">Src1</a>)) ||</td></tr>
<tr><th id="211">211</th><td>      (!<a class="local col0 ref" href="#30TII" title='TII' data-ref="30TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo10sopkIsZextEt" title='llvm::SIInstrInfo::sopkIsZext' data-ref="_ZNK4llvm11SIInstrInfo10sopkIsZextEt">sopkIsZext</a>(<a class="local col3 ref" href="#33SOPKOpc" title='SOPKOpc' data-ref="33SOPKOpc">SOPKOpc</a>) &amp;&amp; <a class="tu ref" href="#_ZL13isKImmOperandPKN4llvm11SIInstrInfoERKNS_14MachineOperandE" title='isKImmOperand' data-use='c' data-ref="_ZL13isKImmOperandPKN4llvm11SIInstrInfoERKNS_14MachineOperandE">isKImmOperand</a>(<a class="local col0 ref" href="#30TII" title='TII' data-ref="30TII">TII</a>, <a class="local col2 ref" href="#32Src1" title='Src1' data-ref="32Src1">Src1</a>))) {</td></tr>
<tr><th id="212">212</th><td>    <a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col5 ref" href="#35NewDesc" title='NewDesc' data-ref="35NewDesc">NewDesc</a>);</td></tr>
<tr><th id="213">213</th><td>  }</td></tr>
<tr><th id="214">214</th><td>}</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><i  data-doc="_ZN12_GLOBAL__N_120SIShrinkInstructions10shrinkMIMGERN4llvm12MachineInstrE">// Shrink NSA encoded instructions with contiguous VGPRs to non-NSA encoding.</i></td></tr>
<tr><th id="217">217</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIShrinkInstructions" title='(anonymous namespace)::SIShrinkInstructions' data-ref="(anonymousnamespace)::SIShrinkInstructions">SIShrinkInstructions</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SIShrinkInstructions10shrinkMIMGERN4llvm12MachineInstrE" title='(anonymous namespace)::SIShrinkInstructions::shrinkMIMG' data-type='void (anonymous namespace)::SIShrinkInstructions::shrinkMIMG(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_120SIShrinkInstructions10shrinkMIMGERN4llvm12MachineInstrE">shrinkMIMG</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="36MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="36MI">MI</dfn>) {</td></tr>
<tr><th id="218">218</th><td>  <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo" title='llvm::AMDGPU::MIMGInfo' data-ref="llvm::AMDGPU::MIMGInfo">MIMGInfo</a> *<dfn class="local col7 decl" id="37Info" title='Info' data-type='const AMDGPU::MIMGInfo *' data-ref="37Info">Info</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU11getMIMGInfoEj" title='llvm::AMDGPU::getMIMGInfo' data-ref="_ZN4llvm6AMDGPU11getMIMGInfoEj">getMIMGInfo</a>(<a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="219">219</th><td>  <b>if</b> (Info-&gt;MIMGEncoding != AMDGPU::<span class='error' title="no member named &apos;MIMGEncGfx10NSA&apos; in namespace &apos;llvm::AMDGPU&apos;">MIMGEncGfx10NSA</span>)</td></tr>
<tr><th id="220">220</th><td>    <b>return</b>;</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col8 decl" id="38MF" title='MF' data-type='llvm::MachineFunction *' data-ref="38MF">MF</dfn> = <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="223">223</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col9 decl" id="39ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="39ST">ST</dfn> = <a class="local col8 ref" href="#38MF" title='MF' data-ref="38MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="224">224</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col0 decl" id="40TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="40TII">TII</dfn> = <a class="local col9 ref" href="#39ST" title='ST' data-ref="39ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="225">225</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col1 decl" id="41TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="41TRI">TRI</dfn> = <a class="local col0 ref" href="#40TII" title='TII' data-ref="40TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="226">226</th><td>  <em>int</em> <dfn class="local col2 decl" id="42VAddr0Idx" title='VAddr0Idx' data-type='int' data-ref="42VAddr0Idx">VAddr0Idx</dfn> =</td></tr>
<tr><th id="227">227</th><td>      AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vaddr0);</td></tr>
<tr><th id="228">228</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="43NewAddrDwords" title='NewAddrDwords' data-type='unsigned int' data-ref="43NewAddrDwords">NewAddrDwords</dfn> = <a class="local col7 ref" href="#37Info" title='Info' data-ref="37Info">Info</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords">VAddrDwords</a>;</td></tr>
<tr><th id="229">229</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="44RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="44RC">RC</dfn>;</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <b>if</b> (<a class="local col7 ref" href="#37Info" title='Info' data-ref="37Info">Info</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords">VAddrDwords</a> == <var>2</var>) {</td></tr>
<tr><th id="232">232</th><td>    RC = &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_64RegClass</span>;</td></tr>
<tr><th id="233">233</th><td>  } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#37Info" title='Info' data-ref="37Info">Info</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords">VAddrDwords</a> == <var>3</var>) {</td></tr>
<tr><th id="234">234</th><td>    RC = &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_96RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_96RegClass</span>;</td></tr>
<tr><th id="235">235</th><td>  } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#37Info" title='Info' data-ref="37Info">Info</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords">VAddrDwords</a> == <var>4</var>) {</td></tr>
<tr><th id="236">236</th><td>    RC = &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_128RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_128RegClass</span>;</td></tr>
<tr><th id="237">237</th><td>  } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#37Info" title='Info' data-ref="37Info">Info</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords">VAddrDwords</a> &lt;= <var>8</var>) {</td></tr>
<tr><th id="238">238</th><td>    RC = &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_256RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_256RegClass</span>;</td></tr>
<tr><th id="239">239</th><td>    <a class="local col3 ref" href="#43NewAddrDwords" title='NewAddrDwords' data-ref="43NewAddrDwords">NewAddrDwords</a> = <var>8</var>;</td></tr>
<tr><th id="240">240</th><td>  } <b>else</b> {</td></tr>
<tr><th id="241">241</th><td>    RC = &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_512RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_512RegClass</span>;</td></tr>
<tr><th id="242">242</th><td>    <a class="local col3 ref" href="#43NewAddrDwords" title='NewAddrDwords' data-ref="43NewAddrDwords">NewAddrDwords</a> = <var>16</var>;</td></tr>
<tr><th id="243">243</th><td>  }</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="45VgprBase" title='VgprBase' data-type='unsigned int' data-ref="45VgprBase">VgprBase</dfn> = <var>0</var>;</td></tr>
<tr><th id="246">246</th><td>  <em>bool</em> <dfn class="local col6 decl" id="46IsUndef" title='IsUndef' data-type='bool' data-ref="46IsUndef">IsUndef</dfn> = <b>true</b>;</td></tr>
<tr><th id="247">247</th><td>  <em>bool</em> <dfn class="local col7 decl" id="47IsKill" title='IsKill' data-type='bool' data-ref="47IsKill">IsKill</dfn> = <a class="local col3 ref" href="#43NewAddrDwords" title='NewAddrDwords' data-ref="43NewAddrDwords">NewAddrDwords</a> == <a class="local col7 ref" href="#37Info" title='Info' data-ref="37Info">Info</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords">VAddrDwords</a>;</td></tr>
<tr><th id="248">248</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="48i" title='i' data-type='unsigned int' data-ref="48i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#48i" title='i' data-ref="48i">i</a> &lt; <a class="local col7 ref" href="#37Info" title='Info' data-ref="37Info">Info</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords">VAddrDwords</a>; ++<a class="local col8 ref" href="#48i" title='i' data-ref="48i">i</a>) {</td></tr>
<tr><th id="249">249</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="49Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="49Op">Op</dfn> = <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#42VAddr0Idx" title='VAddr0Idx' data-ref="42VAddr0Idx">VAddr0Idx</a> + <a class="local col8 ref" href="#48i" title='i' data-ref="48i">i</a>);</td></tr>
<tr><th id="250">250</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="50Vgpr" title='Vgpr' data-type='unsigned int' data-ref="50Vgpr">Vgpr</dfn> = <a class="local col1 ref" href="#41TRI" title='TRI' data-ref="41TRI">TRI</a>.<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo13getHWRegIndexEj" title='llvm::SIRegisterInfo::getHWRegIndex' data-ref="_ZNK4llvm14SIRegisterInfo13getHWRegIndexEj">getHWRegIndex</a>(<a class="local col9 ref" href="#49Op" title='Op' data-ref="49Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>    <b>if</b> (<a class="local col8 ref" href="#48i" title='i' data-ref="48i">i</a> == <var>0</var>) {</td></tr>
<tr><th id="253">253</th><td>      <a class="local col5 ref" href="#45VgprBase" title='VgprBase' data-ref="45VgprBase">VgprBase</a> = <a class="local col0 ref" href="#50Vgpr" title='Vgpr' data-ref="50Vgpr">Vgpr</a>;</td></tr>
<tr><th id="254">254</th><td>    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#45VgprBase" title='VgprBase' data-ref="45VgprBase">VgprBase</a> + <a class="local col8 ref" href="#48i" title='i' data-ref="48i">i</a> != <a class="local col0 ref" href="#50Vgpr" title='Vgpr' data-ref="50Vgpr">Vgpr</a>)</td></tr>
<tr><th id="255">255</th><td>      <b>return</b>;</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>    <b>if</b> (!<a class="local col9 ref" href="#49Op" title='Op' data-ref="49Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="258">258</th><td>      <a class="local col6 ref" href="#46IsUndef" title='IsUndef' data-ref="46IsUndef">IsUndef</a> = <b>false</b>;</td></tr>
<tr><th id="259">259</th><td>    <b>if</b> (!<a class="local col9 ref" href="#49Op" title='Op' data-ref="49Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="260">260</th><td>      <a class="local col7 ref" href="#47IsKill" title='IsKill' data-ref="47IsKill">IsKill</a> = <b>false</b>;</td></tr>
<tr><th id="261">261</th><td>  }</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <b>if</b> (<a class="local col5 ref" href="#45VgprBase" title='VgprBase' data-ref="45VgprBase">VgprBase</a> + <a class="local col3 ref" href="#43NewAddrDwords" title='NewAddrDwords' data-ref="43NewAddrDwords">NewAddrDwords</a> &gt; <var>256</var>)</td></tr>
<tr><th id="264">264</th><td>    <b>return</b>;</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>  <i>// Further check for implicit tied operands - this may be present if TFE is</i></td></tr>
<tr><th id="267">267</th><td><i>  // enabled</i></td></tr>
<tr><th id="268">268</th><td>  <em>int</em> <dfn class="local col1 decl" id="51TFEIdx" title='TFEIdx' data-type='int' data-ref="51TFEIdx">TFEIdx</dfn> = AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::tfe);</td></tr>
<tr><th id="269">269</th><td>  <em>int</em> <dfn class="local col2 decl" id="52LWEIdx" title='LWEIdx' data-type='int' data-ref="52LWEIdx">LWEIdx</dfn> = AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::lwe);</td></tr>
<tr><th id="270">270</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="53TFEVal" title='TFEVal' data-type='unsigned int' data-ref="53TFEVal">TFEVal</dfn> = <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#51TFEIdx" title='TFEIdx' data-ref="51TFEIdx">TFEIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="271">271</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="54LWEVal" title='LWEVal' data-type='unsigned int' data-ref="54LWEVal">LWEVal</dfn> = <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#52LWEIdx" title='LWEIdx' data-ref="52LWEIdx">LWEIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="272">272</th><td>  <em>int</em> <dfn class="local col5 decl" id="55ToUntie" title='ToUntie' data-type='int' data-ref="55ToUntie">ToUntie</dfn> = -<var>1</var>;</td></tr>
<tr><th id="273">273</th><td>  <b>if</b> (<a class="local col3 ref" href="#53TFEVal" title='TFEVal' data-ref="53TFEVal">TFEVal</a> || <a class="local col4 ref" href="#54LWEVal" title='LWEVal' data-ref="54LWEVal">LWEVal</a>) {</td></tr>
<tr><th id="274">274</th><td>    <i>// TFE/LWE is enabled so we need to deal with an implicit tied operand</i></td></tr>
<tr><th id="275">275</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="56i" title='i' data-type='unsigned int' data-ref="56i">i</dfn> = <a class="local col2 ref" href="#52LWEIdx" title='LWEIdx' data-ref="52LWEIdx">LWEIdx</a> + <var>1</var>, <dfn class="local col7 decl" id="57e" title='e' data-type='unsigned int' data-ref="57e">e</dfn> = <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#56i" title='i' data-ref="56i">i</a> != <a class="local col7 ref" href="#57e" title='e' data-ref="57e">e</a>; ++<a class="local col6 ref" href="#56i" title='i' data-ref="56i">i</a>) {</td></tr>
<tr><th id="276">276</th><td>      <b>if</b> (<a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#56i" title='i' data-ref="56i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#56i" title='i' data-ref="56i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>() &amp;&amp;</td></tr>
<tr><th id="277">277</th><td>          <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#56i" title='i' data-ref="56i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>()) {</td></tr>
<tr><th id="278">278</th><td>        <i>// This is the tied operand</i></td></tr>
<tr><th id="279">279</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ToUntie == -1 &amp;&amp; &quot;found more than one tied implicit operand when expecting only 1&quot;) ? void (0) : __assert_fail (&quot;ToUntie == -1 &amp;&amp; \&quot;found more than one tied implicit operand when expecting only 1\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp&quot;, 281, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(</td></tr>
<tr><th id="280">280</th><td>            <a class="local col5 ref" href="#55ToUntie" title='ToUntie' data-ref="55ToUntie">ToUntie</a> == -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="281">281</th><td>            <q>"found more than one tied implicit operand when expecting only 1"</q>);</td></tr>
<tr><th id="282">282</th><td>        <a class="local col5 ref" href="#55ToUntie" title='ToUntie' data-ref="55ToUntie">ToUntie</a> = <a class="local col6 ref" href="#56i" title='i' data-ref="56i">i</a>;</td></tr>
<tr><th id="283">283</th><td>        <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15untieRegOperandEj" title='llvm::MachineInstr::untieRegOperand' data-ref="_ZN4llvm12MachineInstr15untieRegOperandEj">untieRegOperand</a>(<a class="local col5 ref" href="#55ToUntie" title='ToUntie' data-ref="55ToUntie">ToUntie</a>);</td></tr>
<tr><th id="284">284</th><td>      }</td></tr>
<tr><th id="285">285</th><td>    }</td></tr>
<tr><th id="286">286</th><td>  }</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="58NewOpcode" title='NewOpcode' data-type='unsigned int' data-ref="58NewOpcode">NewOpcode</dfn> =</td></tr>
<tr><th id="289">289</th><td>      AMDGPU::getMIMGOpcode(Info-&gt;BaseOpcode, AMDGPU::<span class='error' title="no member named &apos;MIMGEncGfx10Default&apos; in namespace &apos;llvm::AMDGPU&apos;">MIMGEncGfx10Default</span>,</td></tr>
<tr><th id="290">290</th><td>                            Info-&gt;VDataDwords, NewAddrDwords);</td></tr>
<tr><th id="291">291</th><td>  MI.setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(NewOpcode));</td></tr>
<tr><th id="292">292</th><td>  <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#42VAddr0Idx" title='VAddr0Idx' data-ref="42VAddr0Idx">VAddr0Idx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col4 ref" href="#44RC" title='RC' data-ref="44RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col5 ref" href="#45VgprBase" title='VgprBase' data-ref="45VgprBase">VgprBase</a>));</td></tr>
<tr><th id="293">293</th><td>  <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#42VAddr0Idx" title='VAddr0Idx' data-ref="42VAddr0Idx">VAddr0Idx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<a class="local col6 ref" href="#46IsUndef" title='IsUndef' data-ref="46IsUndef">IsUndef</a>);</td></tr>
<tr><th id="294">294</th><td>  <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#42VAddr0Idx" title='VAddr0Idx' data-ref="42VAddr0Idx">VAddr0Idx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col7 ref" href="#47IsKill" title='IsKill' data-ref="47IsKill">IsKill</a>);</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="59i" title='i' data-type='unsigned int' data-ref="59i">i</dfn> = <var>1</var>; <a class="local col9 ref" href="#59i" title='i' data-ref="59i">i</a> &lt; <a class="local col7 ref" href="#37Info" title='Info' data-ref="37Info">Info</a>-&gt;<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::VAddrDwords" title='llvm::AMDGPU::MIMGInfo::VAddrDwords' data-ref="llvm::AMDGPU::MIMGInfo::VAddrDwords">VAddrDwords</a>; ++<a class="local col9 ref" href="#59i" title='i' data-ref="59i">i</a>)</td></tr>
<tr><th id="297">297</th><td>    <a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col2 ref" href="#42VAddr0Idx" title='VAddr0Idx' data-ref="42VAddr0Idx">VAddr0Idx</a> + <var>1</var>);</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <b>if</b> (<a class="local col5 ref" href="#55ToUntie" title='ToUntie' data-ref="55ToUntie">ToUntie</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="300">300</th><td>    MI.tieOperands(</td></tr>
<tr><th id="301">301</th><td>        AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdata),</td></tr>
<tr><th id="302">302</th><td>        ToUntie - (Info-&gt;VAddrDwords - <var>1</var>));</td></tr>
<tr><th id="303">303</th><td>  }</td></tr>
<tr><th id="304">304</th><td>}</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td><i class="doc" data-doc="_ZL19shrinkScalarLogicOpRKN4llvm12GCNSubtargetERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoERNS_12MachineInstrE">/// Attempt to shink AND/OR/XOR operations requiring non-inlineable literals.</i></td></tr>
<tr><th id="307">307</th><td><i class="doc" data-doc="_ZL19shrinkScalarLogicOpRKN4llvm12GCNSubtargetERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoERNS_12MachineInstrE">/// For AND or OR, try using S_BITSET{0,1} to clear or set bits.</i></td></tr>
<tr><th id="308">308</th><td><i class="doc" data-doc="_ZL19shrinkScalarLogicOpRKN4llvm12GCNSubtargetERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoERNS_12MachineInstrE">/// If the inverse of the immediate is legal, use ANDN2, ORN2 or</i></td></tr>
<tr><th id="309">309</th><td><i class="doc" data-doc="_ZL19shrinkScalarLogicOpRKN4llvm12GCNSubtargetERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoERNS_12MachineInstrE">/// XNOR (as a ^ b == ~(a ^ ~b)).</i></td></tr>
<tr><th id="310">310</th><td><i class="doc" data-doc="_ZL19shrinkScalarLogicOpRKN4llvm12GCNSubtargetERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoERNS_12MachineInstrE">/// <span class="command">\returns</span> true if the caller should continue the machine function iterator</i></td></tr>
<tr><th id="311">311</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL19shrinkScalarLogicOpRKN4llvm12GCNSubtargetERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoERNS_12MachineInstrE" title='shrinkScalarLogicOp' data-type='bool shrinkScalarLogicOp(const llvm::GCNSubtarget &amp; ST, llvm::MachineRegisterInfo &amp; MRI, const llvm::SIInstrInfo * TII, llvm::MachineInstr &amp; MI)' data-ref="_ZL19shrinkScalarLogicOpRKN4llvm12GCNSubtargetERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoERNS_12MachineInstrE">shrinkScalarLogicOp</dfn>(<em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col0 decl" id="60ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="60ST">ST</dfn>,</td></tr>
<tr><th id="312">312</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="61MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="61MRI">MRI</dfn>,</td></tr>
<tr><th id="313">313</th><td>                                <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col2 decl" id="62TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="62TII">TII</dfn>,</td></tr>
<tr><th id="314">314</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="63MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="63MI">MI</dfn>) {</td></tr>
<tr><th id="315">315</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="64Opc" title='Opc' data-type='unsigned int' data-ref="64Opc">Opc</dfn> = <a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="316">316</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="65Dest" title='Dest' data-type='const llvm::MachineOperand *' data-ref="65Dest">Dest</dfn> = &amp;<a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="317">317</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="66Src0" title='Src0' data-type='llvm::MachineOperand *' data-ref="66Src0">Src0</dfn> = &amp;<a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="318">318</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="67Src1" title='Src1' data-type='llvm::MachineOperand *' data-ref="67Src1">Src1</dfn> = &amp;<a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="319">319</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="68SrcReg" title='SrcReg' data-type='llvm::MachineOperand *' data-ref="68SrcReg">SrcReg</dfn> = <a class="local col6 ref" href="#66Src0" title='Src0' data-ref="66Src0">Src0</a>;</td></tr>
<tr><th id="320">320</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="69SrcImm" title='SrcImm' data-type='llvm::MachineOperand *' data-ref="69SrcImm">SrcImm</dfn> = <a class="local col7 ref" href="#67Src1" title='Src1' data-ref="67Src1">Src1</a>;</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <b>if</b> (SrcImm-&gt;isImm() &amp;&amp;</td></tr>
<tr><th id="323">323</th><td>      !AMDGPU::isInlinableLiteral32(SrcImm-&gt;getImm(), <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.hasInv2PiInlineImm())) {</td></tr>
<tr><th id="324">324</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="70Imm" title='Imm' data-type='uint32_t' data-ref="70Imm">Imm</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>&gt;(<a class="local col9 ref" href="#69SrcImm" title='SrcImm' data-ref="69SrcImm">SrcImm</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="325">325</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="71NewImm" title='NewImm' data-type='uint32_t' data-ref="71NewImm">NewImm</dfn> = <var>0</var>;</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>    <b>if</b> (Opc == AMDGPU::<span class='error' title="no member named &apos;S_AND_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_B32</span>) {</td></tr>
<tr><th id="328">328</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_32Ej" title='llvm::isPowerOf2_32' data-ref="_ZN4llvm13isPowerOf2_32Ej">isPowerOf2_32</a>(~<a class="local col0 ref" href="#70Imm" title='Imm' data-ref="70Imm">Imm</a>)) {</td></tr>
<tr><th id="329">329</th><td>        <a class="local col1 ref" href="#71NewImm" title='NewImm' data-ref="71NewImm">NewImm</a> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17countTrailingOnesET_NS_12ZeroBehaviorE" title='llvm::countTrailingOnes' data-ref="_ZN4llvm17countTrailingOnesET_NS_12ZeroBehaviorE">countTrailingOnes</a>(<a class="local col0 ref" href="#70Imm" title='Imm' data-ref="70Imm">Imm</a>);</td></tr>
<tr><th id="330">330</th><td>        Opc = AMDGPU::<span class='error' title="no member named &apos;S_BITSET0_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BITSET0_B32</span>;</td></tr>
<tr><th id="331">331</th><td>      } <b>else</b> <b>if</b> (AMDGPU::isInlinableLiteral32(~Imm, <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.hasInv2PiInlineImm())) {</td></tr>
<tr><th id="332">332</th><td>        <a class="local col1 ref" href="#71NewImm" title='NewImm' data-ref="71NewImm">NewImm</a> = ~<a class="local col0 ref" href="#70Imm" title='Imm' data-ref="70Imm">Imm</a>;</td></tr>
<tr><th id="333">333</th><td>        Opc = AMDGPU::<span class='error' title="no member named &apos;S_ANDN2_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ANDN2_B32</span>;</td></tr>
<tr><th id="334">334</th><td>      }</td></tr>
<tr><th id="335">335</th><td>    } <b>else</b> <b>if</b> (Opc == AMDGPU::<span class='error' title="no member named &apos;S_OR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_OR_B32</span>) {</td></tr>
<tr><th id="336">336</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_32Ej" title='llvm::isPowerOf2_32' data-ref="_ZN4llvm13isPowerOf2_32Ej">isPowerOf2_32</a>(<a class="local col0 ref" href="#70Imm" title='Imm' data-ref="70Imm">Imm</a>)) {</td></tr>
<tr><th id="337">337</th><td>        <a class="local col1 ref" href="#71NewImm" title='NewImm' data-ref="71NewImm">NewImm</a> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col0 ref" href="#70Imm" title='Imm' data-ref="70Imm">Imm</a>);</td></tr>
<tr><th id="338">338</th><td>        Opc = AMDGPU::<span class='error' title="no member named &apos;S_BITSET1_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BITSET1_B32</span>;</td></tr>
<tr><th id="339">339</th><td>      } <b>else</b> <b>if</b> (AMDGPU::isInlinableLiteral32(~Imm, <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.hasInv2PiInlineImm())) {</td></tr>
<tr><th id="340">340</th><td>        <a class="local col1 ref" href="#71NewImm" title='NewImm' data-ref="71NewImm">NewImm</a> = ~<a class="local col0 ref" href="#70Imm" title='Imm' data-ref="70Imm">Imm</a>;</td></tr>
<tr><th id="341">341</th><td>        Opc = AMDGPU::<span class='error' title="no member named &apos;S_ORN2_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ORN2_B32</span>;</td></tr>
<tr><th id="342">342</th><td>      }</td></tr>
<tr><th id="343">343</th><td>    } <b>else</b> <b>if</b> (Opc == AMDGPU::<span class='error' title="no member named &apos;S_XOR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XOR_B32</span>) {</td></tr>
<tr><th id="344">344</th><td>      <b>if</b> (AMDGPU::isInlinableLiteral32(~Imm, <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.hasInv2PiInlineImm())) {</td></tr>
<tr><th id="345">345</th><td>        <a class="local col1 ref" href="#71NewImm" title='NewImm' data-ref="71NewImm">NewImm</a> = ~<a class="local col0 ref" href="#70Imm" title='Imm' data-ref="70Imm">Imm</a>;</td></tr>
<tr><th id="346">346</th><td>        Opc = AMDGPU::<span class='error' title="no member named &apos;S_XNOR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XNOR_B32</span>;</td></tr>
<tr><th id="347">347</th><td>      }</td></tr>
<tr><th id="348">348</th><td>    } <b>else</b> {</td></tr>
<tr><th id="349">349</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unexpected opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp&quot;, 349)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected opcode"</q>);</td></tr>
<tr><th id="350">350</th><td>    }</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>    <b>if</b> ((Opc == AMDGPU::<span class='error' title="no member named &apos;S_ANDN2_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ANDN2_B32</span> || Opc == AMDGPU::<span class='error' title="no member named &apos;S_ORN2_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ORN2_B32</span>) &amp;&amp;</td></tr>
<tr><th id="353">353</th><td>        SrcImm == Src0) {</td></tr>
<tr><th id="354">354</th><td>      <b>if</b> (!<a class="local col2 ref" href="#62TII" title='TII' data-ref="62TII">TII</a>-&gt;<span class='error' title="no member named &apos;commuteInstruction&apos; in &apos;llvm::SIInstrInfo&apos;; did you mean &apos;commuteInstructionImpl&apos;?"><a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::SIInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm11SIInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstruction</a></span>(<span class='refarg'><a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI">MI</a></span>, <b>false</b>, <var>1</var>, <var>2</var>))</td></tr>
<tr><th id="355">355</th><td>        <a class="local col1 ref" href="#71NewImm" title='NewImm' data-ref="71NewImm">NewImm</a> = <var>0</var>;</td></tr>
<tr><th id="356">356</th><td>    }</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td>    <b>if</b> (<a class="local col1 ref" href="#71NewImm" title='NewImm' data-ref="71NewImm">NewImm</a> != <var>0</var>) {</td></tr>
<tr><th id="359">359</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#65Dest" title='Dest' data-ref="65Dest">Dest</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="360">360</th><td>        <a class="local col8 ref" href="#68SrcReg" title='SrcReg' data-ref="68SrcReg">SrcReg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="361">361</th><td>        <a class="local col1 ref" href="#61MRI" title='MRI' data-ref="61MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20setRegAllocationHintEjjj" title='llvm::MachineRegisterInfo::setRegAllocationHint' data-ref="_ZN4llvm19MachineRegisterInfo20setRegAllocationHintEjjj">setRegAllocationHint</a>(<a class="local col5 ref" href="#65Dest" title='Dest' data-ref="65Dest">Dest</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>0</var>, <a class="local col8 ref" href="#68SrcReg" title='SrcReg' data-ref="68SrcReg">SrcReg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="362">362</th><td>        <a class="local col1 ref" href="#61MRI" title='MRI' data-ref="61MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20setRegAllocationHintEjjj" title='llvm::MachineRegisterInfo::setRegAllocationHint' data-ref="_ZN4llvm19MachineRegisterInfo20setRegAllocationHintEjjj">setRegAllocationHint</a>(<a class="local col8 ref" href="#68SrcReg" title='SrcReg' data-ref="68SrcReg">SrcReg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>0</var>, <a class="local col5 ref" href="#65Dest" title='Dest' data-ref="65Dest">Dest</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="363">363</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="364">364</th><td>      }</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>      <b>if</b> (<a class="local col8 ref" href="#68SrcReg" title='SrcReg' data-ref="68SrcReg">SrcReg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col8 ref" href="#68SrcReg" title='SrcReg' data-ref="68SrcReg">SrcReg</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col5 ref" href="#65Dest" title='Dest' data-ref="65Dest">Dest</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="367">367</th><td>        MI.setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Opc));</td></tr>
<tr><th id="368">368</th><td>        <b>if</b> (Opc == AMDGPU::<span class='error' title="no member named &apos;S_BITSET0_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BITSET0_B32</span> ||</td></tr>
<tr><th id="369">369</th><td>            Opc == AMDGPU::<span class='error' title="no member named &apos;S_BITSET1_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BITSET1_B32</span>) {</td></tr>
<tr><th id="370">370</th><td>          <a class="local col6 ref" href="#66Src0" title='Src0' data-ref="66Src0">Src0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col1 ref" href="#71NewImm" title='NewImm' data-ref="71NewImm">NewImm</a>);</td></tr>
<tr><th id="371">371</th><td>          <i>// Remove the immediate and add the tied input.</i></td></tr>
<tr><th id="372">372</th><td>          <a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col5 ref" href="#65Dest" title='Dest' data-ref="65Dest">Dest</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <b>false</b>);</td></tr>
<tr><th id="373">373</th><td>          <a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11tieOperandsEjj" title='llvm::MachineInstr::tieOperands' data-ref="_ZN4llvm12MachineInstr11tieOperandsEjj">tieOperands</a>(<var>0</var>, <var>2</var>);</td></tr>
<tr><th id="374">374</th><td>        } <b>else</b> {</td></tr>
<tr><th id="375">375</th><td>          <a class="local col9 ref" href="#69SrcImm" title='SrcImm' data-ref="69SrcImm">SrcImm</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col1 ref" href="#71NewImm" title='NewImm' data-ref="71NewImm">NewImm</a>);</td></tr>
<tr><th id="376">376</th><td>        }</td></tr>
<tr><th id="377">377</th><td>      }</td></tr>
<tr><th id="378">378</th><td>    }</td></tr>
<tr><th id="379">379</th><td>  }</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="382">382</th><td>}</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td><i  data-doc="_ZL13instAccessRegON4llvm14iterator_rangeIPKNS_14MachineOperandEEEjjRKNS_14SIRegisterInfoE">// This is the same as MachineInstr::readsRegister/modifiesRegister except</i></td></tr>
<tr><th id="385">385</th><td><i  data-doc="_ZL13instAccessRegON4llvm14iterator_rangeIPKNS_14MachineOperandEEEjjRKNS_14SIRegisterInfoE">// it takes subregs into account.</i></td></tr>
<tr><th id="386">386</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL13instAccessRegON4llvm14iterator_rangeIPKNS_14MachineOperandEEEjjRKNS_14SIRegisterInfoE" title='instAccessReg' data-type='bool instAccessReg(iterator_range&lt;MachineInstr::const_mop_iterator&gt; &amp;&amp; R, unsigned int Reg, unsigned int SubReg, const llvm::SIRegisterInfo &amp; TRI)' data-ref="_ZL13instAccessRegON4llvm14iterator_rangeIPKNS_14MachineOperandEEEjjRKNS_14SIRegisterInfoE">instAccessReg</dfn>(<a class="type" href="../../../include/llvm/ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::const_mop_iterator" title='llvm::MachineInstr::const_mop_iterator' data-type='const llvm::MachineOperand *' data-ref="llvm::MachineInstr::const_mop_iterator">const_mop_iterator</a>&gt; &amp;&amp;<dfn class="local col2 decl" id="72R" title='R' data-type='iterator_range&lt;MachineInstr::const_mop_iterator&gt; &amp;&amp;' data-ref="72R">R</dfn>,</td></tr>
<tr><th id="387">387</th><td>                          <em>unsigned</em> <dfn class="local col3 decl" id="73Reg" title='Reg' data-type='unsigned int' data-ref="73Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="74SubReg" title='SubReg' data-type='unsigned int' data-ref="74SubReg">SubReg</dfn>,</td></tr>
<tr><th id="388">388</th><td>                          <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col5 decl" id="75TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="75TRI">TRI</dfn>) {</td></tr>
<tr><th id="389">389</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="76MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="76MO">MO</dfn> : <a class="local col2 ref" href="#72R" title='R' data-ref="72R">R</a>) {</td></tr>
<tr><th id="390">390</th><td>    <b>if</b> (!<a class="local col6 ref" href="#76MO" title='MO' data-ref="76MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="391">391</th><td>      <b>continue</b>;</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#73Reg" title='Reg' data-ref="73Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="394">394</th><td>        <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#76MO" title='MO' data-ref="76MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="395">395</th><td>      <b>if</b> (TRI.<span class='error' title="no member named &apos;regsOverlap&apos; in &apos;llvm::SIRegisterInfo&apos;">regsOverlap</span>(Reg, MO.getReg()))</td></tr>
<tr><th id="396">396</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="397">397</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#76MO" title='MO' data-ref="76MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col3 ref" href="#73Reg" title='Reg' data-ref="73Reg">Reg</a> &amp;&amp;</td></tr>
<tr><th id="398">398</th><td>               <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#73Reg" title='Reg' data-ref="73Reg">Reg</a>)) {</td></tr>
<tr><th id="399">399</th><td>      <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col7 decl" id="77Overlap" title='Overlap' data-type='llvm::LaneBitmask' data-ref="77Overlap">Overlap</dfn> = TRI.<span class='error' title="no member named &apos;getSubRegIndexLaneMask&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubRegIndexLaneMask</span>(SubReg) &amp;</td></tr>
<tr><th id="400">400</th><td>                            TRI.<span class='error' title="no member named &apos;getSubRegIndexLaneMask&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubRegIndexLaneMask</span>(MO.getSubReg());</td></tr>
<tr><th id="401">401</th><td>      <b>if</b> (<a class="local col7 ref" href="#77Overlap" title='Overlap' data-ref="77Overlap">Overlap</a>.<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>())</td></tr>
<tr><th id="402">402</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="403">403</th><td>    }</td></tr>
<tr><th id="404">404</th><td>  }</td></tr>
<tr><th id="405">405</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="406">406</th><td>}</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL12instReadsRegPKN4llvm12MachineInstrEjjRKNS_14SIRegisterInfoE" title='instReadsReg' data-type='bool instReadsReg(const llvm::MachineInstr * MI, unsigned int Reg, unsigned int SubReg, const llvm::SIRegisterInfo &amp; TRI)' data-ref="_ZL12instReadsRegPKN4llvm12MachineInstrEjjRKNS_14SIRegisterInfoE">instReadsReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="78MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="78MI">MI</dfn>,</td></tr>
<tr><th id="409">409</th><td>                         <em>unsigned</em> <dfn class="local col9 decl" id="79Reg" title='Reg' data-type='unsigned int' data-ref="79Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="80SubReg" title='SubReg' data-type='unsigned int' data-ref="80SubReg">SubReg</dfn>,</td></tr>
<tr><th id="410">410</th><td>                         <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col1 decl" id="81TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="81TRI">TRI</dfn>) {</td></tr>
<tr><th id="411">411</th><td>  <b>return</b> <a class="tu ref" href="#_ZL13instAccessRegON4llvm14iterator_rangeIPKNS_14MachineOperandEEEjjRKNS_14SIRegisterInfoE" title='instAccessReg' data-use='c' data-ref="_ZL13instAccessRegON4llvm14iterator_rangeIPKNS_14MachineOperandEEEjjRKNS_14SIRegisterInfoE">instAccessReg</a>(<a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZNK4llvm12MachineInstr4usesEv">uses</a>(), <a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg">Reg</a>, <a class="local col0 ref" href="#80SubReg" title='SubReg' data-ref="80SubReg">SubReg</a>, <a class="local col1 ref" href="#81TRI" title='TRI' data-ref="81TRI">TRI</a>);</td></tr>
<tr><th id="412">412</th><td>}</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15instModifiesRegPKN4llvm12MachineInstrEjjRKNS_14SIRegisterInfoE" title='instModifiesReg' data-type='bool instModifiesReg(const llvm::MachineInstr * MI, unsigned int Reg, unsigned int SubReg, const llvm::SIRegisterInfo &amp; TRI)' data-ref="_ZL15instModifiesRegPKN4llvm12MachineInstrEjjRKNS_14SIRegisterInfoE">instModifiesReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="82MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="82MI">MI</dfn>,</td></tr>
<tr><th id="415">415</th><td>                            <em>unsigned</em> <dfn class="local col3 decl" id="83Reg" title='Reg' data-type='unsigned int' data-ref="83Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="84SubReg" title='SubReg' data-type='unsigned int' data-ref="84SubReg">SubReg</dfn>,</td></tr>
<tr><th id="416">416</th><td>                            <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col5 decl" id="85TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="85TRI">TRI</dfn>) {</td></tr>
<tr><th id="417">417</th><td>  <b>return</b> <a class="tu ref" href="#_ZL13instAccessRegON4llvm14iterator_rangeIPKNS_14MachineOperandEEEjjRKNS_14SIRegisterInfoE" title='instAccessReg' data-use='c' data-ref="_ZL13instAccessRegON4llvm14iterator_rangeIPKNS_14MachineOperandEEEjjRKNS_14SIRegisterInfoE">instAccessReg</a>(<a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZNK4llvm12MachineInstr4defsEv">defs</a>(), <a class="local col3 ref" href="#83Reg" title='Reg' data-ref="83Reg">Reg</a>, <a class="local col4 ref" href="#84SubReg" title='SubReg' data-ref="84SubReg">SubReg</a>, <a class="local col5 ref" href="#85TRI" title='TRI' data-ref="85TRI">TRI</a>);</td></tr>
<tr><th id="418">418</th><td>}</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a></td></tr>
<tr><th id="421">421</th><td><dfn class="tu decl def" id="_ZL17getSubRegForIndexjjjRKN4llvm14SIRegisterInfoERKNS_19MachineRegisterInfoE" title='getSubRegForIndex' data-type='TargetInstrInfo::RegSubRegPair getSubRegForIndex(unsigned int Reg, unsigned int Sub, unsigned int I, const llvm::SIRegisterInfo &amp; TRI, const llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL17getSubRegForIndexjjjRKN4llvm14SIRegisterInfoERKNS_19MachineRegisterInfoE">getSubRegForIndex</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="86Reg" title='Reg' data-type='unsigned int' data-ref="86Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="87Sub" title='Sub' data-type='unsigned int' data-ref="87Sub">Sub</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="88I" title='I' data-type='unsigned int' data-ref="88I">I</dfn>,</td></tr>
<tr><th id="422">422</th><td>                  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col9 decl" id="89TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="89TRI">TRI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="90MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="90MRI">MRI</dfn>) {</td></tr>
<tr><th id="423">423</th><td>  <b>if</b> (TRI.<span class='error' title="no member named &apos;getRegSizeInBits&apos; in &apos;llvm::SIRegisterInfo&apos;">getRegSizeInBits</span>(Reg, MRI) != <var>32</var>) {</td></tr>
<tr><th id="424">424</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#86Reg" title='Reg' data-ref="86Reg">Reg</a>)) {</td></tr>
<tr><th id="425">425</th><td>      Reg = TRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubReg</span>(Reg, TRI.getSubRegFromChannel(I));</td></tr>
<tr><th id="426">426</th><td>    } <b>else</b> {</td></tr>
<tr><th id="427">427</th><td>      <a class="type" href="../../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="91LM" title='LM' data-type='llvm::LaneBitmask' data-ref="91LM">LM</dfn> = TRI.<span class='error' title="no member named &apos;getSubRegIndexLaneMask&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubRegIndexLaneMask</span>(Sub);</td></tr>
<tr><th id="428">428</th><td>      <a class="local col7 ref" href="#87Sub" title='Sub' data-ref="87Sub">Sub</a> = <a class="local col9 ref" href="#89TRI" title='TRI' data-ref="89TRI">TRI</a>.<a class="ref" href="AMDGPURegisterInfo.h.html#_ZN4llvm18AMDGPURegisterInfo20getSubRegFromChannelEj" title='llvm::AMDGPURegisterInfo::getSubRegFromChannel' data-ref="_ZN4llvm18AMDGPURegisterInfo20getSubRegFromChannelEj">getSubRegFromChannel</a>(<a class="local col8 ref" href="#88I" title='I' data-ref="88I">I</a> + <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col1 ref" href="#91LM" title='LM' data-ref="91LM">LM</a>.<a class="ref" href="../../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask12getAsIntegerEv" title='llvm::LaneBitmask::getAsInteger' data-ref="_ZNK4llvm11LaneBitmask12getAsIntegerEv">getAsInteger</a>()));</td></tr>
<tr><th id="429">429</th><td>    }</td></tr>
<tr><th id="430">430</th><td>  }</td></tr>
<tr><th id="431">431</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a><a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj">(</a><a class="local col6 ref" href="#86Reg" title='Reg' data-ref="86Reg">Reg</a>, <a class="local col7 ref" href="#87Sub" title='Sub' data-ref="87Sub">Sub</a>);</td></tr>
<tr><th id="432">432</th><td>}</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td><i  data-doc="_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE">// Match:</i></td></tr>
<tr><th id="435">435</th><td><i  data-doc="_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE">// mov t, x</i></td></tr>
<tr><th id="436">436</th><td><i  data-doc="_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE">// mov x, y</i></td></tr>
<tr><th id="437">437</th><td><i  data-doc="_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE">// mov y, t</i></td></tr>
<tr><th id="438">438</th><td><i  data-doc="_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE">//</i></td></tr>
<tr><th id="439">439</th><td><i  data-doc="_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE">// =&gt;</i></td></tr>
<tr><th id="440">440</th><td><i  data-doc="_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE">//</i></td></tr>
<tr><th id="441">441</th><td><i  data-doc="_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE">// mov t, x (t is potentially dead and move eliminated)</i></td></tr>
<tr><th id="442">442</th><td><i  data-doc="_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE">// v_swap_b32 x, y</i></td></tr>
<tr><th id="443">443</th><td><i  data-doc="_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE">//</i></td></tr>
<tr><th id="444">444</th><td><i  data-doc="_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE">// Returns next valid instruction pointer if was able to create v_swap_b32.</i></td></tr>
<tr><th id="445">445</th><td><i  data-doc="_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE">//</i></td></tr>
<tr><th id="446">446</th><td><i  data-doc="_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE">// This shall not be done too early not to prevent possible folding which may</i></td></tr>
<tr><th id="447">447</th><td><i  data-doc="_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE">// remove matched moves, and this should prefereably be done before RA to</i></td></tr>
<tr><th id="448">448</th><td><i  data-doc="_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE">// release saved registers and also possibly after RA which can insert copies</i></td></tr>
<tr><th id="449">449</th><td><i  data-doc="_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE">// too.</i></td></tr>
<tr><th id="450">450</th><td><i  data-doc="_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE">//</i></td></tr>
<tr><th id="451">451</th><td><i  data-doc="_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE">// This is really just a generic peephole that is not a canocical shrinking,</i></td></tr>
<tr><th id="452">452</th><td><i  data-doc="_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE">// although requirements match the pass placement and it reduces code size too.</i></td></tr>
<tr><th id="453">453</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>* <dfn class="tu decl def" id="_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE" title='matchSwap' data-type='llvm::MachineInstr * matchSwap(llvm::MachineInstr &amp; MovT, llvm::MachineRegisterInfo &amp; MRI, const llvm::SIInstrInfo * TII)' data-ref="_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE">matchSwap</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="92MovT" title='MovT' data-type='llvm::MachineInstr &amp;' data-ref="92MovT">MovT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="93MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="93MRI">MRI</dfn>,</td></tr>
<tr><th id="454">454</th><td>                               <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col4 decl" id="94TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="94TII">TII</dfn>) {</td></tr>
<tr><th id="455">455</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MovT.getOpcode() == AMDGPU::V_MOV_B32_e32 || MovT.getOpcode() == AMDGPU::COPY) ? void (0) : __assert_fail (&quot;MovT.getOpcode() == AMDGPU::V_MOV_B32_e32 || MovT.getOpcode() == AMDGPU::COPY&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp&quot;, 456, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MovT.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span> ||</td></tr>
<tr><th id="456">456</th><td>         MovT.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>);</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="95T" title='T' data-type='unsigned int' data-ref="95T">T</dfn> = <a class="local col2 ref" href="#92MovT" title='MovT' data-ref="92MovT">MovT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="459">459</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="96Tsub" title='Tsub' data-type='unsigned int' data-ref="96Tsub">Tsub</dfn> = <a class="local col2 ref" href="#92MovT" title='MovT' data-ref="92MovT">MovT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="460">460</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="97Xop" title='Xop' data-type='llvm::MachineOperand &amp;' data-ref="97Xop">Xop</dfn> = <a class="local col2 ref" href="#92MovT" title='MovT' data-ref="92MovT">MovT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td>  <b>if</b> (!<a class="local col7 ref" href="#97Xop" title='Xop' data-ref="97Xop">Xop</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="463">463</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="464">464</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="98X" title='X' data-type='unsigned int' data-ref="98X">X</dfn> = <a class="local col7 ref" href="#97Xop" title='Xop' data-ref="97Xop">Xop</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="465">465</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="99Xsub" title='Xsub' data-type='unsigned int' data-ref="99Xsub">Xsub</dfn> = <a class="local col7 ref" href="#97Xop" title='Xop' data-ref="97Xop">Xop</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="100Size" title='Size' data-type='unsigned int' data-ref="100Size">Size</dfn> = <a class="local col4 ref" href="#94TII" title='TII' data-ref="94TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpSize' data-ref="_ZNK4llvm11SIInstrInfo9getOpSizeERKNS_12MachineInstrEj">getOpSize</a>(<a class="local col2 ref" href="#92MovT" title='MovT' data-ref="92MovT">MovT</a>, <var>0</var>) / <var>4</var>;</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col1 decl" id="101TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="101TRI">TRI</dfn> = <a class="local col4 ref" href="#94TII" title='TII' data-ref="94TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="470">470</th><td>  <b>if</b> (!<a class="local col1 ref" href="#101TRI" title='TRI' data-ref="101TRI">TRI</a>.<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj">isVGPR</a>(<a class="local col3 ref" href="#93MRI" title='MRI' data-ref="93MRI">MRI</a>, <a class="local col8 ref" href="#98X" title='X' data-ref="98X">X</a>))</td></tr>
<tr><th id="471">471</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="102YTop" title='YTop' data-type='llvm::MachineOperand &amp;' data-ref="102YTop">YTop</dfn> : <a class="local col3 ref" href="#93MRI" title='MRI' data-ref="93MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj">use_nodbg_operands</a>(<a class="local col5 ref" href="#95T" title='T' data-ref="95T">T</a>)) {</td></tr>
<tr><th id="474">474</th><td>    <b>if</b> (<a class="local col2 ref" href="#102YTop" title='YTop' data-ref="102YTop">YTop</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() != <a class="local col6 ref" href="#96Tsub" title='Tsub' data-ref="96Tsub">Tsub</a>)</td></tr>
<tr><th id="475">475</th><td>      <b>continue</b>;</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="103MovY" title='MovY' data-type='llvm::MachineInstr &amp;' data-ref="103MovY">MovY</dfn> = *<a class="local col2 ref" href="#102YTop" title='YTop' data-ref="102YTop">YTop</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="478">478</th><td>    <b>if</b> ((MovY.getOpcode() != AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span> &amp;&amp;</td></tr>
<tr><th id="479">479</th><td>         MovY.getOpcode() != AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>) ||</td></tr>
<tr><th id="480">480</th><td>        MovY.getOperand(<var>1</var>).getSubReg() != Tsub)</td></tr>
<tr><th id="481">481</th><td>      <b>continue</b>;</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="104Y" title='Y' data-type='unsigned int' data-ref="104Y">Y</dfn> = <a class="local col3 ref" href="#103MovY" title='MovY' data-ref="103MovY">MovY</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="484">484</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="105Ysub" title='Ysub' data-type='unsigned int' data-ref="105Ysub">Ysub</dfn> = <a class="local col3 ref" href="#103MovY" title='MovY' data-ref="103MovY">MovY</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>    <b>if</b> (!<a class="local col1 ref" href="#101TRI" title='TRI' data-ref="101TRI">TRI</a>.<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj">isVGPR</a>(<a class="local col3 ref" href="#93MRI" title='MRI' data-ref="93MRI">MRI</a>, <a class="local col4 ref" href="#104Y" title='Y' data-ref="104Y">Y</a>) || <a class="local col2 ref" href="#92MovT" title='MovT' data-ref="92MovT">MovT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col3 ref" href="#103MovY" title='MovY' data-ref="103MovY">MovY</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="487">487</th><td>      <b>continue</b>;</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="106MovX" title='MovX' data-type='llvm::MachineInstr *' data-ref="106MovX">MovX</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="490">490</th><td>    <em>auto</em> <dfn class="local col7 decl" id="107I" title='I' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="107I">I</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col2 ref" href="#92MovT" title='MovT' data-ref="92MovT">MovT</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()), <dfn class="local col8 decl" id="108E" title='E' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="108E">E</dfn> = <a class="local col2 ref" href="#92MovT" title='MovT' data-ref="92MovT">MovT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="491">491</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="109IY" title='IY' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="109IY">IY</dfn> = <a class="local col3 ref" href="#103MovY" title='MovY' data-ref="103MovY">MovY</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(); <a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col8 ref" href="#108E" title='E' data-ref="108E">E</a> &amp;&amp; <a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col9 ref" href="#109IY" title='IY' data-ref="109IY">IY</a>; <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a>) {</td></tr>
<tr><th id="492">492</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL12instReadsRegPKN4llvm12MachineInstrEjjRKNS_14SIRegisterInfoE" title='instReadsReg' data-use='c' data-ref="_ZL12instReadsRegPKN4llvm12MachineInstrEjjRKNS_14SIRegisterInfoE">instReadsReg</a>(&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a>, <a class="local col8 ref" href="#98X" title='X' data-ref="98X">X</a>, <a class="local col9 ref" href="#99Xsub" title='Xsub' data-ref="99Xsub">Xsub</a>, <a class="local col1 ref" href="#101TRI" title='TRI' data-ref="101TRI">TRI</a>) ||</td></tr>
<tr><th id="493">493</th><td>          <a class="tu ref" href="#_ZL15instModifiesRegPKN4llvm12MachineInstrEjjRKNS_14SIRegisterInfoE" title='instModifiesReg' data-use='c' data-ref="_ZL15instModifiesRegPKN4llvm12MachineInstrEjjRKNS_14SIRegisterInfoE">instModifiesReg</a>(&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a>, <a class="local col4 ref" href="#104Y" title='Y' data-ref="104Y">Y</a>, <a class="local col5 ref" href="#105Ysub" title='Ysub' data-ref="105Ysub">Ysub</a>, <a class="local col1 ref" href="#101TRI" title='TRI' data-ref="101TRI">TRI</a>) ||</td></tr>
<tr><th id="494">494</th><td>          <a class="tu ref" href="#_ZL15instModifiesRegPKN4llvm12MachineInstrEjjRKNS_14SIRegisterInfoE" title='instModifiesReg' data-use='c' data-ref="_ZL15instModifiesRegPKN4llvm12MachineInstrEjjRKNS_14SIRegisterInfoE">instModifiesReg</a>(&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a>, <a class="local col5 ref" href="#95T" title='T' data-ref="95T">T</a>, <a class="local col6 ref" href="#96Tsub" title='Tsub' data-ref="96Tsub">Tsub</a>, <a class="local col1 ref" href="#101TRI" title='TRI' data-ref="101TRI">TRI</a>) ||</td></tr>
<tr><th id="495">495</th><td>          (<a class="local col6 ref" href="#106MovX" title='MovX' data-ref="106MovX">MovX</a> &amp;&amp; <a class="tu ref" href="#_ZL15instModifiesRegPKN4llvm12MachineInstrEjjRKNS_14SIRegisterInfoE" title='instModifiesReg' data-use='c' data-ref="_ZL15instModifiesRegPKN4llvm12MachineInstrEjjRKNS_14SIRegisterInfoE">instModifiesReg</a>(&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a>, <a class="local col8 ref" href="#98X" title='X' data-ref="98X">X</a>, <a class="local col9 ref" href="#99Xsub" title='Xsub' data-ref="99Xsub">Xsub</a>, <a class="local col1 ref" href="#101TRI" title='TRI' data-ref="101TRI">TRI</a>))) {</td></tr>
<tr><th id="496">496</th><td>        <a class="local col6 ref" href="#106MovX" title='MovX' data-ref="106MovX">MovX</a> = <b>nullptr</b>;</td></tr>
<tr><th id="497">497</th><td>        <b>break</b>;</td></tr>
<tr><th id="498">498</th><td>      }</td></tr>
<tr><th id="499">499</th><td>      <b>if</b> (!<a class="tu ref" href="#_ZL12instReadsRegPKN4llvm12MachineInstrEjjRKNS_14SIRegisterInfoE" title='instReadsReg' data-use='c' data-ref="_ZL12instReadsRegPKN4llvm12MachineInstrEjjRKNS_14SIRegisterInfoE">instReadsReg</a>(&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a>, <a class="local col4 ref" href="#104Y" title='Y' data-ref="104Y">Y</a>, <a class="local col5 ref" href="#105Ysub" title='Ysub' data-ref="105Ysub">Ysub</a>, <a class="local col1 ref" href="#101TRI" title='TRI' data-ref="101TRI">TRI</a>)) {</td></tr>
<tr><th id="500">500</th><td>        <b>if</b> (!<a class="local col6 ref" href="#106MovX" title='MovX' data-ref="106MovX">MovX</a> &amp;&amp; <a class="tu ref" href="#_ZL15instModifiesRegPKN4llvm12MachineInstrEjjRKNS_14SIRegisterInfoE" title='instModifiesReg' data-use='c' data-ref="_ZL15instModifiesRegPKN4llvm12MachineInstrEjjRKNS_14SIRegisterInfoE">instModifiesReg</a>(&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a>, <a class="local col8 ref" href="#98X" title='X' data-ref="98X">X</a>, <a class="local col9 ref" href="#99Xsub" title='Xsub' data-ref="99Xsub">Xsub</a>, <a class="local col1 ref" href="#101TRI" title='TRI' data-ref="101TRI">TRI</a>)) {</td></tr>
<tr><th id="501">501</th><td>          <a class="local col6 ref" href="#106MovX" title='MovX' data-ref="106MovX">MovX</a> = <b>nullptr</b>;</td></tr>
<tr><th id="502">502</th><td>          <b>break</b>;</td></tr>
<tr><th id="503">503</th><td>        }</td></tr>
<tr><th id="504">504</th><td>        <b>continue</b>;</td></tr>
<tr><th id="505">505</th><td>      }</td></tr>
<tr><th id="506">506</th><td>      <b>if</b> (MovX ||</td></tr>
<tr><th id="507">507</th><td>          (I-&gt;getOpcode() != AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span> &amp;&amp;</td></tr>
<tr><th id="508">508</th><td>           I-&gt;getOpcode() != AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>) ||</td></tr>
<tr><th id="509">509</th><td>          I-&gt;getOperand(<var>0</var>).getReg() != X ||</td></tr>
<tr><th id="510">510</th><td>          I-&gt;getOperand(<var>0</var>).getSubReg() != Xsub) {</td></tr>
<tr><th id="511">511</th><td>        <a class="local col6 ref" href="#106MovX" title='MovX' data-ref="106MovX">MovX</a> = <b>nullptr</b>;</td></tr>
<tr><th id="512">512</th><td>        <b>break</b>;</td></tr>
<tr><th id="513">513</th><td>      }</td></tr>
<tr><th id="514">514</th><td>      <a class="local col6 ref" href="#106MovX" title='MovX' data-ref="106MovX">MovX</a> = &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a>;</td></tr>
<tr><th id="515">515</th><td>    }</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>    <b>if</b> (!<a class="local col6 ref" href="#106MovX" title='MovX' data-ref="106MovX">MovX</a> || <a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="local col8 ref" href="#108E" title='E' data-ref="108E">E</a>)</td></tr>
<tr><th id="518">518</th><td>      <b>continue</b>;</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-shrink-instructions&quot;)) { dbgs() &lt;&lt; &quot;Matched v_swap_b32:\n&quot; &lt;&lt; MovT &lt;&lt; *MovX &lt;&lt; MovY; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Matched v_swap_b32:\n"</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col2 ref" href="#92MovT" title='MovT' data-ref="92MovT">MovT</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col6 ref" href="#106MovX" title='MovX' data-ref="106MovX">MovX</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col3 ref" href="#103MovY" title='MovY' data-ref="103MovY">MovY</a>);</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="110I" title='I' data-type='unsigned int' data-ref="110I">I</dfn> = <var>0</var>; <a class="local col0 ref" href="#110I" title='I' data-ref="110I">I</a> &lt; <a class="local col0 ref" href="#100Size" title='Size' data-ref="100Size">Size</a>; ++<a class="local col0 ref" href="#110I" title='I' data-ref="110I">I</a>) {</td></tr>
<tr><th id="523">523</th><td>      <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a> <a class="ref fake" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj"></a><dfn class="local col1 decl" id="111X1" title='X1' data-type='TargetInstrInfo::RegSubRegPair' data-ref="111X1">X1</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj"></a><dfn class="local col2 decl" id="112Y1" title='Y1' data-type='TargetInstrInfo::RegSubRegPair' data-ref="112Y1">Y1</dfn>;</td></tr>
<tr><th id="524">524</th><td>      <a class="local col1 ref" href="#111X1" title='X1' data-ref="111X1">X1</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#426" title='llvm::TargetInstrInfo::RegSubRegPair::operator=' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairaSEOS1_">=</a> <a class="tu ref" href="#_ZL17getSubRegForIndexjjjRKN4llvm14SIRegisterInfoERKNS_19MachineRegisterInfoE" title='getSubRegForIndex' data-use='c' data-ref="_ZL17getSubRegForIndexjjjRKN4llvm14SIRegisterInfoERKNS_19MachineRegisterInfoE">getSubRegForIndex</a>(<a class="local col8 ref" href="#98X" title='X' data-ref="98X">X</a>, <a class="local col9 ref" href="#99Xsub" title='Xsub' data-ref="99Xsub">Xsub</a>, <a class="local col0 ref" href="#110I" title='I' data-ref="110I">I</a>, <a class="local col1 ref" href="#101TRI" title='TRI' data-ref="101TRI">TRI</a>, <a class="local col3 ref" href="#93MRI" title='MRI' data-ref="93MRI">MRI</a>);</td></tr>
<tr><th id="525">525</th><td>      <a class="local col2 ref" href="#112Y1" title='Y1' data-ref="112Y1">Y1</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#426" title='llvm::TargetInstrInfo::RegSubRegPair::operator=' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairaSEOS1_">=</a> <a class="tu ref" href="#_ZL17getSubRegForIndexjjjRKN4llvm14SIRegisterInfoERKNS_19MachineRegisterInfoE" title='getSubRegForIndex' data-use='c' data-ref="_ZL17getSubRegForIndexjjjRKN4llvm14SIRegisterInfoERKNS_19MachineRegisterInfoE">getSubRegForIndex</a>(<a class="local col4 ref" href="#104Y" title='Y' data-ref="104Y">Y</a>, <a class="local col5 ref" href="#105Ysub" title='Ysub' data-ref="105Ysub">Ysub</a>, <a class="local col0 ref" href="#110I" title='I' data-ref="110I">I</a>, <a class="local col1 ref" href="#101TRI" title='TRI' data-ref="101TRI">TRI</a>, <a class="local col3 ref" href="#93MRI" title='MRI' data-ref="93MRI">MRI</a>);</td></tr>
<tr><th id="526">526</th><td>      BuildMI(*MovT.getParent(), MovX-&gt;getIterator(), MovT.getDebugLoc(),</td></tr>
<tr><th id="527">527</th><td>                TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_SWAP_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_SWAP_B32</span>))</td></tr>
<tr><th id="528">528</th><td>        .addDef(X1.Reg, <var>0</var>, X1.SubReg)</td></tr>
<tr><th id="529">529</th><td>        .addDef(Y1.Reg, <var>0</var>, Y1.SubReg)</td></tr>
<tr><th id="530">530</th><td>        .addReg(Y1.Reg, <var>0</var>, Y1.SubReg)</td></tr>
<tr><th id="531">531</th><td>        .addReg(X1.Reg, <var>0</var>, X1.SubReg).getInstr();</td></tr>
<tr><th id="532">532</th><td>    }</td></tr>
<tr><th id="533">533</th><td>    <a class="local col6 ref" href="#106MovX" title='MovX' data-ref="106MovX">MovX</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="534">534</th><td>    <a class="local col3 ref" href="#103MovY" title='MovY' data-ref="103MovY">MovY</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="535">535</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="113Next" title='Next' data-type='llvm::MachineInstr *' data-ref="113Next">Next</dfn> = &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col2 ref" href="#92MovT" title='MovT' data-ref="92MovT">MovT</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="536">536</th><td>    <b>if</b> (<a class="local col3 ref" href="#93MRI" title='MRI' data-ref="93MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj">use_nodbg_empty</a>(<a class="local col5 ref" href="#95T" title='T' data-ref="95T">T</a>))</td></tr>
<tr><th id="537">537</th><td>      <a class="local col2 ref" href="#92MovT" title='MovT' data-ref="92MovT">MovT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="538">538</th><td>    <b>else</b></td></tr>
<tr><th id="539">539</th><td>      <a class="local col7 ref" href="#97Xop" title='Xop' data-ref="97Xop">Xop</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>    <b>return</b> <a class="local col3 ref" href="#113Next" title='Next' data-ref="113Next">Next</a>;</td></tr>
<tr><th id="542">542</th><td>  }</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="545">545</th><td>}</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIShrinkInstructions" title='(anonymous namespace)::SIShrinkInstructions' data-ref="(anonymousnamespace)::SIShrinkInstructions">SIShrinkInstructions</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120SIShrinkInstructions20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIShrinkInstructions::runOnMachineFunction' data-type='bool (anonymous namespace)::SIShrinkInstructions::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_120SIShrinkInstructions20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="114MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="114MF">MF</dfn>) {</td></tr>
<tr><th id="548">548</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col4 ref" href="#114MF" title='MF' data-ref="114MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="549">549</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="115MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="115MRI">MRI</dfn> = <a class="local col4 ref" href="#114MF" title='MF' data-ref="114MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="552">552</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col6 decl" id="116ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="116ST">ST</dfn> = <a class="local col4 ref" href="#114MF" title='MF' data-ref="114MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="553">553</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col7 decl" id="117TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="117TII">TII</dfn> = <a class="local col6 ref" href="#116ST" title='ST' data-ref="116ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col8 decl" id="118I1Defs" title='I1Defs' data-type='std::vector&lt;unsigned int&gt;' data-ref="118I1Defs">I1Defs</dfn>;</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col9 decl" id="119BI" title='BI' data-type='MachineFunction::iterator' data-ref="119BI">BI</dfn> = <a class="local col4 ref" href="#114MF" title='MF' data-ref="114MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col0 decl" id="120BE" title='BE' data-type='MachineFunction::iterator' data-ref="120BE">BE</dfn> = <a class="local col4 ref" href="#114MF" title='MF' data-ref="114MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>();</td></tr>
<tr><th id="558">558</th><td>                                                  <a class="local col9 ref" href="#119BI" title='BI' data-ref="119BI">BI</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col0 ref" href="#120BE" title='BE' data-ref="120BE">BE</a>; <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col9 ref" href="#119BI" title='BI' data-ref="119BI">BI</a>) {</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="121MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="121MBB">MBB</dfn> = <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#119BI" title='BI' data-ref="119BI">BI</a>;</td></tr>
<tr><th id="561">561</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col2 decl" id="122I" title='I' data-type='MachineBasicBlock::iterator' data-ref="122I">I</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col3 decl" id="123Next" title='Next' data-type='MachineBasicBlock::iterator' data-ref="123Next">Next</dfn>;</td></tr>
<tr><th id="562">562</th><td>    <b>for</b> (<a class="local col2 ref" href="#122I" title='I' data-ref="122I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col1 ref" href="#121MBB" title='MBB' data-ref="121MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(); <a class="local col2 ref" href="#122I" title='I' data-ref="122I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#121MBB" title='MBB' data-ref="121MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col2 ref" href="#122I" title='I' data-ref="122I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col3 ref" href="#123Next" title='Next' data-ref="123Next">Next</a>) {</td></tr>
<tr><th id="563">563</th><td>      <a class="local col3 ref" href="#123Next" title='Next' data-ref="123Next">Next</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#122I" title='I' data-ref="122I">I</a>);</td></tr>
<tr><th id="564">564</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="124MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="124MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#122I" title='I' data-ref="122I">I</a>;</td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td>      <b>if</b> (MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>) {</td></tr>
<tr><th id="567">567</th><td>        <i>// If this has a literal constant source that is the same as the</i></td></tr>
<tr><th id="568">568</th><td><i>        // reversed bits of an inline immediate, replace with a bitreverse of</i></td></tr>
<tr><th id="569">569</th><td><i>        // that constant. This saves 4 bytes in the common case of materializing</i></td></tr>
<tr><th id="570">570</th><td><i>        // sign bits.</i></td></tr>
<tr><th id="571">571</th><td><i></i></td></tr>
<tr><th id="572">572</th><td><i>        // Test if we are after regalloc. We only want to do this after any</i></td></tr>
<tr><th id="573">573</th><td><i>        // optimizations happen because this will confuse them.</i></td></tr>
<tr><th id="574">574</th><td><i>        // XXX - not exactly a check for post-regalloc run.</i></td></tr>
<tr><th id="575">575</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="125Src" title='Src' data-type='llvm::MachineOperand &amp;' data-ref="125Src">Src</dfn> = <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="576">576</th><td>        <b>if</b> (<a class="local col5 ref" href="#125Src" title='Src' data-ref="125Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="577">577</th><td>            <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="578">578</th><td>          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col6 decl" id="126ReverseImm" title='ReverseImm' data-type='int32_t' data-ref="126ReverseImm">ReverseImm</dfn>;</td></tr>
<tr><th id="579">579</th><td>          <b>if</b> (<a class="tu ref" href="#_ZL18isReverseInlineImmPKN4llvm11SIInstrInfoERKNS_14MachineOperandERi" title='isReverseInlineImm' data-use='c' data-ref="_ZL18isReverseInlineImmPKN4llvm11SIInstrInfoERKNS_14MachineOperandERi">isReverseInlineImm</a>(<a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII">TII</a>, <a class="local col5 ref" href="#125Src" title='Src' data-ref="125Src">Src</a>, <span class='refarg'><a class="local col6 ref" href="#126ReverseImm" title='ReverseImm' data-ref="126ReverseImm">ReverseImm</a></span>)) {</td></tr>
<tr><th id="580">580</th><td>            MI.setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_BFREV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_BFREV_B32_e32</span>));</td></tr>
<tr><th id="581">581</th><td>            <a class="local col5 ref" href="#125Src" title='Src' data-ref="125Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col6 ref" href="#126ReverseImm" title='ReverseImm' data-ref="126ReverseImm">ReverseImm</a>);</td></tr>
<tr><th id="582">582</th><td>            <b>continue</b>;</td></tr>
<tr><th id="583">583</th><td>          }</td></tr>
<tr><th id="584">584</th><td>        }</td></tr>
<tr><th id="585">585</th><td>      }</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td>      <b>if</b> (ST.hasSwap() &amp;&amp; (MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span> ||</td></tr>
<tr><th id="588">588</th><td>                           MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>)) {</td></tr>
<tr><th id="589">589</th><td>        <b>if</b> (<em>auto</em> *<dfn class="local col7 decl" id="127NextMI" title='NextMI' data-type='llvm::MachineInstr *' data-ref="127NextMI"><a class="local col7 ref" href="#127NextMI" title='NextMI' data-ref="127NextMI">NextMI</a></dfn> = <a class="tu ref" href="#_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE" title='matchSwap' data-use='c' data-ref="_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE">matchSwap</a>(<span class='refarg'><a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a></span>, <span class='refarg'><a class="local col5 ref" href="#115MRI" title='MRI' data-ref="115MRI">MRI</a></span>, <a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII">TII</a>)) {</td></tr>
<tr><th id="590">590</th><td>          <a class="local col3 ref" href="#123Next" title='Next' data-ref="123Next">Next</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col7 ref" href="#127NextMI" title='NextMI' data-ref="127NextMI">NextMI</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="591">591</th><td>          <b>continue</b>;</td></tr>
<tr><th id="592">592</th><td>        }</td></tr>
<tr><th id="593">593</th><td>      }</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>      <i>// Combine adjacent s_nops to use the immediate operand encoding how long</i></td></tr>
<tr><th id="596">596</th><td><i>      // to wait.</i></td></tr>
<tr><th id="597">597</th><td><i>      //</i></td></tr>
<tr><th id="598">598</th><td><i>      // s_nop N</i></td></tr>
<tr><th id="599">599</th><td><i>      // s_nop M</i></td></tr>
<tr><th id="600">600</th><td><i>      //  =&gt;</i></td></tr>
<tr><th id="601">601</th><td><i>      // s_nop (N + M)</i></td></tr>
<tr><th id="602">602</th><td>      <b>if</b> (MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_NOP&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NOP</span> &amp;&amp;</td></tr>
<tr><th id="603">603</th><td>          Next != MBB.end() &amp;&amp;</td></tr>
<tr><th id="604">604</th><td>          (*Next).getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_NOP&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NOP</span>) {</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="128NextMI" title='NextMI' data-type='llvm::MachineInstr &amp;' data-ref="128NextMI">NextMI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#123Next" title='Next' data-ref="123Next">Next</a>;</td></tr>
<tr><th id="607">607</th><td>        <i>// The instruction encodes the amount to wait with an offset of 1,</i></td></tr>
<tr><th id="608">608</th><td><i>        // i.e. 0 is wait 1 cycle. Convert both to cycles and then convert back</i></td></tr>
<tr><th id="609">609</th><td><i>        // after adding.</i></td></tr>
<tr><th id="610">610</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col9 decl" id="129Nop0" title='Nop0' data-type='uint8_t' data-ref="129Nop0">Nop0</dfn> = <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() + <var>1</var>;</td></tr>
<tr><th id="611">611</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col0 decl" id="130Nop1" title='Nop1' data-type='uint8_t' data-ref="130Nop1">Nop1</dfn> = <a class="local col8 ref" href="#128NextMI" title='NextMI' data-ref="128NextMI">NextMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() + <var>1</var>;</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>        <i>// Make sure we don't overflow the bounds.</i></td></tr>
<tr><th id="614">614</th><td>        <b>if</b> (<a class="local col9 ref" href="#129Nop0" title='Nop0' data-ref="129Nop0">Nop0</a> + <a class="local col0 ref" href="#130Nop1" title='Nop1' data-ref="130Nop1">Nop1</a> &lt;= <var>8</var>) {</td></tr>
<tr><th id="615">615</th><td>          <a class="local col8 ref" href="#128NextMI" title='NextMI' data-ref="128NextMI">NextMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col9 ref" href="#129Nop0" title='Nop0' data-ref="129Nop0">Nop0</a> + <a class="local col0 ref" href="#130Nop1" title='Nop1' data-ref="130Nop1">Nop1</a> - <var>1</var>);</td></tr>
<tr><th id="616">616</th><td>          <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="617">617</th><td>        }</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>        <b>continue</b>;</td></tr>
<tr><th id="620">620</th><td>      }</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>      <i>// FIXME: We also need to consider movs of constant operands since</i></td></tr>
<tr><th id="623">623</th><td><i>      // immediate operands are not folded if they have more than one use, and</i></td></tr>
<tr><th id="624">624</th><td><i>      // the operand folding pass is unaware if the immediate will be free since</i></td></tr>
<tr><th id="625">625</th><td><i>      // it won't know if the src == dest constraint will end up being</i></td></tr>
<tr><th id="626">626</th><td><i>      // satisfied.</i></td></tr>
<tr><th id="627">627</th><td>      <b>if</b> (MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_ADD_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_I32</span> ||</td></tr>
<tr><th id="628">628</th><td>          MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_MUL_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MUL_I32</span>) {</td></tr>
<tr><th id="629">629</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="131Dest" title='Dest' data-type='const llvm::MachineOperand *' data-ref="131Dest">Dest</dfn> = &amp;<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="630">630</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="132Src0" title='Src0' data-type='llvm::MachineOperand *' data-ref="132Src0">Src0</dfn> = &amp;<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="631">631</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="133Src1" title='Src1' data-type='llvm::MachineOperand *' data-ref="133Src1">Src1</dfn> = &amp;<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td>        <b>if</b> (!<a class="local col2 ref" href="#132Src0" title='Src0' data-ref="132Src0">Src0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col3 ref" href="#133Src1" title='Src1' data-ref="133Src1">Src1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="634">634</th><td>          <b>if</b> (TII-&gt;<span class='error' title="no member named &apos;commuteInstruction&apos; in &apos;llvm::SIInstrInfo&apos;">commuteInstruction</span>(MI, <b>false</b>, <var>1</var>, <var>2</var>))</td></tr>
<tr><th id="635">635</th><td>            <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col2 ref" href="#132Src0" title='Src0' data-ref="132Src0">Src0</a></span>, <span class='refarg'><a class="local col3 ref" href="#133Src1" title='Src1' data-ref="133Src1">Src1</a></span>);</td></tr>
<tr><th id="636">636</th><td>        }</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td>        <i>// FIXME: This could work better if hints worked with subregisters. If</i></td></tr>
<tr><th id="639">639</th><td><i>        // we have a vector add of a constant, we usually don't get the correct</i></td></tr>
<tr><th id="640">640</th><td><i>        // allocation due to the subregister usage.</i></td></tr>
<tr><th id="641">641</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#131Dest" title='Dest' data-ref="131Dest">Dest</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="642">642</th><td>            <a class="local col2 ref" href="#132Src0" title='Src0' data-ref="132Src0">Src0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="643">643</th><td>          <a class="local col5 ref" href="#115MRI" title='MRI' data-ref="115MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20setRegAllocationHintEjjj" title='llvm::MachineRegisterInfo::setRegAllocationHint' data-ref="_ZN4llvm19MachineRegisterInfo20setRegAllocationHintEjjj">setRegAllocationHint</a>(<a class="local col1 ref" href="#131Dest" title='Dest' data-ref="131Dest">Dest</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>0</var>, <a class="local col2 ref" href="#132Src0" title='Src0' data-ref="132Src0">Src0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="644">644</th><td>          <a class="local col5 ref" href="#115MRI" title='MRI' data-ref="115MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20setRegAllocationHintEjjj" title='llvm::MachineRegisterInfo::setRegAllocationHint' data-ref="_ZN4llvm19MachineRegisterInfo20setRegAllocationHintEjjj">setRegAllocationHint</a>(<a class="local col2 ref" href="#132Src0" title='Src0' data-ref="132Src0">Src0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>0</var>, <a class="local col1 ref" href="#131Dest" title='Dest' data-ref="131Dest">Dest</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="645">645</th><td>          <b>continue</b>;</td></tr>
<tr><th id="646">646</th><td>        }</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>        <b>if</b> (<a class="local col2 ref" href="#132Src0" title='Src0' data-ref="132Src0">Src0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col2 ref" href="#132Src0" title='Src0' data-ref="132Src0">Src0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col1 ref" href="#131Dest" title='Dest' data-ref="131Dest">Dest</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="649">649</th><td>          <b>if</b> (<a class="local col3 ref" href="#133Src1" title='Src1' data-ref="133Src1">Src1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="tu ref" href="#_ZL13isKImmOperandPKN4llvm11SIInstrInfoERKNS_14MachineOperandE" title='isKImmOperand' data-use='c' data-ref="_ZL13isKImmOperandPKN4llvm11SIInstrInfoERKNS_14MachineOperandE">isKImmOperand</a>(<a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII">TII</a>, *<a class="local col3 ref" href="#133Src1" title='Src1' data-ref="133Src1">Src1</a>)) {</td></tr>
<tr><th id="650">650</th><td>            <em>unsigned</em> <dfn class="local col4 decl" id="134Opc" title='Opc' data-type='unsigned int' data-ref="134Opc">Opc</dfn> = (MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_ADD_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_I32</span>) ?</td></tr>
<tr><th id="651">651</th><td>              AMDGPU::<span class='error' title="no member named &apos;S_ADDK_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADDK_I32</span> : AMDGPU::<span class='error' title="no member named &apos;S_MULK_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MULK_I32</span>;</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td>            MI.setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Opc));</td></tr>
<tr><th id="654">654</th><td>            <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11tieOperandsEjj" title='llvm::MachineInstr::tieOperands' data-ref="_ZN4llvm12MachineInstr11tieOperandsEjj">tieOperands</a>(<var>0</var>, <var>1</var>);</td></tr>
<tr><th id="655">655</th><td>          }</td></tr>
<tr><th id="656">656</th><td>        }</td></tr>
<tr><th id="657">657</th><td>      }</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td>      <i>// Try to use s_cmpk_*</i></td></tr>
<tr><th id="660">660</th><td>      <b>if</b> (<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isCompareENS0_9QueryTypeE" title='llvm::MachineInstr::isCompare' data-ref="_ZNK4llvm12MachineInstr9isCompareENS0_9QueryTypeE">isCompare</a>() &amp;&amp; <a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSOPCERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSOPC' data-ref="_ZN4llvm11SIInstrInfo6isSOPCERKNS_12MachineInstrE">isSOPC</a>(<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>)) {</td></tr>
<tr><th id="661">661</th><td>        <a class="tu ref" href="#_ZL19shrinkScalarComparePKN4llvm11SIInstrInfoERNS_12MachineInstrE" title='shrinkScalarCompare' data-use='c' data-ref="_ZL19shrinkScalarComparePKN4llvm11SIInstrInfoERNS_12MachineInstrE">shrinkScalarCompare</a>(<a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII">TII</a>, <span class='refarg'><a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a></span>);</td></tr>
<tr><th id="662">662</th><td>        <b>continue</b>;</td></tr>
<tr><th id="663">663</th><td>      }</td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td>      <i>// Try to use S_MOVK_I32, which will save 4 bytes for small immediates.</i></td></tr>
<tr><th id="666">666</th><td>      <b>if</b> (MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>) {</td></tr>
<tr><th id="667">667</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="135Dst" title='Dst' data-type='const llvm::MachineOperand &amp;' data-ref="135Dst">Dst</dfn> = <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="668">668</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="136Src" title='Src' data-type='llvm::MachineOperand &amp;' data-ref="136Src">Src</dfn> = <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td>        <b>if</b> (<a class="local col6 ref" href="#136Src" title='Src' data-ref="136Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="671">671</th><td>            <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col5 ref" href="#135Dst" title='Dst' data-ref="135Dst">Dst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="672">672</th><td>          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col7 decl" id="137ReverseImm" title='ReverseImm' data-type='int32_t' data-ref="137ReverseImm">ReverseImm</dfn>;</td></tr>
<tr><th id="673">673</th><td>          <b>if</b> (<a class="tu ref" href="#_ZL13isKImmOperandPKN4llvm11SIInstrInfoERKNS_14MachineOperandE" title='isKImmOperand' data-use='c' data-ref="_ZL13isKImmOperandPKN4llvm11SIInstrInfoERKNS_14MachineOperandE">isKImmOperand</a>(<a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII">TII</a>, <a class="local col6 ref" href="#136Src" title='Src' data-ref="136Src">Src</a>))</td></tr>
<tr><th id="674">674</th><td>            MI.setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOVK_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOVK_I32</span>));</td></tr>
<tr><th id="675">675</th><td>          <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL18isReverseInlineImmPKN4llvm11SIInstrInfoERKNS_14MachineOperandERi" title='isReverseInlineImm' data-use='c' data-ref="_ZL18isReverseInlineImmPKN4llvm11SIInstrInfoERKNS_14MachineOperandERi">isReverseInlineImm</a>(<a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII">TII</a>, <a class="local col6 ref" href="#136Src" title='Src' data-ref="136Src">Src</a>, <span class='refarg'><a class="local col7 ref" href="#137ReverseImm" title='ReverseImm' data-ref="137ReverseImm">ReverseImm</a></span>)) {</td></tr>
<tr><th id="676">676</th><td>            MI.setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_BREV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_BREV_B32</span>));</td></tr>
<tr><th id="677">677</th><td>            <a class="local col6 ref" href="#136Src" title='Src' data-ref="136Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col7 ref" href="#137ReverseImm" title='ReverseImm' data-ref="137ReverseImm">ReverseImm</a>);</td></tr>
<tr><th id="678">678</th><td>          }</td></tr>
<tr><th id="679">679</th><td>        }</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>        <b>continue</b>;</td></tr>
<tr><th id="682">682</th><td>      }</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td>      <i>// Shrink scalar logic operations.</i></td></tr>
<tr><th id="685">685</th><td>      <b>if</b> (MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_AND_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_B32</span> ||</td></tr>
<tr><th id="686">686</th><td>          MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_OR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_OR_B32</span> ||</td></tr>
<tr><th id="687">687</th><td>          MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_XOR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XOR_B32</span>) {</td></tr>
<tr><th id="688">688</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL19shrinkScalarLogicOpRKN4llvm12GCNSubtargetERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoERNS_12MachineInstrE" title='shrinkScalarLogicOp' data-use='c' data-ref="_ZL19shrinkScalarLogicOpRKN4llvm12GCNSubtargetERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoERNS_12MachineInstrE">shrinkScalarLogicOp</a>(<a class="local col6 ref" href="#116ST" title='ST' data-ref="116ST">ST</a>, <span class='refarg'><a class="local col5 ref" href="#115MRI" title='MRI' data-ref="115MRI">MRI</a></span>, <a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII">TII</a>, <span class='refarg'><a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a></span>))</td></tr>
<tr><th id="689">689</th><td>          <b>continue</b>;</td></tr>
<tr><th id="690">690</th><td>      }</td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td>      <b>if</b> (<a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo6isMIMGEt" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZNK4llvm11SIInstrInfo6isMIMGEt">isMIMG</a>(<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) &amp;&amp;</td></tr>
<tr><th id="693">693</th><td>          <a class="local col6 ref" href="#116ST" title='ST' data-ref="116ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::GFX10" title='llvm::AMDGPUSubtarget::Generation::GFX10' data-ref="llvm::AMDGPUSubtarget::Generation::GFX10">GFX10</a> &amp;&amp;</td></tr>
<tr><th id="694">694</th><td>          <a class="local col4 ref" href="#114MF" title='MF' data-ref="114MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction13getPropertiesEv" title='llvm::MachineFunction::getProperties' data-ref="_ZN4llvm15MachineFunction13getPropertiesEv">getProperties</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE" title='llvm::MachineFunctionProperties::hasProperty' data-ref="_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE">hasProperty</a>(</td></tr>
<tr><th id="695">695</th><td>              <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>)) {</td></tr>
<tr><th id="696">696</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_120SIShrinkInstructions10shrinkMIMGERN4llvm12MachineInstrE" title='(anonymous namespace)::SIShrinkInstructions::shrinkMIMG' data-use='c' data-ref="_ZN12_GLOBAL__N_120SIShrinkInstructions10shrinkMIMGERN4llvm12MachineInstrE">shrinkMIMG</a>(<span class='refarg'><a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a></span>);</td></tr>
<tr><th id="697">697</th><td>        <b>continue</b>;</td></tr>
<tr><th id="698">698</th><td>      }</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>      <b>if</b> (!<a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo20hasVALU32BitEncodingEj" title='llvm::SIInstrInfo::hasVALU32BitEncoding' data-ref="_ZNK4llvm11SIInstrInfo20hasVALU32BitEncodingEj">hasVALU32BitEncoding</a>(<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="701">701</th><td>        <b>continue</b>;</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>      <b>if</b> (!<a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo9canShrinkERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" title='llvm::SIInstrInfo::canShrink' data-ref="_ZNK4llvm11SIInstrInfo9canShrinkERKNS_12MachineInstrERKNS_19MachineRegisterInfoE">canShrink</a>(<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>, <a class="local col5 ref" href="#115MRI" title='MRI' data-ref="115MRI">MRI</a>)) {</td></tr>
<tr><th id="704">704</th><td>        <i>// Try commuting the instruction and see if that enables us to shrink</i></td></tr>
<tr><th id="705">705</th><td><i>        // it.</i></td></tr>
<tr><th id="706">706</th><td>        <b>if</b> (!MI.isCommutable() || !TII-&gt;<span class='error' title="no member named &apos;commuteInstruction&apos; in &apos;llvm::SIInstrInfo&apos;">commuteInstruction</span>(MI) ||</td></tr>
<tr><th id="707">707</th><td>            !TII-&gt;canShrink(MI, MRI))</td></tr>
<tr><th id="708">708</th><td>          <b>continue</b>;</td></tr>
<tr><th id="709">709</th><td>      }</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td>      <i>// getVOPe32 could be -1 here if we started with an instruction that had</i></td></tr>
<tr><th id="712">712</th><td><i>      // a 32-bit encoding and then commuted it to an instruction that did not.</i></td></tr>
<tr><th id="713">713</th><td>      <b>if</b> (!<a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo20hasVALU32BitEncodingEj" title='llvm::SIInstrInfo::hasVALU32BitEncoding' data-ref="_ZNK4llvm11SIInstrInfo20hasVALU32BitEncodingEj">hasVALU32BitEncoding</a>(<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="714">714</th><td>        <b>continue</b>;</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>      <em>int</em> <dfn class="local col8 decl" id="138Op32" title='Op32' data-type='int' data-ref="138Op32">Op32</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU9getVOPe32Et" title='llvm::AMDGPU::getVOPe32' data-ref="_ZN4llvm6AMDGPU9getVOPe32Et">getVOPe32</a>(<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>      <b>if</b> (<a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo6isVOPCEt" title='llvm::SIInstrInfo::isVOPC' data-ref="_ZNK4llvm11SIInstrInfo6isVOPCEt">isVOPC</a>(<a class="local col8 ref" href="#138Op32" title='Op32' data-ref="138Op32">Op32</a>)) {</td></tr>
<tr><th id="719">719</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="139DstReg" title='DstReg' data-type='unsigned int' data-ref="139DstReg">DstReg</dfn> = <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="720">720</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#139DstReg" title='DstReg' data-ref="139DstReg">DstReg</a>)) {</td></tr>
<tr><th id="721">721</th><td>          <i>// VOPC instructions can only write to the VCC register. We can't</i></td></tr>
<tr><th id="722">722</th><td><i>          // force them to use VCC here, because this is only one register and</i></td></tr>
<tr><th id="723">723</th><td><i>          // cannot deal with sequences which would require multiple copies of</i></td></tr>
<tr><th id="724">724</th><td><i>          // VCC, e.g. S_AND_B64 (vcc = V_CMP_...), (vcc = V_CMP_...)</i></td></tr>
<tr><th id="725">725</th><td><i>          //</i></td></tr>
<tr><th id="726">726</th><td><i>          // So, instead of forcing the instruction to write to VCC, we provide</i></td></tr>
<tr><th id="727">727</th><td><i>          // a hint to the register allocator to use VCC and then we will run</i></td></tr>
<tr><th id="728">728</th><td><i>          // this pass again after RA and shrink it if it outputs to VCC.</i></td></tr>
<tr><th id="729">729</th><td>          MRI.setRegAllocationHint(MI.getOperand(<var>0</var>).getReg(), <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>);</td></tr>
<tr><th id="730">730</th><td>          <b>continue</b>;</td></tr>
<tr><th id="731">731</th><td>        }</td></tr>
<tr><th id="732">732</th><td>        <b>if</b> (DstReg != AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>)</td></tr>
<tr><th id="733">733</th><td>          <b>continue</b>;</td></tr>
<tr><th id="734">734</th><td>      }</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td>      <b>if</b> (Op32 == AMDGPU::<span class='error' title="no member named &apos;V_CNDMASK_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CNDMASK_B32_e32</span>) {</td></tr>
<tr><th id="737">737</th><td>        <i>// We shrink V_CNDMASK_B32_e64 using regalloc hints like we do for VOPC</i></td></tr>
<tr><th id="738">738</th><td><i>        // instructions.</i></td></tr>
<tr><th id="739">739</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="140Src2" title='Src2' data-type='const llvm::MachineOperand *' data-ref="140Src2">Src2</dfn> =</td></tr>
<tr><th id="740">740</th><td>            TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2);</td></tr>
<tr><th id="741">741</th><td>        <b>if</b> (!<a class="local col0 ref" href="#140Src2" title='Src2' data-ref="140Src2">Src2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="742">742</th><td>          <b>continue</b>;</td></tr>
<tr><th id="743">743</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="141SReg" title='SReg' data-type='unsigned int' data-ref="141SReg">SReg</dfn> = <a class="local col0 ref" href="#140Src2" title='Src2' data-ref="140Src2">Src2</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="744">744</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#141SReg" title='SReg' data-ref="141SReg">SReg</a>)) {</td></tr>
<tr><th id="745">745</th><td>          MRI.setRegAllocationHint(SReg, <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>);</td></tr>
<tr><th id="746">746</th><td>          <b>continue</b>;</td></tr>
<tr><th id="747">747</th><td>        }</td></tr>
<tr><th id="748">748</th><td>        <b>if</b> (SReg != AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>)</td></tr>
<tr><th id="749">749</th><td>          <b>continue</b>;</td></tr>
<tr><th id="750">750</th><td>      }</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>      <i>// Check for the bool flag output for instructions like V_ADD_I32_e64.</i></td></tr>
<tr><th id="753">753</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="142SDst" title='SDst' data-type='const llvm::MachineOperand *' data-ref="142SDst">SDst</dfn> = TII-&gt;getNamedOperand(MI,</td></tr>
<tr><th id="754">754</th><td>                                                        AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::sdst);</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td>      <i>// Check the carry-in operand for v_addc_u32_e64.</i></td></tr>
<tr><th id="757">757</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="143Src2" title='Src2' data-type='const llvm::MachineOperand *' data-ref="143Src2">Src2</dfn> = TII-&gt;getNamedOperand(MI,</td></tr>
<tr><th id="758">758</th><td>                                                        AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2);</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>      <b>if</b> (<a class="local col2 ref" href="#142SDst" title='SDst' data-ref="142SDst">SDst</a>) {</td></tr>
<tr><th id="761">761</th><td>        <b>if</b> (SDst-&gt;getReg() != AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>) {</td></tr>
<tr><th id="762">762</th><td>          <b>if</b> (TargetRegisterInfo::isVirtualRegister(SDst-&gt;getReg()))</td></tr>
<tr><th id="763">763</th><td>            MRI.setRegAllocationHint(SDst-&gt;getReg(), <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>);</td></tr>
<tr><th id="764">764</th><td>          <b>continue</b>;</td></tr>
<tr><th id="765">765</th><td>        }</td></tr>
<tr><th id="766">766</th><td></td></tr>
<tr><th id="767">767</th><td>        <i>// All of the instructions with carry outs also have an SGPR input in</i></td></tr>
<tr><th id="768">768</th><td><i>        // src2.</i></td></tr>
<tr><th id="769">769</th><td>        <b>if</b> (Src2 &amp;&amp; Src2-&gt;getReg() != AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>) {</td></tr>
<tr><th id="770">770</th><td>          <b>if</b> (TargetRegisterInfo::isVirtualRegister(Src2-&gt;getReg()))</td></tr>
<tr><th id="771">771</th><td>            MRI.setRegAllocationHint(Src2-&gt;getReg(), <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>);</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td>          <b>continue</b>;</td></tr>
<tr><th id="774">774</th><td>        }</td></tr>
<tr><th id="775">775</th><td>      }</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>      <i>// We can shrink this instruction</i></td></tr>
<tr><th id="778">778</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-shrink-instructions&quot;)) { dbgs() &lt;&lt; &quot;Shrinking &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Shrinking "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>);</td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="144Inst32" title='Inst32' data-type='llvm::MachineInstr *' data-ref="144Inst32">Inst32</dfn> = <a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15buildShrunkInstERNS_12MachineInstrEj" title='llvm::SIInstrInfo::buildShrunkInst' data-ref="_ZNK4llvm11SIInstrInfo15buildShrunkInstERNS_12MachineInstrEj">buildShrunkInst</a>(<span class='refarg'><a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a></span>, <a class="local col8 ref" href="#138Op32" title='Op32' data-ref="138Op32">Op32</a>);</td></tr>
<tr><th id="781">781</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#28" title='NumInstructionsShrunk' data-ref="NumInstructionsShrunk">NumInstructionsShrunk</a>;</td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td>      <i>// Copy extra operands not present in the instruction definition.</i></td></tr>
<tr><th id="784">784</th><td>      <a class="tu ref" href="#_ZL20copyExtraImplicitOpsRN4llvm12MachineInstrERNS_15MachineFunctionERKS0_" title='copyExtraImplicitOps' data-use='c' data-ref="_ZL20copyExtraImplicitOpsRN4llvm12MachineInstrERNS_15MachineFunctionERKS0_">copyExtraImplicitOps</a>(<span class='refarg'>*<a class="local col4 ref" href="#144Inst32" title='Inst32' data-ref="144Inst32">Inst32</a></span>, <span class='refarg'><a class="local col4 ref" href="#114MF" title='MF' data-ref="114MF">MF</a></span>, <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>);</td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td>      <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="787">787</th><td>      <a class="tu ref" href="#_ZL14foldImmediatesRN4llvm12MachineInstrEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoEb" title='foldImmediates' data-use='c' data-ref="_ZL14foldImmediatesRN4llvm12MachineInstrEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoEb">foldImmediates</a>(<span class='refarg'>*<a class="local col4 ref" href="#144Inst32" title='Inst32' data-ref="144Inst32">Inst32</a></span>, <a class="local col7 ref" href="#117TII" title='TII' data-ref="117TII">TII</a>, <span class='refarg'><a class="local col5 ref" href="#115MRI" title='MRI' data-ref="115MRI">MRI</a></span>);</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-shrink-instructions&quot;)) { dbgs() &lt;&lt; &quot;e32 MI = &quot; &lt;&lt; *Inst32 &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"e32 MI = "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col4 ref" href="#144Inst32" title='Inst32' data-ref="144Inst32">Inst32</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="790">790</th><td>    }</td></tr>
<tr><th id="791">791</th><td>  }</td></tr>
<tr><th id="792">792</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="793">793</th><td>}</td></tr>
<tr><th id="794">794</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
