#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000023994df58c0 .scope module, "testbench" "testbench" 2 20;
 .timescale 0 0;
v0000023994e62740_0 .net "PC", 31 0, v0000023994e58050_0;  1 drivers
v0000023994e64540_0 .var "clk", 0 0;
v0000023994e63dc0_0 .net "clkout", 0 0, L_0000023994e56720;  1 drivers
v0000023994e63460_0 .net "cycles_consumed", 31 0, v0000023994e618b0_0;  1 drivers
v0000023994e629c0_0 .net "regs0", 31 0, L_0000023994e57210;  1 drivers
v0000023994e627e0_0 .net "regs1", 31 0, L_0000023994e56870;  1 drivers
v0000023994e63820_0 .net "regs2", 31 0, L_0000023994e57360;  1 drivers
v0000023994e631e0_0 .net "regs3", 31 0, L_0000023994e573d0;  1 drivers
v0000023994e62e20_0 .net "regs4", 31 0, L_0000023994e56aa0;  1 drivers
v0000023994e63d20_0 .net "regs5", 31 0, L_0000023994e57050;  1 drivers
v0000023994e63f00_0 .var "rst", 0 0;
S_0000023994df6bf0 .scope module, "cpu" "processor" 2 33, 3 4 0, S_0000023994df58c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000023994df7840 .param/l "RType" 0 4 9, C4<000000>;
P_0000023994df7878 .param/l "add" 0 4 11, C4<100000>;
P_0000023994df78b0 .param/l "addi" 0 4 13, C4<001000>;
P_0000023994df78e8 .param/l "addu" 0 4 11, C4<100001>;
P_0000023994df7920 .param/l "and_" 0 4 11, C4<100100>;
P_0000023994df7958 .param/l "andi" 0 4 13, C4<001100>;
P_0000023994df7990 .param/l "beq" 0 4 13, C4<000100>;
P_0000023994df79c8 .param/l "bne" 0 4 13, C4<000101>;
P_0000023994df7a00 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_0000023994df7a38 .param/l "j" 0 4 14, C4<000010>;
P_0000023994df7a70 .param/l "jal" 0 4 14, C4<000011>;
P_0000023994df7aa8 .param/l "jr" 0 4 12, C4<001000>;
P_0000023994df7ae0 .param/l "lw" 0 4 13, C4<100011>;
P_0000023994df7b18 .param/l "nor_" 0 4 11, C4<100111>;
P_0000023994df7b50 .param/l "or_" 0 4 11, C4<100101>;
P_0000023994df7b88 .param/l "ori" 0 4 13, C4<001101>;
P_0000023994df7bc0 .param/l "sgt" 0 4 12, C4<101011>;
P_0000023994df7bf8 .param/l "sll" 0 4 12, C4<000000>;
P_0000023994df7c30 .param/l "slt" 0 4 11, C4<101010>;
P_0000023994df7c68 .param/l "slti" 0 4 13, C4<101010>;
P_0000023994df7ca0 .param/l "srl" 0 4 12, C4<000010>;
P_0000023994df7cd8 .param/l "sub" 0 4 11, C4<100010>;
P_0000023994df7d10 .param/l "subu" 0 4 11, C4<100011>;
P_0000023994df7d48 .param/l "sw" 0 4 13, C4<101011>;
P_0000023994df7d80 .param/l "xor_" 0 4 11, C4<100110>;
P_0000023994df7db8 .param/l "xori" 0 4 13, C4<001110>;
L_0000023994e56b80 .functor NOT 1, v0000023994e63f00_0, C4<0>, C4<0>, C4<0>;
L_0000023994e56fe0 .functor NOT 1, v0000023994e63f00_0, C4<0>, C4<0>, C4<0>;
L_0000023994e56bf0 .functor NOT 1, v0000023994e63f00_0, C4<0>, C4<0>, C4<0>;
L_0000023994e572f0 .functor NOT 1, v0000023994e63f00_0, C4<0>, C4<0>, C4<0>;
L_0000023994e56b10 .functor NOT 1, v0000023994e63f00_0, C4<0>, C4<0>, C4<0>;
L_0000023994e571a0 .functor NOT 1, v0000023994e63f00_0, C4<0>, C4<0>, C4<0>;
L_0000023994e570c0 .functor NOT 1, v0000023994e63f00_0, C4<0>, C4<0>, C4<0>;
L_0000023994e57280 .functor NOT 1, v0000023994e63f00_0, C4<0>, C4<0>, C4<0>;
L_0000023994e56720 .functor OR 1, v0000023994e64540_0, v0000023994de9dc0_0, C4<0>, C4<0>;
L_0000023994e56f00 .functor OR 1, L_0000023994e62ce0, L_0000023994e62d80, C4<0>, C4<0>;
L_0000023994e56c60 .functor AND 1, L_0000023994e63fa0, L_0000023994e63640, C4<1>, C4<1>;
L_0000023994e56800 .functor OR 1, L_0000023994e63780, L_0000023994e640e0, C4<0>, C4<0>;
L_0000023994e56950 .functor NOT 1, v0000023994e63f00_0, C4<0>, C4<0>, C4<0>;
L_0000023994e56640 .functor OR 1, L_0000023994ebc6d0, L_0000023994ebd7b0, C4<0>, C4<0>;
L_0000023994e57440 .functor OR 1, L_0000023994e56640, L_0000023994ebd530, C4<0>, C4<0>;
L_0000023994e568e0 .functor OR 1, L_0000023994ebc9f0, L_0000023994ebe390, C4<0>, C4<0>;
L_0000023994e574b0 .functor AND 1, L_0000023994ebd170, L_0000023994e568e0, C4<1>, C4<1>;
L_0000023994e56cd0 .functor OR 1, L_0000023994ebd210, L_0000023994ebd030, C4<0>, C4<0>;
L_0000023994e56db0 .functor AND 1, L_0000023994ebce50, L_0000023994e56cd0, C4<1>, C4<1>;
v0000023994e57fb0_0 .net "ALUOp", 3 0, v0000023994deaa40_0;  1 drivers
v0000023994e594f0_0 .net "ALUResult", 31 0, v0000023994e54ef0_0;  1 drivers
v0000023994e58a50_0 .net "ALUSrc", 0 0, v0000023994deb760_0;  1 drivers
v0000023994e576f0_0 .net "ALUin2", 31 0, L_0000023994ebcb30;  1 drivers
v0000023994e58d70_0 .net "MemReadEn", 0 0, v0000023994dea900_0;  1 drivers
v0000023994e58af0_0 .net "MemWriteEn", 0 0, v0000023994de98c0_0;  1 drivers
v0000023994e57a10_0 .net "MemtoReg", 0 0, v0000023994dea9a0_0;  1 drivers
v0000023994e58b90_0 .net "PC", 31 0, v0000023994e58050_0;  alias, 1 drivers
v0000023994e57ab0_0 .net "PCPlus1", 31 0, L_0000023994e64360;  1 drivers
v0000023994e591d0_0 .net "PCsrc", 0 0, v0000023994e55f30_0;  1 drivers
v0000023994e57f10_0 .net "RegDst", 0 0, v0000023994deab80_0;  1 drivers
v0000023994e584b0_0 .net "RegWriteEn", 0 0, v0000023994deac20_0;  1 drivers
v0000023994e58550_0 .net "WriteRegister", 4 0, L_0000023994ebc810;  1 drivers
v0000023994e58370_0 .net *"_ivl_0", 0 0, L_0000023994e56b80;  1 drivers
L_0000023994e646b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023994e580f0_0 .net/2u *"_ivl_10", 4 0, L_0000023994e646b0;  1 drivers
L_0000023994e64aa0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023994e57b50_0 .net *"_ivl_101", 25 0, L_0000023994e64aa0;  1 drivers
L_0000023994e64ae8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023994e58c30_0 .net/2u *"_ivl_102", 31 0, L_0000023994e64ae8;  1 drivers
v0000023994e58e10_0 .net *"_ivl_104", 0 0, L_0000023994e63fa0;  1 drivers
L_0000023994e64b30 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000023994e57bf0_0 .net/2u *"_ivl_106", 5 0, L_0000023994e64b30;  1 drivers
v0000023994e59270_0 .net *"_ivl_108", 0 0, L_0000023994e63640;  1 drivers
v0000023994e59090_0 .net *"_ivl_111", 0 0, L_0000023994e56c60;  1 drivers
L_0000023994e64b78 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023994e59310_0 .net/2u *"_ivl_112", 5 0, L_0000023994e64b78;  1 drivers
v0000023994e57830_0 .net *"_ivl_114", 0 0, L_0000023994e63780;  1 drivers
L_0000023994e64bc0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023994e58ff0_0 .net/2u *"_ivl_116", 5 0, L_0000023994e64bc0;  1 drivers
v0000023994e58230_0 .net *"_ivl_118", 0 0, L_0000023994e640e0;  1 drivers
L_0000023994e646f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023994e593b0_0 .net/2u *"_ivl_12", 5 0, L_0000023994e646f8;  1 drivers
v0000023994e582d0_0 .net *"_ivl_121", 0 0, L_0000023994e56800;  1 drivers
v0000023994e58910_0 .net *"_ivl_123", 9 0, L_0000023994e638c0;  1 drivers
v0000023994e585f0_0 .net *"_ivl_124", 31 0, L_0000023994e63a00;  1 drivers
L_0000023994e64c08 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023994e59450_0 .net *"_ivl_127", 21 0, L_0000023994e64c08;  1 drivers
v0000023994e58690_0 .net *"_ivl_128", 31 0, L_0000023994e63aa0;  1 drivers
v0000023994e59130_0 .net *"_ivl_130", 31 0, L_0000023994e63b40;  1 drivers
v0000023994e58cd0_0 .net *"_ivl_132", 31 0, L_0000023994e63be0;  1 drivers
v0000023994e57c90_0 .net *"_ivl_136", 0 0, L_0000023994e56950;  1 drivers
L_0000023994e64c98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023994e57650_0 .net/2u *"_ivl_138", 31 0, L_0000023994e64c98;  1 drivers
v0000023994e57790_0 .net *"_ivl_14", 0 0, L_0000023994e63140;  1 drivers
L_0000023994e64d70 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000023994e578d0_0 .net/2u *"_ivl_142", 5 0, L_0000023994e64d70;  1 drivers
v0000023994e57e70_0 .net *"_ivl_144", 0 0, L_0000023994ebc6d0;  1 drivers
L_0000023994e64db8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000023994e58730_0 .net/2u *"_ivl_146", 5 0, L_0000023994e64db8;  1 drivers
v0000023994e57970_0 .net *"_ivl_148", 0 0, L_0000023994ebd7b0;  1 drivers
v0000023994e587d0_0 .net *"_ivl_151", 0 0, L_0000023994e56640;  1 drivers
L_0000023994e64e00 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000023994e57d30_0 .net/2u *"_ivl_152", 5 0, L_0000023994e64e00;  1 drivers
v0000023994e58870_0 .net *"_ivl_154", 0 0, L_0000023994ebd530;  1 drivers
v0000023994e57dd0_0 .net *"_ivl_157", 0 0, L_0000023994e57440;  1 drivers
L_0000023994e64e48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023994e5ec50_0 .net/2u *"_ivl_158", 15 0, L_0000023994e64e48;  1 drivers
L_0000023994e64740 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000023994e5d670_0 .net/2u *"_ivl_16", 4 0, L_0000023994e64740;  1 drivers
v0000023994e5dfd0_0 .net *"_ivl_160", 31 0, L_0000023994ebe1b0;  1 drivers
v0000023994e5df30_0 .net *"_ivl_163", 0 0, L_0000023994ebe570;  1 drivers
v0000023994e5d7b0_0 .net *"_ivl_164", 15 0, L_0000023994ebd8f0;  1 drivers
v0000023994e5ee30_0 .net *"_ivl_166", 31 0, L_0000023994ebc8b0;  1 drivers
v0000023994e5f010_0 .net *"_ivl_170", 31 0, L_0000023994ebc950;  1 drivers
L_0000023994e64e90 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023994e5dd50_0 .net *"_ivl_173", 25 0, L_0000023994e64e90;  1 drivers
L_0000023994e64ed8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023994e5ddf0_0 .net/2u *"_ivl_174", 31 0, L_0000023994e64ed8;  1 drivers
v0000023994e5f0b0_0 .net *"_ivl_176", 0 0, L_0000023994ebd170;  1 drivers
L_0000023994e64f20 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023994e5d850_0 .net/2u *"_ivl_178", 5 0, L_0000023994e64f20;  1 drivers
v0000023994e5f510_0 .net *"_ivl_180", 0 0, L_0000023994ebc9f0;  1 drivers
L_0000023994e64f68 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023994e5ed90_0 .net/2u *"_ivl_182", 5 0, L_0000023994e64f68;  1 drivers
v0000023994e5dcb0_0 .net *"_ivl_184", 0 0, L_0000023994ebe390;  1 drivers
v0000023994e5e930_0 .net *"_ivl_187", 0 0, L_0000023994e568e0;  1 drivers
v0000023994e5e1b0_0 .net *"_ivl_189", 0 0, L_0000023994e574b0;  1 drivers
v0000023994e5eed0_0 .net *"_ivl_19", 4 0, L_0000023994e62a60;  1 drivers
L_0000023994e64fb0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023994e5ebb0_0 .net/2u *"_ivl_190", 5 0, L_0000023994e64fb0;  1 drivers
v0000023994e5e110_0 .net *"_ivl_192", 0 0, L_0000023994ebcf90;  1 drivers
L_0000023994e64ff8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023994e5d710_0 .net/2u *"_ivl_194", 31 0, L_0000023994e64ff8;  1 drivers
v0000023994e5ef70_0 .net *"_ivl_196", 31 0, L_0000023994ebda30;  1 drivers
L_0000023994e64668 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023994e5ecf0_0 .net/2u *"_ivl_2", 5 0, L_0000023994e64668;  1 drivers
v0000023994e5e6b0_0 .net *"_ivl_20", 4 0, L_0000023994e635a0;  1 drivers
v0000023994e5e750_0 .net *"_ivl_200", 31 0, L_0000023994ebcbd0;  1 drivers
L_0000023994e65040 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023994e5f150_0 .net *"_ivl_203", 25 0, L_0000023994e65040;  1 drivers
L_0000023994e65088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023994e5dad0_0 .net/2u *"_ivl_204", 31 0, L_0000023994e65088;  1 drivers
v0000023994e5e070_0 .net *"_ivl_206", 0 0, L_0000023994ebce50;  1 drivers
L_0000023994e650d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023994e5dc10_0 .net/2u *"_ivl_208", 5 0, L_0000023994e650d0;  1 drivers
v0000023994e5e4d0_0 .net *"_ivl_210", 0 0, L_0000023994ebd210;  1 drivers
L_0000023994e65118 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023994e5e9d0_0 .net/2u *"_ivl_212", 5 0, L_0000023994e65118;  1 drivers
v0000023994e5f1f0_0 .net *"_ivl_214", 0 0, L_0000023994ebd030;  1 drivers
v0000023994e5f290_0 .net *"_ivl_217", 0 0, L_0000023994e56cd0;  1 drivers
v0000023994e5f330_0 .net *"_ivl_219", 0 0, L_0000023994e56db0;  1 drivers
L_0000023994e65160 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023994e5d990_0 .net/2u *"_ivl_220", 5 0, L_0000023994e65160;  1 drivers
v0000023994e5f3d0_0 .net *"_ivl_222", 0 0, L_0000023994ebd0d0;  1 drivers
v0000023994e5f470_0 .net *"_ivl_224", 31 0, L_0000023994ebe250;  1 drivers
v0000023994e5ea70_0 .net *"_ivl_24", 0 0, L_0000023994e56bf0;  1 drivers
L_0000023994e64788 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023994e5e430_0 .net/2u *"_ivl_26", 4 0, L_0000023994e64788;  1 drivers
v0000023994e5e250_0 .net *"_ivl_29", 4 0, L_0000023994e62ec0;  1 drivers
v0000023994e5e2f0_0 .net *"_ivl_32", 0 0, L_0000023994e572f0;  1 drivers
L_0000023994e647d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023994e5d8f0_0 .net/2u *"_ivl_34", 4 0, L_0000023994e647d0;  1 drivers
v0000023994e5e570_0 .net *"_ivl_37", 4 0, L_0000023994e62880;  1 drivers
v0000023994e5da30_0 .net *"_ivl_40", 0 0, L_0000023994e56b10;  1 drivers
L_0000023994e64818 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023994e5e390_0 .net/2u *"_ivl_42", 15 0, L_0000023994e64818;  1 drivers
v0000023994e5e610_0 .net *"_ivl_45", 15 0, L_0000023994e626a0;  1 drivers
v0000023994e5de90_0 .net *"_ivl_48", 0 0, L_0000023994e571a0;  1 drivers
v0000023994e5db70_0 .net *"_ivl_5", 5 0, L_0000023994e636e0;  1 drivers
L_0000023994e64860 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023994e5e890_0 .net/2u *"_ivl_50", 36 0, L_0000023994e64860;  1 drivers
L_0000023994e648a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023994e5e7f0_0 .net/2u *"_ivl_52", 31 0, L_0000023994e648a8;  1 drivers
v0000023994e5eb10_0 .net *"_ivl_55", 4 0, L_0000023994e62f60;  1 drivers
v0000023994e60af0_0 .net *"_ivl_56", 36 0, L_0000023994e62ba0;  1 drivers
v0000023994e616d0_0 .net *"_ivl_58", 36 0, L_0000023994e63280;  1 drivers
v0000023994e609b0_0 .net *"_ivl_62", 0 0, L_0000023994e570c0;  1 drivers
L_0000023994e648f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023994e60f50_0 .net/2u *"_ivl_64", 5 0, L_0000023994e648f0;  1 drivers
v0000023994e62490_0 .net *"_ivl_67", 5 0, L_0000023994e63000;  1 drivers
v0000023994e61130_0 .net *"_ivl_70", 0 0, L_0000023994e57280;  1 drivers
L_0000023994e64938 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023994e61bd0_0 .net/2u *"_ivl_72", 57 0, L_0000023994e64938;  1 drivers
L_0000023994e64980 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023994e62530_0 .net/2u *"_ivl_74", 31 0, L_0000023994e64980;  1 drivers
v0000023994e614f0_0 .net *"_ivl_77", 25 0, L_0000023994e64040;  1 drivers
v0000023994e61ef0_0 .net *"_ivl_78", 57 0, L_0000023994e63320;  1 drivers
v0000023994e60c30_0 .net *"_ivl_8", 0 0, L_0000023994e56fe0;  1 drivers
v0000023994e61c70_0 .net *"_ivl_80", 57 0, L_0000023994e633c0;  1 drivers
L_0000023994e649c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023994e620d0_0 .net/2u *"_ivl_84", 31 0, L_0000023994e649c8;  1 drivers
L_0000023994e64a10 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023994e61590_0 .net/2u *"_ivl_88", 5 0, L_0000023994e64a10;  1 drivers
v0000023994e61f90_0 .net *"_ivl_90", 0 0, L_0000023994e62ce0;  1 drivers
L_0000023994e64a58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023994e60690_0 .net/2u *"_ivl_92", 5 0, L_0000023994e64a58;  1 drivers
v0000023994e62170_0 .net *"_ivl_94", 0 0, L_0000023994e62d80;  1 drivers
v0000023994e61630_0 .net *"_ivl_97", 0 0, L_0000023994e56f00;  1 drivers
v0000023994e611d0_0 .net *"_ivl_98", 31 0, L_0000023994e63500;  1 drivers
v0000023994e61770_0 .net "adderResult", 31 0, L_0000023994e63c80;  1 drivers
v0000023994e60730_0 .net "address", 31 0, L_0000023994e63960;  1 drivers
v0000023994e607d0_0 .net "clk", 0 0, L_0000023994e56720;  alias, 1 drivers
v0000023994e618b0_0 .var "cycles_consumed", 31 0;
v0000023994e60870_0 .net "extImm", 31 0, L_0000023994ebc770;  1 drivers
v0000023994e62210_0 .net "funct", 5 0, L_0000023994e642c0;  1 drivers
v0000023994e61d10_0 .net "hlt", 0 0, v0000023994de9dc0_0;  1 drivers
v0000023994e62030_0 .net "imm", 15 0, L_0000023994e62b00;  1 drivers
v0000023994e60cd0_0 .net "immediate", 31 0, L_0000023994ebca90;  1 drivers
v0000023994e60910_0 .net "input_clk", 0 0, v0000023994e64540_0;  1 drivers
v0000023994e60a50_0 .net "instruction", 31 0, L_0000023994ebdcb0;  1 drivers
v0000023994e61810_0 .net "memoryReadData", 31 0, v0000023994e56070_0;  1 drivers
v0000023994e60b90_0 .net "nextPC", 31 0, L_0000023994e64180;  1 drivers
v0000023994e61950_0 .net "opcode", 5 0, L_0000023994e630a0;  1 drivers
v0000023994e60ff0_0 .net "rd", 4 0, L_0000023994e644a0;  1 drivers
v0000023994e622b0_0 .net "readData1", 31 0, L_0000023994e56d40;  1 drivers
v0000023994e619f0_0 .net "readData1_w", 31 0, L_0000023994ebe2f0;  1 drivers
v0000023994e61a90_0 .net "readData2", 31 0, L_0000023994e569c0;  1 drivers
v0000023994e62350_0 .net "regs0", 31 0, L_0000023994e57210;  alias, 1 drivers
v0000023994e623f0_0 .net "regs1", 31 0, L_0000023994e56870;  alias, 1 drivers
v0000023994e60d70_0 .net "regs2", 31 0, L_0000023994e57360;  alias, 1 drivers
v0000023994e60e10_0 .net "regs3", 31 0, L_0000023994e573d0;  alias, 1 drivers
v0000023994e60eb0_0 .net "regs4", 31 0, L_0000023994e56aa0;  alias, 1 drivers
v0000023994e61b30_0 .net "regs5", 31 0, L_0000023994e57050;  alias, 1 drivers
v0000023994e61270_0 .net "rs", 4 0, L_0000023994e63e60;  1 drivers
v0000023994e61090_0 .net "rst", 0 0, v0000023994e63f00_0;  1 drivers
v0000023994e61310_0 .net "rt", 4 0, L_0000023994e62920;  1 drivers
v0000023994e613b0_0 .net "shamt", 31 0, L_0000023994e62c40;  1 drivers
v0000023994e61450_0 .net "wire_instruction", 31 0, L_0000023994e56a30;  1 drivers
v0000023994e61db0_0 .net "writeData", 31 0, L_0000023994ebe110;  1 drivers
v0000023994e61e50_0 .net "zero", 0 0, L_0000023994ebd5d0;  1 drivers
L_0000023994e636e0 .part L_0000023994ebdcb0, 26, 6;
L_0000023994e630a0 .functor MUXZ 6, L_0000023994e636e0, L_0000023994e64668, L_0000023994e56b80, C4<>;
L_0000023994e63140 .cmp/eq 6, L_0000023994e630a0, L_0000023994e646f8;
L_0000023994e62a60 .part L_0000023994ebdcb0, 11, 5;
L_0000023994e635a0 .functor MUXZ 5, L_0000023994e62a60, L_0000023994e64740, L_0000023994e63140, C4<>;
L_0000023994e644a0 .functor MUXZ 5, L_0000023994e635a0, L_0000023994e646b0, L_0000023994e56fe0, C4<>;
L_0000023994e62ec0 .part L_0000023994ebdcb0, 21, 5;
L_0000023994e63e60 .functor MUXZ 5, L_0000023994e62ec0, L_0000023994e64788, L_0000023994e56bf0, C4<>;
L_0000023994e62880 .part L_0000023994ebdcb0, 16, 5;
L_0000023994e62920 .functor MUXZ 5, L_0000023994e62880, L_0000023994e647d0, L_0000023994e572f0, C4<>;
L_0000023994e626a0 .part L_0000023994ebdcb0, 0, 16;
L_0000023994e62b00 .functor MUXZ 16, L_0000023994e626a0, L_0000023994e64818, L_0000023994e56b10, C4<>;
L_0000023994e62f60 .part L_0000023994ebdcb0, 6, 5;
L_0000023994e62ba0 .concat [ 5 32 0 0], L_0000023994e62f60, L_0000023994e648a8;
L_0000023994e63280 .functor MUXZ 37, L_0000023994e62ba0, L_0000023994e64860, L_0000023994e571a0, C4<>;
L_0000023994e62c40 .part L_0000023994e63280, 0, 32;
L_0000023994e63000 .part L_0000023994ebdcb0, 0, 6;
L_0000023994e642c0 .functor MUXZ 6, L_0000023994e63000, L_0000023994e648f0, L_0000023994e570c0, C4<>;
L_0000023994e64040 .part L_0000023994ebdcb0, 0, 26;
L_0000023994e63320 .concat [ 26 32 0 0], L_0000023994e64040, L_0000023994e64980;
L_0000023994e633c0 .functor MUXZ 58, L_0000023994e63320, L_0000023994e64938, L_0000023994e57280, C4<>;
L_0000023994e63960 .part L_0000023994e633c0, 0, 32;
L_0000023994e64360 .arith/sum 32, v0000023994e58050_0, L_0000023994e649c8;
L_0000023994e62ce0 .cmp/eq 6, L_0000023994e630a0, L_0000023994e64a10;
L_0000023994e62d80 .cmp/eq 6, L_0000023994e630a0, L_0000023994e64a58;
L_0000023994e63500 .concat [ 6 26 0 0], L_0000023994e630a0, L_0000023994e64aa0;
L_0000023994e63fa0 .cmp/eq 32, L_0000023994e63500, L_0000023994e64ae8;
L_0000023994e63640 .cmp/eq 6, L_0000023994e642c0, L_0000023994e64b30;
L_0000023994e63780 .cmp/eq 6, L_0000023994e630a0, L_0000023994e64b78;
L_0000023994e640e0 .cmp/eq 6, L_0000023994e630a0, L_0000023994e64bc0;
L_0000023994e638c0 .part L_0000023994e62b00, 0, 10;
L_0000023994e63a00 .concat [ 10 22 0 0], L_0000023994e638c0, L_0000023994e64c08;
L_0000023994e63aa0 .arith/sum 32, v0000023994e58050_0, L_0000023994e63a00;
L_0000023994e63b40 .functor MUXZ 32, L_0000023994e63aa0, L_0000023994e63960, L_0000023994e56800, C4<>;
L_0000023994e63be0 .functor MUXZ 32, L_0000023994e63b40, L_0000023994e56d40, L_0000023994e56c60, C4<>;
L_0000023994e63c80 .functor MUXZ 32, L_0000023994e63be0, L_0000023994e63960, L_0000023994e56f00, C4<>;
L_0000023994ebdcb0 .functor MUXZ 32, L_0000023994e56a30, L_0000023994e64c98, L_0000023994e56950, C4<>;
L_0000023994ebc6d0 .cmp/eq 6, L_0000023994e630a0, L_0000023994e64d70;
L_0000023994ebd7b0 .cmp/eq 6, L_0000023994e630a0, L_0000023994e64db8;
L_0000023994ebd530 .cmp/eq 6, L_0000023994e630a0, L_0000023994e64e00;
L_0000023994ebe1b0 .concat [ 16 16 0 0], L_0000023994e62b00, L_0000023994e64e48;
L_0000023994ebe570 .part L_0000023994e62b00, 15, 1;
LS_0000023994ebd8f0_0_0 .concat [ 1 1 1 1], L_0000023994ebe570, L_0000023994ebe570, L_0000023994ebe570, L_0000023994ebe570;
LS_0000023994ebd8f0_0_4 .concat [ 1 1 1 1], L_0000023994ebe570, L_0000023994ebe570, L_0000023994ebe570, L_0000023994ebe570;
LS_0000023994ebd8f0_0_8 .concat [ 1 1 1 1], L_0000023994ebe570, L_0000023994ebe570, L_0000023994ebe570, L_0000023994ebe570;
LS_0000023994ebd8f0_0_12 .concat [ 1 1 1 1], L_0000023994ebe570, L_0000023994ebe570, L_0000023994ebe570, L_0000023994ebe570;
L_0000023994ebd8f0 .concat [ 4 4 4 4], LS_0000023994ebd8f0_0_0, LS_0000023994ebd8f0_0_4, LS_0000023994ebd8f0_0_8, LS_0000023994ebd8f0_0_12;
L_0000023994ebc8b0 .concat [ 16 16 0 0], L_0000023994e62b00, L_0000023994ebd8f0;
L_0000023994ebc770 .functor MUXZ 32, L_0000023994ebc8b0, L_0000023994ebe1b0, L_0000023994e57440, C4<>;
L_0000023994ebc950 .concat [ 6 26 0 0], L_0000023994e630a0, L_0000023994e64e90;
L_0000023994ebd170 .cmp/eq 32, L_0000023994ebc950, L_0000023994e64ed8;
L_0000023994ebc9f0 .cmp/eq 6, L_0000023994e642c0, L_0000023994e64f20;
L_0000023994ebe390 .cmp/eq 6, L_0000023994e642c0, L_0000023994e64f68;
L_0000023994ebcf90 .cmp/eq 6, L_0000023994e630a0, L_0000023994e64fb0;
L_0000023994ebda30 .functor MUXZ 32, L_0000023994ebc770, L_0000023994e64ff8, L_0000023994ebcf90, C4<>;
L_0000023994ebca90 .functor MUXZ 32, L_0000023994ebda30, L_0000023994e62c40, L_0000023994e574b0, C4<>;
L_0000023994ebcbd0 .concat [ 6 26 0 0], L_0000023994e630a0, L_0000023994e65040;
L_0000023994ebce50 .cmp/eq 32, L_0000023994ebcbd0, L_0000023994e65088;
L_0000023994ebd210 .cmp/eq 6, L_0000023994e642c0, L_0000023994e650d0;
L_0000023994ebd030 .cmp/eq 6, L_0000023994e642c0, L_0000023994e65118;
L_0000023994ebd0d0 .cmp/eq 6, L_0000023994e630a0, L_0000023994e65160;
L_0000023994ebe250 .functor MUXZ 32, L_0000023994e56d40, v0000023994e58050_0, L_0000023994ebd0d0, C4<>;
L_0000023994ebe2f0 .functor MUXZ 32, L_0000023994ebe250, L_0000023994e569c0, L_0000023994e56db0, C4<>;
L_0000023994ebcc70 .part v0000023994e54ef0_0, 0, 8;
S_0000023994df6d80 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_0000023994df6bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000023994ddabf0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000023994e57520 .functor NOT 1, v0000023994deb760_0, C4<0>, C4<0>, C4<0>;
v0000023994deb440_0 .net *"_ivl_0", 0 0, L_0000023994e57520;  1 drivers
v0000023994de9960_0 .net "in1", 31 0, L_0000023994e569c0;  alias, 1 drivers
v0000023994dea180_0 .net "in2", 31 0, L_0000023994ebca90;  alias, 1 drivers
v0000023994deafe0_0 .net "out", 31 0, L_0000023994ebcb30;  alias, 1 drivers
v0000023994dea220_0 .net "s", 0 0, v0000023994deb760_0;  alias, 1 drivers
L_0000023994ebcb30 .functor MUXZ 32, L_0000023994ebca90, L_0000023994e569c0, L_0000023994e57520, C4<>;
S_0000023994da7a90 .scope module, "CU" "controlUnit" 3 67, 6 1 0, S_0000023994df6bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000023994e54020 .param/l "RType" 0 4 9, C4<000000>;
P_0000023994e54058 .param/l "add" 0 4 11, C4<100000>;
P_0000023994e54090 .param/l "addi" 0 4 13, C4<001000>;
P_0000023994e540c8 .param/l "addu" 0 4 11, C4<100001>;
P_0000023994e54100 .param/l "and_" 0 4 11, C4<100100>;
P_0000023994e54138 .param/l "andi" 0 4 13, C4<001100>;
P_0000023994e54170 .param/l "beq" 0 4 13, C4<000100>;
P_0000023994e541a8 .param/l "bne" 0 4 13, C4<000101>;
P_0000023994e541e0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_0000023994e54218 .param/l "j" 0 4 14, C4<000010>;
P_0000023994e54250 .param/l "jal" 0 4 14, C4<000011>;
P_0000023994e54288 .param/l "jr" 0 4 12, C4<001000>;
P_0000023994e542c0 .param/l "lw" 0 4 13, C4<100011>;
P_0000023994e542f8 .param/l "nor_" 0 4 11, C4<100111>;
P_0000023994e54330 .param/l "or_" 0 4 11, C4<100101>;
P_0000023994e54368 .param/l "ori" 0 4 13, C4<001101>;
P_0000023994e543a0 .param/l "sgt" 0 4 12, C4<101011>;
P_0000023994e543d8 .param/l "sll" 0 4 12, C4<000000>;
P_0000023994e54410 .param/l "slt" 0 4 11, C4<101010>;
P_0000023994e54448 .param/l "slti" 0 4 13, C4<101010>;
P_0000023994e54480 .param/l "srl" 0 4 12, C4<000010>;
P_0000023994e544b8 .param/l "sub" 0 4 11, C4<100010>;
P_0000023994e544f0 .param/l "subu" 0 4 11, C4<100011>;
P_0000023994e54528 .param/l "sw" 0 4 13, C4<101011>;
P_0000023994e54560 .param/l "xor_" 0 4 11, C4<100110>;
P_0000023994e54598 .param/l "xori" 0 4 13, C4<001110>;
v0000023994deaa40_0 .var "ALUOp", 3 0;
v0000023994deb760_0 .var "ALUSrc", 0 0;
v0000023994dea900_0 .var "MemReadEn", 0 0;
v0000023994de98c0_0 .var "MemWriteEn", 0 0;
v0000023994dea9a0_0 .var "MemtoReg", 0 0;
v0000023994deab80_0 .var "RegDst", 0 0;
v0000023994deac20_0 .var "RegWriteEn", 0 0;
v0000023994deacc0_0 .net "funct", 5 0, L_0000023994e642c0;  alias, 1 drivers
v0000023994de9dc0_0 .var "hlt", 0 0;
v0000023994de9be0_0 .net "opcode", 5 0, L_0000023994e630a0;  alias, 1 drivers
v0000023994deb080_0 .net "rst", 0 0, v0000023994e63f00_0;  alias, 1 drivers
E_0000023994dda5f0 .event anyedge, v0000023994deb080_0, v0000023994de9be0_0, v0000023994deacc0_0;
S_0000023994da7c20 .scope module, "PCMux" "mux2x1" 3 59, 5 1 0, S_0000023994df6bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000023994ddae30 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000023994e56790 .functor NOT 1, v0000023994e55f30_0, C4<0>, C4<0>, C4<0>;
v0000023994dead60_0 .net *"_ivl_0", 0 0, L_0000023994e56790;  1 drivers
v0000023994deae00_0 .net "in1", 31 0, L_0000023994e64360;  alias, 1 drivers
v0000023994deaea0_0 .net "in2", 31 0, L_0000023994e63c80;  alias, 1 drivers
v0000023994deb4e0_0 .net "out", 31 0, L_0000023994e64180;  alias, 1 drivers
v0000023994deb580_0 .net "s", 0 0, v0000023994e55f30_0;  alias, 1 drivers
L_0000023994e64180 .functor MUXZ 32, L_0000023994e63c80, L_0000023994e64360, L_0000023994e56790, C4<>;
S_0000023994d767a0 .scope module, "RF" "registerFile" 3 73, 7 1 0, S_0000023994df6bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000023994e56d40 .functor BUFZ 32, L_0000023994ebe4d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023994e569c0 .functor BUFZ 32, L_0000023994ebcef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023994e55c10_1 .array/port v0000023994e55c10, 1;
L_0000023994e57210 .functor BUFZ 32, v0000023994e55c10_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023994e55c10_2 .array/port v0000023994e55c10, 2;
L_0000023994e56870 .functor BUFZ 32, v0000023994e55c10_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023994e55c10_3 .array/port v0000023994e55c10, 3;
L_0000023994e57360 .functor BUFZ 32, v0000023994e55c10_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023994e55c10_4 .array/port v0000023994e55c10, 4;
L_0000023994e573d0 .functor BUFZ 32, v0000023994e55c10_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023994e55c10_5 .array/port v0000023994e55c10, 5;
L_0000023994e56aa0 .functor BUFZ 32, v0000023994e55c10_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023994e55c10_6 .array/port v0000023994e55c10, 6;
L_0000023994e57050 .functor BUFZ 32, v0000023994e55c10_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023994deb620_0 .net *"_ivl_0", 31 0, L_0000023994ebe4d0;  1 drivers
v0000023994deb6c0_0 .net *"_ivl_10", 6 0, L_0000023994ebddf0;  1 drivers
L_0000023994e64d28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023994de9a00_0 .net *"_ivl_13", 1 0, L_0000023994e64d28;  1 drivers
v0000023994de9aa0_0 .net *"_ivl_2", 6 0, L_0000023994ebd990;  1 drivers
L_0000023994e64ce0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023994de9b40_0 .net *"_ivl_5", 1 0, L_0000023994e64ce0;  1 drivers
v0000023994de9c80_0 .net *"_ivl_8", 31 0, L_0000023994ebcef0;  1 drivers
v0000023994dbcc00_0 .net "clk", 0 0, L_0000023994e56720;  alias, 1 drivers
v0000023994dbdf60_0 .var/i "i", 31 0;
v0000023994e54e50_0 .net "readData1", 31 0, L_0000023994e56d40;  alias, 1 drivers
v0000023994e55490_0 .net "readData2", 31 0, L_0000023994e569c0;  alias, 1 drivers
v0000023994e55e90_0 .net "readRegister1", 4 0, L_0000023994e63e60;  alias, 1 drivers
v0000023994e54bd0_0 .net "readRegister2", 4 0, L_0000023994e62920;  alias, 1 drivers
v0000023994e55c10 .array "registers", 31 0, 31 0;
v0000023994e55a30_0 .net "regs0", 31 0, L_0000023994e57210;  alias, 1 drivers
v0000023994e546d0_0 .net "regs1", 31 0, L_0000023994e56870;  alias, 1 drivers
v0000023994e55530_0 .net "regs2", 31 0, L_0000023994e57360;  alias, 1 drivers
v0000023994e555d0_0 .net "regs3", 31 0, L_0000023994e573d0;  alias, 1 drivers
v0000023994e55ad0_0 .net "regs4", 31 0, L_0000023994e56aa0;  alias, 1 drivers
v0000023994e549f0_0 .net "regs5", 31 0, L_0000023994e57050;  alias, 1 drivers
v0000023994e561b0_0 .net "rst", 0 0, v0000023994e63f00_0;  alias, 1 drivers
v0000023994e552b0_0 .net "we", 0 0, v0000023994deac20_0;  alias, 1 drivers
v0000023994e54c70_0 .net "writeData", 31 0, L_0000023994ebe110;  alias, 1 drivers
v0000023994e553f0_0 .net "writeRegister", 4 0, L_0000023994ebc810;  alias, 1 drivers
E_0000023994dda870/0 .event negedge, v0000023994deb080_0;
E_0000023994dda870/1 .event posedge, v0000023994dbcc00_0;
E_0000023994dda870 .event/or E_0000023994dda870/0, E_0000023994dda870/1;
L_0000023994ebe4d0 .array/port v0000023994e55c10, L_0000023994ebd990;
L_0000023994ebd990 .concat [ 5 2 0 0], L_0000023994e63e60, L_0000023994e64ce0;
L_0000023994ebcef0 .array/port v0000023994e55c10, L_0000023994ebddf0;
L_0000023994ebddf0 .concat [ 5 2 0 0], L_0000023994e62920, L_0000023994e64d28;
S_0000023994d76930 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 7 29, 7 29 0, S_0000023994d767a0;
 .timescale 0 0;
v0000023994deb1c0_0 .var/i "i", 31 0;
S_0000023994d903d0 .scope module, "RFMux" "mux2x1" 3 71, 5 1 0, S_0000023994df6bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000023994ddac30 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000023994e57130 .functor NOT 1, v0000023994deab80_0, C4<0>, C4<0>, C4<0>;
v0000023994e55cb0_0 .net *"_ivl_0", 0 0, L_0000023994e57130;  1 drivers
v0000023994e56430_0 .net "in1", 4 0, L_0000023994e62920;  alias, 1 drivers
v0000023994e562f0_0 .net "in2", 4 0, L_0000023994e644a0;  alias, 1 drivers
v0000023994e54a90_0 .net "out", 4 0, L_0000023994ebc810;  alias, 1 drivers
v0000023994e56110_0 .net "s", 0 0, v0000023994deab80_0;  alias, 1 drivers
L_0000023994ebc810 .functor MUXZ 5, L_0000023994e644a0, L_0000023994e62920, L_0000023994e57130, C4<>;
S_0000023994d90560 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_0000023994df6bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000023994ddaf30 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000023994e56e20 .functor NOT 1, v0000023994dea9a0_0, C4<0>, C4<0>, C4<0>;
v0000023994e558f0_0 .net *"_ivl_0", 0 0, L_0000023994e56e20;  1 drivers
v0000023994e55b70_0 .net "in1", 31 0, v0000023994e54ef0_0;  alias, 1 drivers
v0000023994e564d0_0 .net "in2", 31 0, v0000023994e56070_0;  alias, 1 drivers
v0000023994e54b30_0 .net "out", 31 0, L_0000023994ebe110;  alias, 1 drivers
v0000023994e55990_0 .net "s", 0 0, v0000023994dea9a0_0;  alias, 1 drivers
L_0000023994ebe110 .functor MUXZ 32, v0000023994e56070_0, v0000023994e54ef0_0, L_0000023994e56e20, C4<>;
S_0000023994d74250 .scope module, "alu" "ALU" 3 88, 8 1 0, S_0000023994df6bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000023994d743e0 .param/l "ADD" 0 8 12, C4<0000>;
P_0000023994d74418 .param/l "AND" 0 8 12, C4<0010>;
P_0000023994d74450 .param/l "NOR" 0 8 12, C4<0101>;
P_0000023994d74488 .param/l "OR" 0 8 12, C4<0011>;
P_0000023994d744c0 .param/l "SGT" 0 8 12, C4<0111>;
P_0000023994d744f8 .param/l "SLL" 0 8 12, C4<1000>;
P_0000023994d74530 .param/l "SLT" 0 8 12, C4<0110>;
P_0000023994d74568 .param/l "SRL" 0 8 12, C4<1001>;
P_0000023994d745a0 .param/l "SUB" 0 8 12, C4<0001>;
P_0000023994d745d8 .param/l "XOR" 0 8 12, C4<0100>;
P_0000023994d74610 .param/l "data_width" 0 8 3, +C4<00000000000000000000000000100000>;
P_0000023994d74648 .param/l "sel_width" 0 8 4, +C4<00000000000000000000000000000100>;
L_0000023994e651a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023994e55d50_0 .net/2u *"_ivl_0", 31 0, L_0000023994e651a8;  1 drivers
v0000023994e54630_0 .net "opSel", 3 0, v0000023994deaa40_0;  alias, 1 drivers
v0000023994e56250_0 .net "operand1", 31 0, L_0000023994ebe2f0;  alias, 1 drivers
v0000023994e54db0_0 .net "operand2", 31 0, L_0000023994ebcb30;  alias, 1 drivers
v0000023994e54ef0_0 .var "result", 31 0;
v0000023994e55df0_0 .net "zero", 0 0, L_0000023994ebd5d0;  alias, 1 drivers
E_0000023994ddaf70 .event anyedge, v0000023994deaa40_0, v0000023994e56250_0, v0000023994deafe0_0;
L_0000023994ebd5d0 .cmp/eq 32, v0000023994e54ef0_0, L_0000023994e651a8;
S_0000023994d5e860 .scope module, "branchcontroller" "BranchController" 3 53, 9 1 0, S_0000023994df6bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000023994e0df30 .param/l "RType" 0 4 9, C4<000000>;
P_0000023994e0df68 .param/l "add" 0 4 11, C4<100000>;
P_0000023994e0dfa0 .param/l "addi" 0 4 13, C4<001000>;
P_0000023994e0dfd8 .param/l "addu" 0 4 11, C4<100001>;
P_0000023994e0e010 .param/l "and_" 0 4 11, C4<100100>;
P_0000023994e0e048 .param/l "andi" 0 4 13, C4<001100>;
P_0000023994e0e080 .param/l "beq" 0 4 13, C4<000100>;
P_0000023994e0e0b8 .param/l "bne" 0 4 13, C4<000101>;
P_0000023994e0e0f0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_0000023994e0e128 .param/l "j" 0 4 14, C4<000010>;
P_0000023994e0e160 .param/l "jal" 0 4 14, C4<000011>;
P_0000023994e0e198 .param/l "jr" 0 4 12, C4<001000>;
P_0000023994e0e1d0 .param/l "lw" 0 4 13, C4<100011>;
P_0000023994e0e208 .param/l "nor_" 0 4 11, C4<100111>;
P_0000023994e0e240 .param/l "or_" 0 4 11, C4<100101>;
P_0000023994e0e278 .param/l "ori" 0 4 13, C4<001101>;
P_0000023994e0e2b0 .param/l "sgt" 0 4 12, C4<101011>;
P_0000023994e0e2e8 .param/l "sll" 0 4 12, C4<000000>;
P_0000023994e0e320 .param/l "slt" 0 4 11, C4<101010>;
P_0000023994e0e358 .param/l "slti" 0 4 13, C4<101010>;
P_0000023994e0e390 .param/l "srl" 0 4 12, C4<000010>;
P_0000023994e0e3c8 .param/l "sub" 0 4 11, C4<100010>;
P_0000023994e0e400 .param/l "subu" 0 4 11, C4<100011>;
P_0000023994e0e438 .param/l "sw" 0 4 13, C4<101011>;
P_0000023994e0e470 .param/l "xor_" 0 4 11, C4<100110>;
P_0000023994e0e4a8 .param/l "xori" 0 4 13, C4<001110>;
v0000023994e55f30_0 .var "PCsrc", 0 0;
v0000023994e54f90_0 .net "funct", 5 0, L_0000023994e642c0;  alias, 1 drivers
v0000023994e54810_0 .net "opcode", 5 0, L_0000023994e630a0;  alias, 1 drivers
v0000023994e55030_0 .net "operand1", 31 0, L_0000023994e56d40;  alias, 1 drivers
v0000023994e548b0_0 .net "operand2", 31 0, L_0000023994ebcb30;  alias, 1 drivers
v0000023994e55670_0 .net "rst", 0 0, v0000023994e63f00_0;  alias, 1 drivers
E_0000023994ddb070/0 .event anyedge, v0000023994deb080_0, v0000023994de9be0_0, v0000023994e54e50_0, v0000023994deafe0_0;
E_0000023994ddb070/1 .event anyedge, v0000023994deacc0_0;
E_0000023994ddb070 .event/or E_0000023994ddb070/0, E_0000023994ddb070/1;
S_0000023994d5e9f0 .scope module, "dataMemory" "DM" 3 92, 10 2 0, S_0000023994df6bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000023994e550d0_0 .net "address", 7 0, L_0000023994ebcc70;  1 drivers
v0000023994e54d10_0 .net "clock", 0 0, L_0000023994e56720;  alias, 1 drivers
v0000023994e56390_0 .net "data", 31 0, L_0000023994e569c0;  alias, 1 drivers
v0000023994e54950 .array "data_mem", 0 1023, 31 0;
v0000023994e55fd0_0 .var/i "i", 31 0;
v0000023994e56070_0 .var "q", 31 0;
v0000023994e55170_0 .net "rden", 0 0, v0000023994dea900_0;  alias, 1 drivers
v0000023994e557b0_0 .net "wren", 0 0, v0000023994de98c0_0;  alias, 1 drivers
E_0000023994ddb770 .event negedge, v0000023994dbcc00_0;
S_0000023994d569d0 .scope module, "instructionMemory" "IM" 3 63, 11 2 0, S_0000023994df6bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_0000023994e56a30 .functor BUFZ 32, L_0000023994e64220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023994e55210 .array "InstMem", 0 1023, 31 0;
v0000023994e55350_0 .net *"_ivl_0", 31 0, L_0000023994e64220;  1 drivers
v0000023994e55710_0 .net *"_ivl_3", 9 0, L_0000023994e64400;  1 drivers
v0000023994e54770_0 .net *"_ivl_4", 11 0, L_0000023994ebdfd0;  1 drivers
L_0000023994e64c50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023994e55850_0 .net *"_ivl_7", 1 0, L_0000023994e64c50;  1 drivers
v0000023994e589b0_0 .net "address", 31 0, v0000023994e58050_0;  alias, 1 drivers
v0000023994e58190_0 .net "q", 31 0, L_0000023994e56a30;  alias, 1 drivers
L_0000023994e64220 .array/port v0000023994e55210, L_0000023994ebdfd0;
L_0000023994e64400 .part v0000023994e58050_0, 0, 10;
L_0000023994ebdfd0 .concat [ 10 2 0 0], L_0000023994e64400, L_0000023994e64c50;
S_0000023994d56b60 .scope module, "pc" "programCounter" 3 60, 12 1 0, S_0000023994df6bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000023994ddb030 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000023994e58410_0 .net "PCin", 31 0, L_0000023994e64180;  alias, 1 drivers
v0000023994e58050_0 .var "PCout", 31 0;
v0000023994e58eb0_0 .net "clk", 0 0, L_0000023994e56720;  alias, 1 drivers
v0000023994e58f50_0 .net "rst", 0 0, v0000023994e63f00_0;  alias, 1 drivers
    .scope S_0000023994d5e860;
T_0 ;
    %wait E_0000023994ddb070;
    %load/vec4 v0000023994e55670_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023994e55f30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023994e54810_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000023994e55030_0;
    %load/vec4 v0000023994e548b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000023994e54810_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v0000023994e55030_0;
    %load/vec4 v0000023994e548b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000023994e54810_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.6;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000023994e54810_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000023994e54810_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000023994e54f90_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.4;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994e55f30_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023994e55f30_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023994d56b60;
T_1 ;
    %wait E_0000023994dda870;
    %load/vec4 v0000023994e58f50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023994e58050_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023994e58410_0;
    %assign/vec4 v0000023994e58050_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023994d569d0;
T_2 ;
    %pushi/vec4 536936548, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 2885746689, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 538968187, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 537067518, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 2890006530, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 2892234656, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 2228256, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 6430754, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 8527906, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 6432803, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 2240545, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 12726306, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 872920694, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 2886139908, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 14893092, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 822673440, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 17387558, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 961282047, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 896270402, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 963444802, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 684096, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 948354, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 2261034, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 4294698, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 17403946, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 19437610, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 38969383, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 41134119, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 538312726, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 2350252036, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 584515584, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 385220610, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 586678262, 0, 32;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 201326630, 0, 32;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 588840961, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 134217768, 0, 32;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 538443800, 0, 32;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55210, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000023994da7a90;
T_3 ;
    %wait E_0000023994dda5f0;
    %load/vec4 v0000023994deb080_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000023994de9dc0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000023994deaa40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023994deb760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023994deac20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023994de98c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023994dea9a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023994dea900_0, 0;
    %assign/vec4 v0000023994deab80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000023994de9dc0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000023994deaa40_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000023994deb760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023994deac20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023994de98c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023994dea9a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023994dea900_0, 0, 1;
    %store/vec4 v0000023994deab80_0, 0, 1;
    %load/vec4 v0000023994de9be0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %jmp T_3.15;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994de9dc0_0, 0;
    %jmp T_3.15;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994deab80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994deac20_0, 0;
    %load/vec4 v0000023994deacc0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.16 ;
    %jmp T_3.30;
T_3.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023994deaa40_0, 0;
    %jmp T_3.30;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023994deaa40_0, 0;
    %jmp T_3.30;
T_3.19 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023994deaa40_0, 0;
    %jmp T_3.30;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023994deaa40_0, 0;
    %jmp T_3.30;
T_3.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023994deaa40_0, 0;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023994deaa40_0, 0;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023994deaa40_0, 0;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000023994deaa40_0, 0;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023994deaa40_0, 0;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000023994deaa40_0, 0;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994deb760_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000023994deaa40_0, 0;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994deb760_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000023994deaa40_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023994deaa40_0, 0;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3.15;
T_3.4 ;
    %jmp T_3.15;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994deac20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994deab80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994deb760_0, 0;
    %jmp T_3.15;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994deac20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023994deab80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994deb760_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023994deaa40_0, 0;
    %jmp T_3.15;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994deac20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994deb760_0, 0;
    %jmp T_3.15;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023994deaa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994deac20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994deb760_0, 0;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023994deaa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994deac20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994deb760_0, 0;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023994deaa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994deac20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994deb760_0, 0;
    %jmp T_3.15;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994dea900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994deac20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994deb760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994dea9a0_0, 0;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994de98c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023994deb760_0, 0;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023994deaa40_0, 0;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000023994d767a0;
T_4 ;
    %wait E_0000023994dda870;
    %fork t_1, S_0000023994d76930;
    %jmp t_0;
    .scope S_0000023994d76930;
t_1 ;
    %load/vec4 v0000023994e561b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023994deb1c0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000023994deb1c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023994deb1c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55c10, 0, 4;
    %load/vec4 v0000023994deb1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023994deb1c0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023994e552b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000023994e54c70_0;
    %load/vec4 v0000023994e553f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55c10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e55c10, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000023994d767a0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023994d767a0;
T_5 ;
    %delay 2004, 0;
    %vpi_call 7 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023994dbdf60_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000023994dbdf60_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v0000023994dbdf60_0;
    %load/vec4a v0000023994e55c10, 4;
    %ix/getv/s 4, v0000023994dbdf60_0;
    %load/vec4a v0000023994e55c10, 4;
    %vpi_call 7 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v0000023994dbdf60_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0000023994dbdf60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023994dbdf60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000023994d74250;
T_6 ;
    %wait E_0000023994ddaf70;
    %load/vec4 v0000023994e54630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023994e54ef0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000023994e56250_0;
    %load/vec4 v0000023994e54db0_0;
    %add;
    %assign/vec4 v0000023994e54ef0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000023994e56250_0;
    %load/vec4 v0000023994e54db0_0;
    %sub;
    %assign/vec4 v0000023994e54ef0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000023994e56250_0;
    %load/vec4 v0000023994e54db0_0;
    %and;
    %assign/vec4 v0000023994e54ef0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000023994e56250_0;
    %load/vec4 v0000023994e54db0_0;
    %or;
    %assign/vec4 v0000023994e54ef0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000023994e56250_0;
    %load/vec4 v0000023994e54db0_0;
    %xor;
    %assign/vec4 v0000023994e54ef0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000023994e56250_0;
    %load/vec4 v0000023994e54db0_0;
    %or;
    %inv;
    %assign/vec4 v0000023994e54ef0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000023994e56250_0;
    %load/vec4 v0000023994e54db0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000023994e54ef0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000023994e54db0_0;
    %load/vec4 v0000023994e56250_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000023994e54ef0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000023994e56250_0;
    %ix/getv 4, v0000023994e54db0_0;
    %shiftl 4;
    %assign/vec4 v0000023994e54ef0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000023994e56250_0;
    %ix/getv 4, v0000023994e54db0_0;
    %shiftr 4;
    %assign/vec4 v0000023994e54ef0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023994d5e9f0;
T_7 ;
    %wait E_0000023994ddb770;
    %load/vec4 v0000023994e55170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000023994e550d0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000023994e54950, 4;
    %assign/vec4 v0000023994e56070_0, 0;
T_7.0 ;
    %load/vec4 v0000023994e557b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000023994e56390_0;
    %load/vec4 v0000023994e550d0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023994e54950, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000023994d5e9f0;
T_8 ;
    %delay 2004, 0;
    %vpi_call 10 25 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023994e55fd0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000023994e55fd0_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v0000023994e55fd0_0;
    %load/vec4a v0000023994e54950, 4;
    %vpi_call 10 27 "$display", "Mem[%d] = %d", &PV<v0000023994e55fd0_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000023994e55fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023994e55fd0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000023994df6bf0;
T_9 ;
    %wait E_0000023994dda870;
    %load/vec4 v0000023994e61090_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023994e618b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000023994e618b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023994e618b0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000023994df58c0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023994e64540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023994e63f00_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0000023994df58c0;
T_11 ;
    %delay 1, 0;
    %load/vec4 v0000023994e64540_0;
    %inv;
    %assign/vec4 v0000023994e64540_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0000023994df58c0;
T_12 ;
    %vpi_call 2 40 "$dumpfile", "./Program/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023994e63f00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023994e63f00_0, 0, 1;
    %delay 2001, 0;
    %vpi_call 2 47 "$display", "Number of cycles consumed: %d", v0000023994e63460_0 {0 0 0};
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.v";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
