`begin_keywords "1800-2023"
`line 1 "../vsrc/top.sv" 1
module top #(
) (
    input wire clk,
    input wire rst_n,
    output wire [31:0] opt
);
  reg [ 3:0] a;
  reg [31:0] b;
  always @(posedge clk) begin
    if (~rst_n) begin
      a <= 'b0;
    end else if (a[3] != 1'b1) begin
      a <= a + 1'b1;
    end else begin
      a <= a;
    end
  end
 

`line 20 "../vsrc/top.sv" 0
  always @(posedge clk) begin
    if (~rst_n) begin
      b <= 'b0;
    end else if (a[3] == 1'b1) begin
     
      b <= 'b1;
    end
  end
  assign opt = b;

`line 30 "../vsrc/top.sv" 0
  reg r_enable;
  reg [63:0] r_index;
  reg [63:0] r_data;

`line 34 "../vsrc/top.sv" 0
  reg w_enable;
  reg [63:0] w_index;
  reg [63:0] w_data;
  reg [63:0] w_mask;
  reg enable;

`line 40 "../vsrc/top.sv" 0
  MemRWHelper mem (
      .r_enable(r_enable),   
      .r_index (r_index),    
      .r_data  (r_data),     

`line 45 "../vsrc/top.sv" 0
      .w_enable(w_enable),   
      .w_index(w_index),   
      .w_data(w_data),   
      .w_mask(w_mask),   
      .enable(1'b1),   
      .clock(clk)   
  );


`line 54 "../vsrc/top.sv" 0
  always @(posedge clk) begin
    if (~rst_n) begin
      r_enable <= 'b0;
      r_index  <= 'b0;
      w_enable <= 'b0;
      w_index  <= 'b0;
      w_data   <= 'b0;
      w_mask   <= 'b0;
    end

`line 64 "../vsrc/top.sv" 0
  end
endmodule

`line 67 "../vsrc/top.sv" 0
