

================================================================
== Vitis HLS Report for 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1'
================================================================
* Date:           Thu Apr 17 09:53:02 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conv2d_hls
* Solution:       sol1 (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu37p-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_42_1  |      451|      451|         2|          1|          1|   450|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       20|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|       41|    -|
|Register             |        -|     -|       12|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       12|       61|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln42_fu_75_p2                 |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  20|          10|           5|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |HBM0_blk_n_R             |   9|          2|    1|          2|
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_44                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  41|          9|   10|         21|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_44                  |  7|   0|    7|          0|
    |trunc_ln42_reg_104       |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 12|   0|   12|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  conv2d_kernel_Pipeline_VITIS_LOOP_42_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  conv2d_kernel_Pipeline_VITIS_LOOP_42_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  conv2d_kernel_Pipeline_VITIS_LOOP_42_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  conv2d_kernel_Pipeline_VITIS_LOOP_42_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  conv2d_kernel_Pipeline_VITIS_LOOP_42_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  conv2d_kernel_Pipeline_VITIS_LOOP_42_1|  return value|
|m_axi_HBM0_AWVALID   |  out|    1|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_AWREADY   |   in|    1|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_AWADDR    |  out|   64|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_AWID      |  out|    1|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_AWLEN     |  out|   32|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_AWSIZE    |  out|    3|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_AWBURST   |  out|    2|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_AWLOCK    |  out|    2|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_AWCACHE   |  out|    4|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_AWPROT    |  out|    3|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_AWQOS     |  out|    4|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_AWREGION  |  out|    4|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_AWUSER    |  out|    1|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_WVALID    |  out|    1|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_WREADY    |   in|    1|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_WDATA     |  out|   64|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_WSTRB     |  out|    8|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_WLAST     |  out|    1|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_WID       |  out|    1|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_WUSER     |  out|    1|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_ARVALID   |  out|    1|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_ARREADY   |   in|    1|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_ARADDR    |  out|   64|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_ARID      |  out|    1|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_ARLEN     |  out|   32|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_ARSIZE    |  out|    3|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_ARBURST   |  out|    2|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_ARLOCK    |  out|    2|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_ARCACHE   |  out|    4|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_ARPROT    |  out|    3|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_ARQOS     |  out|    4|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_ARREGION  |  out|    4|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_ARUSER    |  out|    1|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_RVALID    |   in|    1|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_RREADY    |  out|    1|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_RDATA     |   in|   64|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_RLAST     |   in|    1|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_RID       |   in|    1|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_RFIFONUM  |   in|    9|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_RUSER     |   in|    1|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_RRESP     |   in|    2|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_BVALID    |   in|    1|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_BREADY    |  out|    1|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_BRESP     |   in|    2|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_BID       |   in|    1|       m_axi|                                    HBM0|       pointer|
|m_axi_HBM0_BUSER     |   in|    1|       m_axi|                                    HBM0|       pointer|
|sext_ln42            |   in|   61|     ap_none|                               sext_ln42|        scalar|
+---------------------+-----+-----+------------+----------------------------------------+--------------+

