Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5018e23b816e44e091c7c2b54e2e6738 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot forwarding_tb_behav xil_defaultlib.forwarding_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.instruction_parser
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.immediate_data_extractor
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.mux_3to1
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.Branch_unit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.RISC_V_Processor_Pipelined
Compiling module xil_defaultlib.forwarding_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot forwarding_tb_behav
