<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1742763261" />
    <testcase name="test_br_cmp_signed" classname="br_cmp_test" file="/home/hylanc/ucsb_ms/verilog_learn/single_cycle_processor/test/br_cmp_test/br_cmp_test.py" lineno="6" time="0.0006730556488037109" sim_time_ns="1.001" ratio_time="1487.2470081473607" />
    <testcase name="test_br_cmp_unsigned" classname="br_cmp_test" file="/home/hylanc/ucsb_ms/verilog_learn/single_cycle_processor/test/br_cmp_test/br_cmp_test.py" lineno="24" time="0.0003371238708496094" sim_time_ns="1.001" ratio_time="2969.2350099009896" />
    <testcase name="test_br_cmp_unsigned_2" classname="br_cmp_test" file="/home/hylanc/ucsb_ms/verilog_learn/single_cycle_processor/test/br_cmp_test/br_cmp_test.py" lineno="42" time="0.00028514862060546875" sim_time_ns="1.0010000000000003" ratio_time="3510.450086956523" />
  </testsuite>
</testsuites>
