# //  ModelSim SE-64 2019.2 Apr 17 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:53:21 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../../src/state_machine_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity state_machine_core
# -- Compiling architecture beh of state_machine_core
# End time: 15:53:21 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:53:22 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 15:53:22 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:53:22 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../../src/angle_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity angle_counter
# -- Compiling architecture beh of angle_counter
# End time: 15:53:22 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:53:22 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../../src/vhdl_servo_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity vhdl_servo_controller
# -- Compiling architecture beh of vhdl_servo_controller
# End time: 15:53:22 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:53:22 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../src/vhdl_servo_controller_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vhdl_servo_controller_tb
# -- Compiling architecture arch of vhdl_servo_controller_tb
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(27): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(43): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(51): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(59): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(67): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 15:53:23 on Feb 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" -msgmode both vhdl_servo_controller_tb 
# Start time: 15:53:23 on Feb 25,2025
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: aja9676  Hostname: GOL-1360-02  ProcessID: 18392
#           Attempting to use alternate WLF file "./wlft8bqyqq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8bqyqq
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "state_machine_core(beh)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vhdl_servo_controller_tb(arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vhdl_servo_controller(beh)#1
# Loading work.angle_counter(beh)#1
# Loading work.generic_counter(beh)#1
# Loading work.state_machine_core(beh)#1
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ns  Iteration: 0  Instance: /vhdl_servo_controller_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /vhdl_servo_controller_tb/dut
# Causality operation skipped due to absence of debug database file
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:55:56 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../../src/state_machine_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity state_machine_core
# -- Compiling architecture beh of state_machine_core
# End time: 15:55:56 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:55:56 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 15:55:57 on Feb 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:55:57 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../../src/angle_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity angle_counter
# -- Compiling architecture beh of angle_counter
# End time: 15:55:57 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:55:57 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../../src/vhdl_servo_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity vhdl_servo_controller
# -- Compiling architecture beh of vhdl_servo_controller
# ** Error: ../../src/vhdl_servo_controller.vhd(107): Enumeration literal '1' is not of type std.STANDARD.BOOLEAN.
# ** Error: ../../src/vhdl_servo_controller.vhd(107): Illegal sequential statement.
# ** Error: ../../src/vhdl_servo_controller.vhd(107): near "=>": (vcom-1576) expecting ';'.
# ** Error (suppressible): ../../src/vhdl_servo_controller.vhd(104): (vcom-1339) Case statement choices cover only 1 out of 9 cases.
# ** Note: ../../src/vhdl_servo_controller.vhd(193): VHDL Compiler exiting
# End time: 15:55:57 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/Software/ModelSim/win64/vcom failed.
# Error in macro ./sim.do line 5
# C:/Software/ModelSim/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/vhdl_servo_controller.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:56:12 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../../src/state_machine_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity state_machine_core
# -- Compiling architecture beh of state_machine_core
# End time: 15:56:12 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:56:12 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 15:56:13 on Feb 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:56:13 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../../src/angle_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity angle_counter
# -- Compiling architecture beh of angle_counter
# End time: 15:56:13 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:56:13 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../../src/vhdl_servo_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity vhdl_servo_controller
# -- Compiling architecture beh of vhdl_servo_controller
# ** Warning: ../../src/vhdl_servo_controller.vhd(106): (vcom-1272) Length of expected is 32; length of actual is 28.
# End time: 15:56:13 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:56:13 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../src/vhdl_servo_controller_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vhdl_servo_controller_tb
# -- Compiling architecture arch of vhdl_servo_controller_tb
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(27): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(43): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(51): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(59): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(67): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 15:56:13 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# End time: 15:56:14 on Feb 25,2025, Elapsed time: 0:02:51
# Errors: 45, Warnings: 10
# vsim -voptargs="+acc" -msgmode both vhdl_servo_controller_tb 
# Start time: 15:56:14 on Feb 25,2025
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: aja9676  Hostname: GOL-1360-02  ProcessID: 18392
#           Attempting to use alternate WLF file "./wlftbn67cj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbn67cj
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vhdl_servo_controller_tb(arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vhdl_servo_controller(beh)#1
# Loading work.angle_counter(beh)#1
# Loading work.generic_counter(beh)#1
# Loading work.state_machine_core(beh)#1
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ns  Iteration: 0  Instance: /vhdl_servo_controller_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /vhdl_servo_controller_tb/dut
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 28 (31 downto 4).
#    Time: 10650 ns  Iteration: 1  Process: /vhdl_servo_controller_tb/dut/addr_mux File: ../../src/vhdl_servo_controller.vhd
# Fatal error in Process addr_mux at ../../src/vhdl_servo_controller.vhd line 106
# 
# HDL call sequence:
# Stopped at ../../src/vhdl_servo_controller.vhd 106 Process addr_mux
# 
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:56:40 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../../src/state_machine_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity state_machine_core
# -- Compiling architecture beh of state_machine_core
# End time: 15:56:40 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:56:40 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 15:56:41 on Feb 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:56:41 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../../src/angle_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity angle_counter
# -- Compiling architecture beh of angle_counter
# End time: 15:56:41 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:56:41 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../../src/vhdl_servo_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity vhdl_servo_controller
# -- Compiling architecture beh of vhdl_servo_controller
# End time: 15:56:41 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:56:41 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../src/vhdl_servo_controller_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vhdl_servo_controller_tb
# -- Compiling architecture arch of vhdl_servo_controller_tb
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(27): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(43): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(51): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(59): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(67): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 15:56:41 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# End time: 15:56:42 on Feb 25,2025, Elapsed time: 0:00:28
# Errors: 2, Warnings: 8
# vsim -voptargs="+acc" -msgmode both vhdl_servo_controller_tb 
# Start time: 15:56:42 on Feb 25,2025
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: aja9676  Hostname: GOL-1360-02  ProcessID: 18392
#           Attempting to use alternate WLF file "./wlftr23m8g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr23m8g
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vhdl_servo_controller_tb(arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vhdl_servo_controller(beh)#1
# Loading work.angle_counter(beh)#1
# Loading work.generic_counter(beh)#1
# Loading work.state_machine_core(beh)#1
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ns  Iteration: 0  Instance: /vhdl_servo_controller_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /vhdl_servo_controller_tb/dut
# ** Note: ****************** sequential testbench stop ****************
#    Time: 29741 ns  Iteration: 0  Instance: /vhdl_servo_controller_tb
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:03:41 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../../src/state_machine_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity state_machine_core
# -- Compiling architecture beh of state_machine_core
# End time: 16:03:41 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:03:41 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 16:03:42 on Feb 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:03:42 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../../src/angle_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity angle_counter
# -- Compiling architecture beh of angle_counter
# End time: 16:03:42 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:03:42 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../../src/vhdl_servo_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity vhdl_servo_controller
# -- Compiling architecture beh of vhdl_servo_controller
# End time: 16:03:42 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:03:42 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../src/vhdl_servo_controller_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vhdl_servo_controller_tb
# -- Compiling architecture arch of vhdl_servo_controller_tb
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(27): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(43): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(51): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(59): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(67): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 16:03:42 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# End time: 16:03:43 on Feb 25,2025, Elapsed time: 0:07:01
# Errors: 2, Warnings: 8
# vsim -voptargs="+acc" -msgmode both vhdl_servo_controller_tb 
# Start time: 16:03:43 on Feb 25,2025
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: aja9676  Hostname: GOL-1360-02  ProcessID: 18392
#           Attempting to use alternate WLF file "./wlft1ty3sn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1ty3sn
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vhdl_servo_controller_tb(arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vhdl_servo_controller(beh)#1
# Loading work.angle_counter(beh)#1
# Loading work.generic_counter(beh)#1
# Loading work.state_machine_core(beh)#1
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ns  Iteration: 0  Instance: /vhdl_servo_controller_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /vhdl_servo_controller_tb/dut
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:03:56 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../../src/state_machine_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity state_machine_core
# -- Compiling architecture beh of state_machine_core
# End time: 16:03:57 on Feb 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:03:57 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_counter
# -- Compiling architecture beh of generic_counter
# End time: 16:03:57 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:03:57 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../../src/angle_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity angle_counter
# -- Compiling architecture beh of angle_counter
# End time: 16:03:57 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:03:57 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../../src/vhdl_servo_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity vhdl_servo_controller
# -- Compiling architecture beh of vhdl_servo_controller
# End time: 16:03:58 on Feb 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:03:58 on Feb 25,2025
# vcom -reportprogress 300 -93 -work work ../src/vhdl_servo_controller_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity vhdl_servo_controller_tb
# -- Compiling architecture arch of vhdl_servo_controller_tb
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(27): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(43): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(51): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(59): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: ../src/vhdl_servo_controller_tb.vhd(67): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 16:03:58 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# End time: 16:03:59 on Feb 25,2025, Elapsed time: 0:00:16
# Errors: 0, Warnings: 8
# vsim -voptargs="+acc" -msgmode both vhdl_servo_controller_tb 
# Start time: 16:03:59 on Feb 25,2025
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: aja9676  Hostname: GOL-1360-02  ProcessID: 18392
#           Attempting to use alternate WLF file "./wlft8xixm8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8xixm8
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vhdl_servo_controller_tb(arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vhdl_servo_controller(beh)#1
# Loading work.angle_counter(beh)#1
# Loading work.generic_counter(beh)#1
# Loading work.state_machine_core(beh)#1
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ns  Iteration: 0  Instance: /vhdl_servo_controller_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /vhdl_servo_controller_tb/dut
# ** Note: ****************** sequential testbench stop ****************
#    Time: 29741 ns  Iteration: 0  Instance: /vhdl_servo_controller_tb
