Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: VGA_Oscillator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGA_Oscillator.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGA_Oscillator"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : VGA_Oscillator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Study\PLIS\CommandCalculator\Project\VGA_Oscillator.vf" into library work
Parsing module <VGA_Oscillator>.
Parsing VHDL file "D:\Study\PLIS\CommandCalculator\Project\V_Synch.vhd" into library work
Parsing entity <V_Synch>.
Parsing architecture <Behavioral> of entity <v_synch>.
Parsing VHDL file "D:\Study\PLIS\CommandCalculator\Project\H_Synch.vhd" into library work
Parsing entity <H_Synch>.
Parsing architecture <Behavioral> of entity <h_synch>.
Parsing VHDL file "D:\Study\PLIS\CommandCalculator\Project\Divider_25MHz.vhd" into library work
Parsing entity <Divider_25MHz>.
Parsing architecture <Behavioral> of entity <divider_25mhz>.
Parsing VHDL file "D:\Study\PLIS\CommandCalculator\Project\const_COLOR.vhd" into library work
Parsing entity <const_COLOR>.
Parsing architecture <Behavioral> of entity <const_color>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <VGA_Oscillator>.
Going to vhdl side to elaborate module Divider_25MHz

Elaborating entity <Divider_25MHz> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module H_Synch

Elaborating entity <H_Synch> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module const_COLOR

Elaborating entity <const_COLOR> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module V_Synch

Elaborating entity <V_Synch> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <BUF>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <VGA_Oscillator>.
    Related source file is "D:\Study\PLIS\CommandCalculator\Project\VGA_Oscillator.vf".
INFO:Xst:3210 - "D:\Study\PLIS\CommandCalculator\Project\VGA_Oscillator.vf" line 43: Output port <Q> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Study\PLIS\CommandCalculator\Project\VGA_Oscillator.vf" line 47: Output port <Q> of the instance <XLXI_4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <VGA_Oscillator> synthesized.

Synthesizing Unit <Divider_25MHz>.
    Related source file is "D:\Study\PLIS\CommandCalculator\Project\Divider_25MHz.vhd".
    Found 1-bit register for signal <sig>.
    Found 32-bit register for signal <counter>.
    Found 32-bit adder for signal <counter[31]_GND_4_o_add_1_OUT> created at line 21.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <Divider_25MHz> synthesized.

Synthesizing Unit <H_Synch>.
    Related source file is "D:\Study\PLIS\CommandCalculator\Project\H_Synch.vhd".
    Found 1-bit register for signal <sig>.
    Found 10-bit register for signal <sigQ>.
    Found 10-bit adder for signal <sigQ[9]_GND_7_o_add_0_OUT> created at line 20.
    Found 10-bit comparator greater for signal <sigQ[9]_GND_7_o_LessThan_2_o> created at line 21
    Found 10-bit comparator greater for signal <sigQ[9]_PWR_7_o_LessThan_3_o> created at line 23
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <H_Synch> synthesized.

Synthesizing Unit <const_COLOR>.
    Related source file is "D:\Study\PLIS\CommandCalculator\Project\const_COLOR.vhd".
    Summary:
	no macro.
Unit <const_COLOR> synthesized.

Synthesizing Unit <V_Synch>.
    Related source file is "D:\Study\PLIS\CommandCalculator\Project\V_Synch.vhd".
    Found 1-bit register for signal <sig>.
    Found 10-bit register for signal <sigQ>.
    Found 10-bit adder for signal <sigQ[9]_GND_9_o_add_0_OUT> created at line 20.
    Found 10-bit comparator greater for signal <sigQ[9]_GND_9_o_LessThan_2_o> created at line 21
    Found 10-bit comparator greater for signal <sigQ[9]_PWR_9_o_LessThan_3_o> created at line 23
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <V_Synch> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 2
 32-bit adder                                          : 1
# Registers                                            : 6
 1-bit register                                        : 3
 10-bit register                                       : 2
 32-bit register                                       : 1
# Comparators                                          : 4
 10-bit comparator greater                             : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Divider_25MHz>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Divider_25MHz> synthesized (advanced).

Synthesizing (advanced) Unit <H_Synch>.
The following registers are absorbed into counter <sigQ>: 1 register on signal <sigQ>.
Unit <H_Synch> synthesized (advanced).

Synthesizing (advanced) Unit <V_Synch>.
The following registers are absorbed into counter <sigQ>: 1 register on signal <sigQ>.
Unit <V_Synch> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 10-bit up counter                                     : 2
 32-bit up counter                                     : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 4
 10-bit comparator greater                             : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <VGA_Oscillator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VGA_Oscillator, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 55
 Flip-Flops                                            : 55

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : VGA_Oscillator.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 206
#      BUF                         : 2
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 49
#      LUT2                        : 34
#      LUT4                        : 1
#      LUT5                        : 3
#      LUT6                        : 11
#      MUXCY                       : 49
#      VCC                         : 1
#      XORCY                       : 52
# FlipFlops/Latches                : 55
#      FD                          : 35
#      FDR                         : 20
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              55  out of  18224     0%  
 Number of Slice LUTs:                  101  out of   9112     1%  
    Number used as Logic:               101  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    101
   Number with an unused Flip Flop:      46  out of    101    45%  
   Number with an unused LUT:             0  out of    101     0%  
   Number of fully used LUT-FF pairs:    55  out of    101    54%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_1/sig                         | NONE(XLXI_2/sig)       | 11    |
XLXI_2/sig                         | NONE(XLXI_4/sigQ_1)    | 11    |
CLK_100MHz                         | IBUF+BUFG              | 33    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.130ns (Maximum Frequency: 242.113MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.097ns
   Maximum combinational path delay: 5.519ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/sig'
  Clock period: 3.753ns (frequency: 266.422MHz)
  Total number of paths / destination ports: 175 / 22
-------------------------------------------------------------------------
Delay:               3.753ns (Levels of Logic = 2)
  Source:            XLXI_2/sigQ_2 (FF)
  Destination:       XLXI_2/sigQ_0 (FF)
  Source Clock:      XLXI_1/sig rising
  Destination Clock: XLXI_1/sig rising

  Data Path: XLXI_2/sigQ_2 to XLXI_2/sigQ_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.961  XLXI_2/sigQ_2 (XLXI_2/sigQ_2)
     LUT5:I0->O            3   0.203   0.651  XLXI_2/sigQ[9]_GND_7_o_LessThan_2_o21 (XLXI_2/sigQ[9]_GND_7_o_LessThan_2_o2)
     LUT6:I5->O           10   0.205   0.856  XLXI_2/_n00191 (XLXI_2/_n0019)
     FDR:R                     0.430          XLXI_2/sigQ_0
    ----------------------------------------
    Total                      3.753ns (1.285ns logic, 2.468ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/sig'
  Clock period: 3.746ns (frequency: 266.934MHz)
  Total number of paths / destination ports: 155 / 20
-------------------------------------------------------------------------
Delay:               3.746ns (Levels of Logic = 2)
  Source:            XLXI_4/sigQ_6 (FF)
  Destination:       XLXI_4/sigQ_1 (FF)
  Source Clock:      XLXI_2/sig rising
  Destination Clock: XLXI_2/sig rising

  Data Path: XLXI_4/sigQ_6 to XLXI_4/sigQ_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  XLXI_4/sigQ_6 (XLXI_4/sigQ_6)
     LUT6:I0->O            3   0.203   0.651  XLXI_4/sigQ[9]_GND_9_o_LessThan_2_o111 (XLXI_4/sigQ[9]_GND_9_o_LessThan_2_o11)
     LUT4:I3->O            9   0.205   0.829  XLXI_4/_n00191 (XLXI_4/_n0019)
     FDR:R                     0.430          XLXI_4/sigQ_1
    ----------------------------------------
    Total                      3.746ns (1.285ns logic, 2.461ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_100MHz'
  Clock period: 4.130ns (frequency: 242.113MHz)
  Total number of paths / destination ports: 1585 / 33
-------------------------------------------------------------------------
Delay:               4.130ns (Levels of Logic = 3)
  Source:            XLXI_1/counter_25 (FF)
  Destination:       XLXI_1/sig (FF)
  Source Clock:      CLK_100MHz rising
  Destination Clock: CLK_100MHz rising

  Data Path: XLXI_1/counter_25 to XLXI_1/sig
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  XLXI_1/counter_25 (XLXI_1/counter_25)
     LUT6:I0->O            2   0.203   0.961  XLXI_1/GND_4_o_counter[31]_equal_1_o<31>5 (XLXI_1/GND_4_o_counter[31]_equal_1_o<31>4)
     LUT6:I1->O           17   0.203   1.028  XLXI_1/GND_4_o_counter[31]_equal_1_o<31>7 (XLXI_1/GND_4_o_counter[31]_equal_1_o)
     LUT2:I1->O            1   0.205   0.000  XLXI_1/counter_0_rstpot (XLXI_1/counter_0_rstpot)
     FD:D                      0.102          XLXI_1/counter_0
    ----------------------------------------
    Total                      4.130ns (1.160ns logic, 2.970ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_100MHz'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.097ns (Levels of Logic = 2)
  Source:            XLXI_1/sig (FF)
  Destination:       CLK2 (PAD)
  Source Clock:      CLK_100MHz rising

  Data Path: XLXI_1/sig to CLK2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.447   0.932  XLXI_1/sig (XLXI_1/sig)
     BUF:I->O              1   0.568   0.579  XLXI_6 (CLK2_OBUF)
     OBUF:I->O                 2.571          CLK2_OBUF (CLK2)
    ----------------------------------------
    Total                      5.097ns (3.586ns logic, 1.511ns route)
                                       (70.4% logic, 29.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/sig'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.926ns (Levels of Logic = 1)
  Source:            XLXI_2/sig (FF)
  Destination:       Horizontal (PAD)
  Source Clock:      XLXI_1/sig rising

  Data Path: XLXI_2/sig to Horizontal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.447   0.908  XLXI_2/sig (XLXI_2/sig)
     OBUF:I->O                 2.571          Horizontal_OBUF (Horizontal)
    ----------------------------------------
    Total                      3.926ns (3.018ns logic, 0.908ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/sig'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            XLXI_4/sig (FF)
  Destination:       Vertical (PAD)
  Source Clock:      XLXI_2/sig rising

  Data Path: XLXI_4/sig to Vertical
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_4/sig (XLXI_4/sig)
     OBUF:I->O                 2.571          Vertical_OBUF (Vertical)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.519ns (Levels of Logic = 3)
  Source:            CLK_100MHz (PAD)
  Destination:       CLK1 (PAD)

  Data Path: CLK_100MHz to CLK1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  CLK_100MHz_IBUF (CLK_100MHz_IBUF)
     BUF:I->O              1   0.568   0.579  XLXI_5 (CLK1_OBUF)
     OBUF:I->O                 2.571          CLK1_OBUF (CLK1)
    ----------------------------------------
    Total                      5.519ns (4.361ns logic, 1.158ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100MHz     |    4.130|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/sig
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/sig     |    3.753|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/sig
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_2/sig     |    3.746|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.78 secs
 
--> 

Total memory usage is 4500996 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

