//
// Generated by LLVM NVPTX Back-End
//

.version 8.3
.target sm_86
.address_size 64

	// .globl	triton_
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};

.visible .entry triton_(
	.param .u64 triton__param_0,
	.param .u64 triton__param_1,
	.param .u64 triton__param_2,
	.param .u64 triton__param_3,
	.param .u64 triton__param_4,
	.param .u64 triton__param_5,
	.param .u32 triton__param_6,
	.param .u32 triton__param_7
)
.maxntid 128, 1, 1
{
	.reg .pred 	%p<43>;
	.reg .b32 	%r<192>;
	.reg .f32 	%f<73>;
	.reg .b64 	%rd<63>;
	.loc	1 18 0
$L__func_begin0:
	.loc	1 18 0

	ld.param.u64 	%rd39, [triton__param_0];
	ld.param.u64 	%rd40, [triton__param_1];
$L__tmp0:
	.loc	1 20 29
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	ld.param.u64 	%rd41, [triton__param_2];
	.loc	1 20 48
	// begin inline asm
	mov.u32 %r2, %ctaid.z;
	// end inline asm
	ld.param.u64 	%rd42, [triton__param_3];
	.loc	1 20 69
	// begin inline asm
	mov.u32 %r3, %nctaid.y;
	// end inline asm
	ld.param.u64 	%rd43, [triton__param_4];
	.loc	1 20 34
	mad.lo.s32 	%r77, %r3, %r2, %r1;
	ld.param.u64 	%rd44, [triton__param_5];
	.loc	1 20 75
	shl.b32 	%r78, %r77, 4;
	ld.param.u32 	%r79, [triton__param_6];
	.loc	1 21 44
	mov.u32 	%r80, %tid.x;
	and.b32  	%r81, %r80, 31;
	shl.b32 	%r82, %r80, 2;
	and.b32  	%r83, %r82, 12;
	bfe.u32 	%r84, %r80, 5, 2;
	.loc	1 21 23
	or.b32  	%r85, %r78, %r83;
	or.b32  	%r86, %r78, %r84;
	or.b32  	%r87, %r86, 4;
	or.b32  	%r88, %r86, 8;
	or.b32  	%r89, %r86, 12;
	.loc	1 22 21
	setp.lt.s32 	%p39, %r85, %r79;
	setp.lt.s32 	%p19, %r86, %r79;
	setp.lt.s32 	%p21, %r87, %r79;
	setp.lt.s32 	%p23, %r88, %r79;
	setp.lt.s32 	%p25, %r89, %r79;
	.loc	1 23 28
	// begin inline asm
	mov.u32 %r4, %ctaid.x;
	// end inline asm
	.loc	1 23 33
	shl.b32 	%r90, %r4, 6;
	.loc	1 24 44
	bfe.u32 	%r91, %r80, 2, 5;
	shl.b32 	%r92, %r80, 1;
	and.b32  	%r93, %r92, 62;
	.loc	1 24 23
	or.b32  	%r94, %r91, %r90;
	or.b32  	%r95, %r94, 32;
	or.b32  	%r96, %r90, %r93;
	.loc	1 25 21
	setp.lt.s32 	%p40, %r94, 50;
	setp.lt.s32 	%p41, %r95, 50;
	setp.lt.s32 	%p42, %r96, 50;
	.loc	1 27 20
	shr.s32 	%r98, %r85, 31;
	shr.u32 	%r99, %r98, 25;
	add.s32 	%r100, %r85, %r99;
	shr.s32 	%r101, %r100, 7;
	bfe.s32 	%r102, %r77, 27, 1;
	shr.u32 	%r103, %r102, 25;
	add.s32 	%r104, %r86, %r103;
	shr.s32 	%r105, %r104, 7;
	add.s32 	%r106, %r87, %r103;
	shr.s32 	%r107, %r106, 7;
	add.s32 	%r108, %r88, %r103;
	shr.s32 	%r109, %r108, 7;
	add.s32 	%r110, %r89, %r103;
	shr.s32 	%r111, %r110, 7;
	and.b32  	%r112, %r100, -128;
	sub.s32 	%r113, %r85, %r112;
	.loc	1 29 20
	shr.s32 	%r115, %r86, 31;
	shr.u32 	%r116, %r115, 28;
	add.s32 	%r117, %r86, %r116;
	shr.s32 	%r118, %r117, 4;
	shr.s32 	%r120, %r87, 31;
	shr.u32 	%r121, %r120, 28;
	add.s32 	%r122, %r87, %r121;
	shr.s32 	%r123, %r122, 4;
	shr.s32 	%r125, %r88, 31;
	shr.u32 	%r126, %r125, 28;
	add.s32 	%r127, %r88, %r126;
	shr.s32 	%r128, %r127, 4;
	shr.s32 	%r130, %r89, 31;
	shr.u32 	%r131, %r130, 28;
	add.s32 	%r132, %r89, %r131;
	shr.s32 	%r133, %r132, 4;
	.loc	1 29 26
	shr.u32 	%r134, %r118, 29;
	add.s32 	%r135, %r118, %r134;
	and.b32  	%r136, %r135, -8;
	sub.s32 	%r137, %r118, %r136;
	shr.u32 	%r138, %r123, 29;
	add.s32 	%r139, %r123, %r138;
	and.b32  	%r140, %r139, -8;
	sub.s32 	%r141, %r123, %r140;
	shr.u32 	%r142, %r128, 29;
	add.s32 	%r143, %r128, %r142;
	and.b32  	%r144, %r143, -8;
	sub.s32 	%r145, %r128, %r144;
	shr.u32 	%r146, %r133, 29;
	add.s32 	%r147, %r133, %r146;
	and.b32  	%r148, %r147, -8;
	sub.s32 	%r149, %r133, %r148;
	and.b32  	%r150, %r117, -16;
	sub.s32 	%r151, %r86, %r150;
	and.b32  	%r152, %r122, -16;
	sub.s32 	%r153, %r87, %r152;
	and.b32  	%r154, %r127, -16;
	sub.s32 	%r155, %r88, %r154;
	and.b32  	%r156, %r132, -16;
	sub.s32 	%r157, %r89, %r156;
	.loc	1 32 40
	shl.b32 	%r158, %r94, 7;
	shl.b32 	%r159, %r95, 7;
	.loc	1 32 36
	mad.lo.s32 	%r160, %r101, 6400, %r113;
	.loc	1 32 47
	add.s32 	%r161, %r160, %r158;
	add.s32 	%r162, %r160, %r159;
	.loc	1 32 30
	mul.wide.s32 	%rd45, %r161, 4;
	add.s64 	%rd1, %rd39, %rd45;
	mul.wide.s32 	%rd46, %r162, 4;
	add.s64 	%rd2, %rd39, %rd46;
	.loc	1 32 66
	and.pred  	%p1, %p40, %p39;
	and.pred  	%p2, %p41, %p39;
	and.pred  	%p3, %p42, %p19;
	and.pred  	%p5, %p21, %p42;
	and.pred  	%p7, %p23, %p42;
	and.pred  	%p9, %p25, %p42;
	.loc	1 32 58
	// begin inline asm
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r5, %r6, %r7, %r8 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	@%p2 ld.global.L1::evict_last.v4.b32 { %r9, %r10, %r11, %r12 }, [ %rd2 + 0 ];
	// end inline asm
	bfe.u32 	%r163, %r80, 2, 3;
	shl.b32 	%r164, %r84, 3;
	or.b32  	%r165, %r164, %r163;
	mad.lo.s32 	%r166, %r83, 65, %r165;
	shl.b32 	%r167, %r166, 2;
	mov.u32 	%r168, global_smem;
	add.s32 	%r169, %r168, %r167;
	st.shared.u32 	[%r169], %r5;
	st.shared.u32 	[%r169+260], %r6;
	st.shared.u32 	[%r169+520], %r7;
	st.shared.u32 	[%r169+780], %r8;
	st.shared.u32 	[%r169+128], %r9;
	st.shared.u32 	[%r169+388], %r10;
	st.shared.u32 	[%r169+648], %r11;
	st.shared.u32 	[%r169+908], %r12;
	bar.sync 	0;
	shl.b32 	%r170, %r81, 1;
	mad.lo.s32 	%r171, %r84, 65, %r170;
	shl.b32 	%r172, %r171, 2;
	add.s32 	%r173, %r168, %r172;
	ld.shared.f32 	%f1, [%r173];
	ld.shared.f32 	%f2, [%r173+4];
	ld.shared.f32 	%f3, [%r173+1040];
	ld.shared.f32 	%f4, [%r173+1044];
	ld.shared.f32 	%f5, [%r173+2080];
	ld.shared.f32 	%f6, [%r173+2084];
	ld.shared.f32 	%f7, [%r173+3120];
	ld.shared.f32 	%f8, [%r173+3124];
	.loc	1 33 38
	shl.b32 	%r174, %r96, 3;
	or.b32  	%r175, %r174, 8;
	.loc	1 33 36
	mad.lo.s32 	%r176, %r105, 400, %r137;
	.loc	1 33 45
	add.s32 	%r177, %r176, %r174;
	add.s32 	%r178, %r176, %r175;
	.loc	1 33 36
	mad.lo.s32 	%r179, %r107, 400, %r141;
	.loc	1 33 45
	add.s32 	%r180, %r179, %r174;
	add.s32 	%r181, %r179, %r175;
	.loc	1 33 36
	mad.lo.s32 	%r182, %r109, 400, %r145;
	.loc	1 33 45
	add.s32 	%r183, %r182, %r174;
	add.s32 	%r184, %r182, %r175;
	.loc	1 33 36
	mad.lo.s32 	%r185, %r111, 400, %r149;
	.loc	1 33 45
	add.s32 	%r186, %r185, %r174;
	add.s32 	%r187, %r185, %r175;
	.loc	1 33 30
	mul.wide.s32 	%rd47, %r177, 4;
	add.s64 	%rd3, %rd40, %rd47;
	mul.wide.s32 	%rd48, %r178, 4;
	add.s64 	%rd4, %rd40, %rd48;
	mul.wide.s32 	%rd49, %r180, 4;
	add.s64 	%rd5, %rd40, %rd49;
	mul.wide.s32 	%rd50, %r181, 4;
	add.s64 	%rd6, %rd40, %rd50;
	mul.wide.s32 	%rd51, %r183, 4;
	add.s64 	%rd7, %rd40, %rd51;
	mul.wide.s32 	%rd52, %r184, 4;
	add.s64 	%rd8, %rd40, %rd52;
	mul.wide.s32 	%rd53, %r186, 4;
	add.s64 	%rd9, %rd40, %rd53;
	mul.wide.s32 	%rd54, %r187, 4;
	add.s64 	%rd10, %rd40, %rd54;
	.loc	1 33 55
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r13 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r14 }, [ %rd4 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r15 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r16 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p7 ld.global.L1::evict_last.b32 { %r17 }, [ %rd7 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p7 ld.global.L1::evict_last.b32 { %r18 }, [ %rd8 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r19 }, [ %rd9 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r20 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 34 30
	add.s64 	%rd11, %rd41, %rd47;
	add.s64 	%rd12, %rd41, %rd48;
	add.s64 	%rd13, %rd41, %rd49;
	add.s64 	%rd14, %rd41, %rd50;
	add.s64 	%rd15, %rd41, %rd51;
	add.s64 	%rd16, %rd41, %rd52;
	add.s64 	%rd17, %rd41, %rd53;
	add.s64 	%rd18, %rd41, %rd54;
	.loc	1 34 55
	// begin inline asm
	mov.u32 %r46, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r46 }, [ %rd11 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r49, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r49 }, [ %rd12 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r52, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r52 }, [ %rd13 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r55, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r55 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r58, 0x0;
	@%p7 ld.global.L1::evict_last.b32 { %r58 }, [ %rd15 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r61, 0x0;
	@%p7 ld.global.L1::evict_last.b32 { %r61 }, [ %rd16 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r64, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r64 }, [ %rd17 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r67, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r67 }, [ %rd18 + 0 ];
	// end inline asm
	.loc	1 35 31
	mul.wide.s32 	%rd55, %r151, 4;
	add.s64 	%rd19, %rd42, %rd55;
	mul.wide.s32 	%rd56, %r153, 4;
	add.s64 	%rd21, %rd42, %rd56;
	mul.wide.s32 	%rd57, %r155, 4;
	add.s64 	%rd23, %rd42, %rd57;
	mul.wide.s32 	%rd58, %r157, 4;
	add.s64 	%rd25, %rd42, %rd58;
	.loc	1 35 36
	// begin inline asm
	mov.u32 %r29, 0x0;
	@%p19 ld.global.L1::evict_last.b32 { %r29 }, [ %rd19 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r30, 0x0;
	@%p19 ld.global.L1::evict_last.b32 { %r30 }, [ %rd19 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r31, 0x0;
	@%p21 ld.global.L1::evict_last.b32 { %r31 }, [ %rd21 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r32, 0x0;
	@%p21 ld.global.L1::evict_last.b32 { %r32 }, [ %rd21 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r33, 0x0;
	@%p23 ld.global.L1::evict_last.b32 { %r33 }, [ %rd23 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r34, 0x0;
	@%p23 ld.global.L1::evict_last.b32 { %r34 }, [ %rd23 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r35, 0x0;
	@%p25 ld.global.L1::evict_last.b32 { %r35 }, [ %rd25 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r36, 0x0;
	@%p25 ld.global.L1::evict_last.b32 { %r36 }, [ %rd25 + 0 ];
	// end inline asm
	.loc	1 36 31
	add.s64 	%rd27, %rd43, %rd55;
	add.s64 	%rd29, %rd43, %rd56;
	add.s64 	%rd31, %rd43, %rd57;
	add.s64 	%rd33, %rd43, %rd58;
	.loc	1 36 36
	// begin inline asm
	mov.u32 %r37, 0x0;
	@%p19 ld.global.L1::evict_last.b32 { %r37 }, [ %rd27 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r38, 0x0;
	@%p19 ld.global.L1::evict_last.b32 { %r38 }, [ %rd27 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r39, 0x0;
	@%p21 ld.global.L1::evict_last.b32 { %r39 }, [ %rd29 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r40, 0x0;
	@%p21 ld.global.L1::evict_last.b32 { %r40 }, [ %rd29 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r41, 0x0;
	@%p23 ld.global.L1::evict_last.b32 { %r41 }, [ %rd31 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r42, 0x0;
	@%p23 ld.global.L1::evict_last.b32 { %r42 }, [ %rd31 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r43, 0x0;
	@%p25 ld.global.L1::evict_last.b32 { %r43 }, [ %rd33 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r44, 0x0;
	@%p25 ld.global.L1::evict_last.b32 { %r44 }, [ %rd33 + 0 ];
	// end inline asm
	mov.b32 	%r47, 1098907648;
	.loc	1 39 18
	// begin inline asm
	div.full.f32 %r45, %r46, %r47;
	// end inline asm
	mov.b32 	%f9, %r45;
	// begin inline asm
	div.full.f32 %r48, %r49, %r47;
	// end inline asm
	mov.b32 	%f10, %r48;
	// begin inline asm
	div.full.f32 %r51, %r52, %r47;
	// end inline asm
	mov.b32 	%f11, %r51;
	// begin inline asm
	div.full.f32 %r54, %r55, %r47;
	// end inline asm
	mov.b32 	%f12, %r54;
	// begin inline asm
	div.full.f32 %r57, %r58, %r47;
	// end inline asm
	mov.b32 	%f13, %r57;
	// begin inline asm
	div.full.f32 %r60, %r61, %r47;
	// end inline asm
	mov.b32 	%f14, %r60;
	// begin inline asm
	div.full.f32 %r63, %r64, %r47;
	// end inline asm
	mov.b32 	%f15, %r63;
	// begin inline asm
	div.full.f32 %r66, %r67, %r47;
	// end inline asm
	mov.b32 	%f16, %r66;
	.loc	1 41 18
	add.f32 	%f17, %f9, 0f3727C5AC;
	add.f32 	%f18, %f10, 0f3727C5AC;
	add.f32 	%f19, %f11, 0f3727C5AC;
	add.f32 	%f20, %f12, 0f3727C5AC;
	add.f32 	%f21, %f13, 0f3727C5AC;
	add.f32 	%f22, %f14, 0f3727C5AC;
	add.f32 	%f23, %f15, 0f3727C5AC;
	add.f32 	%f24, %f16, 0f3727C5AC;
	.loc	1 42 27
	rsqrt.approx.ftz.f32 	%f25, %f17;
	rsqrt.approx.ftz.f32 	%f26, %f18;
	rsqrt.approx.ftz.f32 	%f27, %f19;
	rsqrt.approx.ftz.f32 	%f28, %f20;
	rsqrt.approx.ftz.f32 	%f29, %f21;
	rsqrt.approx.ftz.f32 	%f30, %f22;
	rsqrt.approx.ftz.f32 	%f31, %f23;
	rsqrt.approx.ftz.f32 	%f32, %f24;
	.loc	1 33 55
	mov.b32 	%f33, %r20;
	.loc	1 37 18
	sub.f32 	%f34, %f8, %f33;
	.loc	1 33 55
	mov.b32 	%f35, %r19;
	.loc	1 37 18
	sub.f32 	%f36, %f7, %f35;
	.loc	1 33 55
	mov.b32 	%f37, %r18;
	.loc	1 37 18
	sub.f32 	%f38, %f6, %f37;
	.loc	1 33 55
	mov.b32 	%f39, %r17;
	.loc	1 37 18
	sub.f32 	%f40, %f5, %f39;
	.loc	1 33 55
	mov.b32 	%f41, %r16;
	.loc	1 37 18
	sub.f32 	%f42, %f4, %f41;
	.loc	1 33 55
	mov.b32 	%f43, %r15;
	.loc	1 37 18
	sub.f32 	%f44, %f3, %f43;
	.loc	1 33 55
	mov.b32 	%f45, %r14;
	.loc	1 37 18
	sub.f32 	%f46, %f2, %f45;
	.loc	1 33 55
	mov.b32 	%f47, %r13;
	.loc	1 37 18
	sub.f32 	%f48, %f1, %f47;
	.loc	1 36 36
	mov.b32 	%f49, %r44;
	mov.b32 	%f50, %r42;
	mov.b32 	%f51, %r40;
	mov.b32 	%f52, %r38;
	.loc	1 35 36
	mov.b32 	%f53, %r36;
	mov.b32 	%f54, %r34;
	mov.b32 	%f55, %r32;
	mov.b32 	%f56, %r30;
	.loc	1 43 18
	mul.f32 	%f57, %f48, %f25;
	mul.f32 	%f58, %f46, %f26;
	mul.f32 	%f59, %f44, %f27;
	mul.f32 	%f60, %f42, %f28;
	mul.f32 	%f61, %f40, %f29;
	mul.f32 	%f62, %f38, %f30;
	mul.f32 	%f63, %f36, %f31;
	mul.f32 	%f64, %f34, %f32;
	.loc	1 45 20
	fma.rn.f32 	%f65, %f57, %f56, %f52;
	fma.rn.f32 	%f66, %f58, %f56, %f52;
	fma.rn.f32 	%f67, %f59, %f55, %f51;
	fma.rn.f32 	%f68, %f60, %f55, %f51;
	fma.rn.f32 	%f69, %f61, %f54, %f50;
	fma.rn.f32 	%f70, %f62, %f54, %f50;
	fma.rn.f32 	%f71, %f63, %f53, %f49;
	fma.rn.f32 	%f72, %f64, %f53, %f49;
	.loc	1 46 31
	mad.lo.s32 	%r188, %r86, 50, %r96;
	add.s32 	%r189, %r188, 200;
	add.s32 	%r190, %r188, 400;
	add.s32 	%r191, %r188, 600;
	.loc	1 46 25
	mul.wide.s32 	%rd59, %r188, 4;
	add.s64 	%rd35, %rd44, %rd59;
	mul.wide.s32 	%rd60, %r189, 4;
	add.s64 	%rd36, %rd44, %rd60;
	mul.wide.s32 	%rd61, %r190, 4;
	add.s64 	%rd37, %rd44, %rd61;
	mul.wide.s32 	%rd62, %r191, 4;
	add.s64 	%rd38, %rd44, %rd62;
	.loc	1 46 47
	mov.b32 	%r69, %f65;
	mov.b32 	%r70, %f66;
	// begin inline asm
	@%p3 st.global.v2.b32 [ %rd35 + 0 ], { %r69, %r70 };
	// end inline asm
	mov.b32 	%r71, %f67;
	mov.b32 	%r72, %f68;
	// begin inline asm
	@%p5 st.global.v2.b32 [ %rd36 + 0 ], { %r71, %r72 };
	// end inline asm
	mov.b32 	%r73, %f69;
	mov.b32 	%r74, %f70;
	// begin inline asm
	@%p7 st.global.v2.b32 [ %rd37 + 0 ], { %r73, %r74 };
	// end inline asm
	mov.b32 	%r75, %f71;
	mov.b32 	%r76, %f72;
	// begin inline asm
	@%p9 st.global.v2.b32 [ %rd38 + 0 ], { %r75, %r76 };
	// end inline asm
	.loc	1 46 4
	ret;
$L__tmp1:
$L__func_end0:

}
	.file	1 "/home/admin/zy429782/fx_experiments/torch_aot_tool/dynamicLib_7622_gpu_torch260/ak/cak5b7ifbyysgpn6c4plcw4cu6dwygnrwa7semwtfe7p7vo3ijno.py"
	.section	.debug_abbrev
	{
.b8 1
.b8 17
.b8 0
.b8 37
.b8 8
.b8 19
.b8 5
.b8 3
.b8 8
.b8 16
.b8 6
.b8 27
.b8 8
.b8 17
.b8 1
.b8 18
.b8 1
.b8 0
.b8 0
.b8 0
	}
	.section	.debug_info
	{
.b32 176
.b8 2
.b8 0
.b32 .debug_abbrev
.b8 8
.b8 1
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2
.b8 0
.b8 99
.b8 97
.b8 107
.b8 53
.b8 98
.b8 55
.b8 105
.b8 102
.b8 98
.b8 121
.b8 121
.b8 115
.b8 103
.b8 112
.b8 110
.b8 54
.b8 99
.b8 52
.b8 112
.b8 108
.b8 99
.b8 119
.b8 52
.b8 99
.b8 117
.b8 54
.b8 100
.b8 119
.b8 121
.b8 103
.b8 110
.b8 114
.b8 119
.b8 97
.b8 55
.b8 115
.b8 101
.b8 109
.b8 119
.b8 116
.b8 102
.b8 101
.b8 55
.b8 112
.b8 55
.b8 118
.b8 111
.b8 51
.b8 105
.b8 106
.b8 110
.b8 111
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line
.b8 47
.b8 104
.b8 111
.b8 109
.b8 101
.b8 47
.b8 97
.b8 100
.b8 109
.b8 105
.b8 110
.b8 47
.b8 122
.b8 121
.b8 52
.b8 50
.b8 57
.b8 55
.b8 56
.b8 50
.b8 47
.b8 102
.b8 120
.b8 95
.b8 101
.b8 120
.b8 112
.b8 101
.b8 114
.b8 105
.b8 109
.b8 101
.b8 110
.b8 116
.b8 115
.b8 47
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 95
.b8 97
.b8 111
.b8 116
.b8 95
.b8 116
.b8 111
.b8 111
.b8 108
.b8 47
.b8 100
.b8 121
.b8 110
.b8 97
.b8 109
.b8 105
.b8 99
.b8 76
.b8 105
.b8 98
.b8 95
.b8 55
.b8 54
.b8 50
.b8 50
.b8 95
.b8 103
.b8 112
.b8 117
.b8 95
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 50
.b8 54
.b8 48
.b8 47
.b8 97
.b8 107
.b8 0
.b64 $L__func_begin0
.b64 $L__func_end0
	}
	.section	.debug_loc	{	}
