{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 34,
    "design__inferred_latch__count": 0,
    "design__instance__count": 8574,
    "design__instance__area": 145094,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__die__bbox": "0.0 0.0 263.76 574.56",
    "design__core__bbox": "3.36 3.92 260.4 568.4",
    "design__io": 764,
    "design__die__area": 151546,
    "design__core__area": 145094,
    "design__instance__count__stdcell": 5457,
    "design__instance__area__stdcell": 120207,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__area__padcells": 0,
    "design__instance__count__cover": 0,
    "design__instance__area__cover": 0,
    "design__instance__utilization": 0.828477,
    "design__instance__utilization__stdcell": 0.828477,
    "design__rows": 144,
    "design__rows:GF018hv5v_mcu_sc7": 144,
    "design__sites": 66096,
    "design__sites:GF018hv5v_mcu_sc7": 66096,
    "design__instance__count__class:buffer": 381,
    "design__instance__area__class:buffer": 5018.23,
    "design__instance__count__class:inverter": 333,
    "design__instance__area__class:inverter": 2924.01,
    "design__instance__count__class:sequential_cell": 878,
    "design__instance__area__class:sequential_cell": 39654.1,
    "design__instance__count__class:multi_input_combinational_cell": 2128,
    "design__instance__area__class:multi_input_combinational_cell": 60782.9,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__instance__count__class:endcap_cell": 288,
    "design__instance__area__class:endcap_cell": 1264.44,
    "design__instance__count__class:tap_cell": 949,
    "design__instance__area__class:tap_cell": 4166.49,
    "design__power_grid_violation__count__net:VDD": 0,
    "design__power_grid_violation__count__net:VSS": 0,
    "design__power_grid_violation__count": 0,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 316761,
    "design__violations": 0,
    "design__instance__count__class:clock_buffer": 9,
    "design__instance__area__class:clock_buffer": 891.251,
    "design__instance__count__class:timing_repair_buffer": 380,
    "design__instance__area__class:timing_repair_buffer": 5005.06,
    "design__instance__count__class:clock_inverter": 1,
    "design__instance__area__class:clock_inverter": 17.5616,
    "global_route__vias": 247,
    "global_route__wirelength": 552518,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "antenna_diodes_count": 14,
    "design__instance__count__class:antenna_cell": 110,
    "design__instance__area__class:antenna_cell": 482.944,
    "route__net": 4490,
    "route__net__special": 2,
    "route__drc_errors__iter:0": 301,
    "route__wirelength__iter:0": 411524,
    "route__drc_errors__iter:1": 44,
    "route__wirelength__iter:1": 411423,
    "route__drc_errors__iter:2": 44,
    "route__wirelength__iter:2": 411424,
    "route__drc_errors__iter:3": 21,
    "route__wirelength__iter:3": 411397,
    "route__drc_errors__iter:4": 21,
    "route__wirelength__iter:4": 411397,
    "route__drc_errors__iter:5": 21,
    "route__wirelength__iter:5": 411397,
    "route__drc_errors__iter:6": 19,
    "route__wirelength__iter:6": 411393,
    "route__drc_errors__iter:7": 19,
    "route__wirelength__iter:7": 411393,
    "route__drc_errors__iter:8": 19,
    "route__wirelength__iter:8": 411393,
    "route__drc_errors__iter:9": 19,
    "route__wirelength__iter:9": 411393,
    "route__drc_errors__iter:10": 19,
    "route__wirelength__iter:10": 411393,
    "route__drc_errors__iter:11": 19,
    "route__wirelength__iter:11": 411393,
    "route__drc_errors__iter:12": 16,
    "route__wirelength__iter:12": 411402,
    "route__drc_errors__iter:13": 15,
    "route__wirelength__iter:13": 411380,
    "route__drc_errors__iter:14": 15,
    "route__wirelength__iter:14": 411380,
    "route__drc_errors__iter:15": 15,
    "route__wirelength__iter:15": 411380,
    "route__drc_errors__iter:16": 15,
    "route__wirelength__iter:16": 411380,
    "route__drc_errors__iter:17": 15,
    "route__wirelength__iter:17": 411380,
    "route__drc_errors__iter:18": 15,
    "route__wirelength__iter:18": 411380,
    "route__drc_errors__iter:19": 11,
    "route__wirelength__iter:19": 411357,
    "route__drc_errors": 0,
    "route__wirelength": 411355,
    "route__vias": 38237,
    "route__vias__singlecut": 38237,
    "route__vias__multicut": 0,
    "route__drc_errors__iter:20": 0,
    "route__wirelength__iter:20": 411355,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 1970.68,
    "design__instance__count__class:fill_cell": 3117,
    "design__instance__area__class:fill_cell": 24887,
    "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99584,
    "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99928,
    "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00416438,
    "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00370606,
    "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000686743,
    "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00370606,
    "design_powergrid__voltage__worst": 0.00370606,
    "design_powergrid__voltage__worst__net:VDD": 4.99584,
    "design_powergrid__drop__worst": 0.00416438,
    "design_powergrid__drop__worst__net:VDD": 0.00416438,
    "design_powergrid__voltage__worst__net:VSS": 0.00370606,
    "design_powergrid__drop__worst__net:VSS": 0.00370606,
    "ir__voltage__worst": 5,
    "ir__drop__avg": 0.000721,
    "ir__drop__worst": 0.00416,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}