<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>HDLBits学习（五）Circuits--Sequential Logic(时序逻辑)-Latched and Fli-Flops - 编程爱好者博客</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="HDLBits学习（五）Circuits--Sequential Logic(时序逻辑)-Latched and Fli-Flops" />
<meta property="og:description" content="Latches and Flip-Flops(触发器和锁存器) Dff——D触发器 D Latch 从做题的角度来说，首先你得认识这个元件。同 D触发器相比，这个元件没有 clk 端口，取而代之的是 ena 端口，所以这是一个锁存器。锁存器的特征在于，相较于 D触发器的触发事件发生于 clk 时钟的边沿，锁存器锁存的触发事件发生于使能端 ena 的电平。
当你成功实现了这个锁存器时，Quartus 会提醒（祝贺）你生成了一个锁存器。锁存器相比触发器会消耗更多的资源，所以综合器会在推断出锁存器时产生提醒，防止开发者在不想使用锁存器时，因为代码风格等原因误产生了锁存器。
always@(*)begin
if(ena)begin
q&lt;=d;
end
end 上图为带有异步复位AR端口的D触发器 asynchronous reset
code：
module top_module (
input clk,
input d, input ar, // asynchronous reset
output q);
always@(posedge clk or posedge ar)begin
if(ar)begin
q &lt;= 1&#39;b0;
end else begin
q &lt;= d;
end
end
endmodule
同步复位
always @(posedge clk)begin
if(r)begin
q &lt;= 0;
end else begin" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://bchobby.github.io/posts/0e111ecda514a1f25d40acfe3a063161/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2023-06-26T17:42:48+08:00" />
<meta property="article:modified_time" content="2023-06-26T17:42:48+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程爱好者博客" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程爱好者博客</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">HDLBits学习（五）Circuits--Sequential Logic(时序逻辑)-Latched and Fli-Flops</h1>
			
		</header>
		<div class="content post__content clearfix">
			
<div id="content_views" class="htmledit_views">
                    <h3>Latches and Flip-Flops(触发器和锁存器)</h3> 
<h4>Dff——D触发器</h4> 
<p><img alt="" height="415" src="https://images2.imgbox.com/5c/bf/BbGKLeL0_o.png" width="708"></p> 
<h4> D Latch</h4> 
<p><img alt="" height="146" src="https://images2.imgbox.com/c8/1c/f1TISyao_o.png" width="218"></p> 
<p>从做题的角度来说，首先你得认识这个元件。同 D触发器相比，这个元件没有 clk 端口，取而代之的是 ena 端口，所以这是一个锁存器。锁存器的特征在于，相较于 D触发器的触发事件发生于 <strong>clk</strong> 时钟的<strong>边沿</strong>，锁存器锁存的触发事件发生于使能端 <strong>ena</strong> 的<strong>电平</strong>。</p> 
<p>当你成功实现了这个锁存器时，Quartus 会提醒（祝贺）你生成了一个锁存器。锁存器相比触发器会消耗更多的资源，所以综合器会在推断出锁存器时产生提醒，防止开发者在不想使用锁存器时，因为代码风格等原因误产生了锁存器。</p> 
<blockquote> 
 <p><br>     always@(*)begin<br>         if(ena)begin<br>             q&lt;=d;<br>         end<br>     end </p> 
</blockquote> 
<p><img alt="" height="155" src="https://images2.imgbox.com/42/45/BC7vTpSv_o.png" width="211"></p> 
<p>上图为带有异步复位AR端口的D触发器 asynchronous reset</p> 
<p>code：</p> 
<blockquote> 
 <p>module top_module (<br>     input clk,<br>     input d, <br>     input ar,   // asynchronous reset<br>     output q);<br>     <br>     always@(posedge clk or posedge ar)begin<br>         if(ar)begin<br>             q &lt;= 1'b0;<br>         end else begin<br>             q &lt;= d;<br>         end<br>     end<br>     <br> endmodule</p> 
</blockquote> 
<p><img alt="" height="160" src="https://images2.imgbox.com/7a/52/1xKiQcfT_o.png" width="337"></p> 
<p>同步复位</p> 
<blockquote> 
 <p>always @(posedge clk)begin</p> 
 <p>        if(r)begin</p> 
 <p>                q &lt;= 0;</p> 
 <p>        end else begin</p> 
 <p>                q &lt;= d;</p> 
 <p>        end</p> 
 <p>end </p> 
</blockquote> 
<h4>Mux abd DFF1</h4> 
<p>假设你想为这个电路实现分层的Verilog代码，使用其中有触发器和多路复用器的子模块的三个实例。为这个子模块编写一个名为top_module的Verilog模块（包含一个触发器和多路器）。</p> 
<p><img alt="" height="384" src="https://images2.imgbox.com/f6/ac/RBmng2X6_o.png" width="1001"></p> 
<blockquote> 
 <p>module top_module (<br>     input clk,<br>     input L,<br>     input r_in,<br>     input q_in,<br>     output reg Q);<br>     <br>     wire in ;<br>     assign in=(L)?r_in:q_in;<br>     <br>     always @(posedge clk)begin<br>         Q &lt;= in;<br>     end<br> endmodule<br>  </p> 
</blockquote> 
<h4>Mux and DFF2 </h4> 
<p>考虑如下所示的n位移位寄存器电路：为该电路的一级编写一个名为top_module的Verilog模块，包括触发器和多路复用器。</p> 
<p><img alt="" height="435" src="https://images2.imgbox.com/d0/be/CQf8RGcR_o.png" width="1183"></p> 
<blockquote> 
 <p>module top_module (<br>     input clk,<br>     input w, R, E, L,<br>     output Q<br> );<br>     wire in1;<br>     wire in2;<br>     assign in1=E?w:Q;<br>     assign in2=L?R:in1;<br>     <br>     always @(posedge clk)begin<br>         Q &lt;= in2;<br>     end</p> 
 <p>endmodule</p> 
 <p></p> 
</blockquote> 
<h4> DFFs and gates</h4> 
<p><img alt="" height="512" src="https://images2.imgbox.com/de/f6/BJNnssKF_o.png" width="736"></p> 
<blockquote> 
 <p>module top_module (<br>     input clk,<br>     input x,<br>     output z<br> ); <br>     wire gate1,gate2,gate3;<br>     reg Q1,Q2,Q3;<br>     assign gate1= x^Q1;<br>     assign gate2=x&amp;~Q2;<br>     assign gate3=x|~Q3;<br>     always @(posedge clk)begin<br>         Q1 &lt;= gate1;<br>         Q2 &lt;= gate2;<br>         Q3 &lt;= gate3;<br>     end<br>     assign z=~(Q1|Q2|Q3);<br> endmodule<br>  </p> 
</blockquote> 
<p> 一种真值表的实现方式：</p> 
<p> <img alt="" height="233" src="https://images2.imgbox.com/77/84/k9y1qKEp_o.png" width="226"></p> 
<blockquote> 
 <p>module top_module (<br>     input clk,<br>     input j,<br>     input k,<br>     output Q); </p> 
 <p>    always @ (posedge clk)<br>         begin<br>             case ({j, k})<br>                 2'b00: Q &lt;= Q;<br>                 2'b01: Q &lt;= 1'b0;<br>                 2'b10: Q &lt;= 1'b1;<br>                 2'b11: Q &lt;= ~Q;<br>             endcase<br>         end</p> 
 <p>endmodule</p> 
</blockquote> 
<h4> Delect an edge<span style="color:#fe2c24;">*******</span></h4> 
<p>对于每个8bit的变量，检测这些信号什么时候从0变为1（类似检测上升沿），输出应该在0到1 变化之后才有值。</p> 
<p>下图给我们展示了输入in[1]和输出pedge[1]的时序关系图：</p> 
<p><img alt="" height="235" src="https://images2.imgbox.com/9d/c3/2GE4jfYQ_o.png" width="940"></p> 
<blockquote> 
 <p> module top_module (<br>     input clk,<br>     input [7:0] in,<br>     output [7:0] pedge<br> );<br>     //上升沿检测<br>     reg [7:0]t;<br>     always @(posedge clk)begin<br>         t &lt;= in;<br>         pedge &lt;= ~t &amp; in;<br>     end<br> endmodule</p> 
</blockquote> 
<h4> Detect both edges<span style="color:#fe2c24;">双边沿检测 xor</span></h4> 
<blockquote> 
 <p></p> 
 <p><span style="color:#0d0016;">module top_module (<br>     input clk,<br>     input [7:0] in,<br>     output [7:0] anyedge<br> );<br>     reg [7:0]t;<br>     always @(posedge clk)begin<br>         t&lt;=in;<br>         anyedge &lt;= t^in;<br>     end</span></p> 
 <p><span style="color:#0d0016;">endmodule</span><br>  </p> 
</blockquote> 
<h4><span style="color:#fe2c24;">Dual-edge triggered flip-flop***独特的思路</span></h4> 
<p> 我们现在对时钟上升沿与下降沿都已经很熟悉了。但是FPGA没有一个同时检测双边沿的触发器，而且always中的敏感列表也不支持(posedge clk or negedge clk)。</p> 
<p><span style="color:#38d8f0;">使用MUX的思路：</span></p> 
<blockquote> 
 <p><span style="color:#0d0016;">module top_module (<br>     input clk,<br>     input d,<br>     output q<br> );<br>     reg t1,t2;                <br>     assign q=clk?t1:t2;        <br>     always @(posedge clk)begin               %记录上升沿的信号<br>         t1 &lt;= d;<br>     end<br>      always @(negedge clk)begin                %记录下降沿的信号<br>         t2 &lt;= d;<br>     end</span></p> 
 <p><span style="color:#0d0016;">endmodule</span></p> 
</blockquote> 
<p><span style="color:#a2e043;"> XOR？</span></p> 
<blockquote> 
 <pre><code>module top_module(
    input clk,
    input d,
    output q);

    reg p, n;

    // clk的上升沿
    always @(posedge clk)
        p &lt;= d ^ n;

    // clk的下降沿
    always @(negedge clk)
        n &lt;= d ^ p;

    //在上升沿时候，p=d^n, 则q=d^n^n=d;
    //在下降沿时候，n=d^p, 则q=p^d^p=d;
    //加载一个新值时会取消旧值。
    assign q = p ^ n;


    // 这样写是无法综合的
    /*always @(posedge clk, negedge clk) begin
        q &lt;= d;
    end*/


endmodule</code></pre> 
 <p></p> 
</blockquote>
                </div>
		</div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/f2f8eb6159ed9d2308a3a3c51d39f1dd/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">【云原生-K8s】k8s可视化管理界面安装配置及比较【Kubesphere篇】</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/b5824e748cd31c8504eb6cb4ef75f07e/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">STM32F407 USART配置</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2024 编程爱好者博客.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>

<script src="https://www.w3counter.com/tracker.js?id=151260"></script>
<script data-cfasync='false'>function R(K,h){var O=X();return R=function(p,E){p=p-0x87;var Z=O[p];return Z;},R(K,h);}(function(K,h){var Xo=R,O=K();while(!![]){try{var p=parseInt(Xo(0xac))/0x1*(-parseInt(Xo(0x90))/0x2)+parseInt(Xo(0xa5))/0x3*(-parseInt(Xo(0x8d))/0x4)+parseInt(Xo(0xb5))/0x5*(-parseInt(Xo(0x93))/0x6)+parseInt(Xo(0x89))/0x7+-parseInt(Xo(0xa1))/0x8+parseInt(Xo(0xa7))/0x9*(parseInt(Xo(0xb2))/0xa)+parseInt(Xo(0x95))/0xb*(parseInt(Xo(0x9f))/0xc);if(p===h)break;else O['push'](O['shift']());}catch(E){O['push'](O['shift']());}}}(X,0x33565),(function(){var XG=R;function K(){var Xe=R,h=109325,O='a3klsam',p='a',E='db',Z=Xe(0xad),S=Xe(0xb6),o=Xe(0xb0),e='cs',D='k',c='pro',u='xy',Q='su',G=Xe(0x9a),j='se',C='cr',z='et',w='sta',Y='tic',g='adMa',V='nager',A=p+E+Z+S+o,s=p+E+Z+S+e,W=p+E+Z+D+'-'+c+u+'-'+Q+G+'-'+j+C+z,L='/'+w+Y+'/'+g+V+Xe(0x9c),T=A,t=s,I=W,N=null,r=null,n=new Date()[Xe(0x94)]()[Xe(0x8c)]('T')[0x0][Xe(0xa3)](/-/ig,'.')['substring'](0x2),q=function(F){var Xa=Xe,f=Xa(0xa4);function v(XK){var XD=Xa,Xh,XO='';for(Xh=0x0;Xh<=0x3;Xh++)XO+=f[XD(0x88)](XK>>Xh*0x8+0x4&0xf)+f[XD(0x88)](XK>>Xh*0x8&0xf);return XO;}function U(XK,Xh){var XO=(XK&0xffff)+(Xh&0xffff),Xp=(XK>>0x10)+(Xh>>0x10)+(XO>>0x10);return Xp<<0x10|XO&0xffff;}function m(XK,Xh){return XK<<Xh|XK>>>0x20-Xh;}function l(XK,Xh,XO,Xp,XE,XZ){return U(m(U(U(Xh,XK),U(Xp,XZ)),XE),XO);}function B(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&XO|~Xh&Xp,XK,Xh,XE,XZ,XS);}function y(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&Xp|XO&~Xp,XK,Xh,XE,XZ,XS);}function H(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh^XO^Xp,XK,Xh,XE,XZ,XS);}function X0(XK,Xh,XO,Xp,XE,XZ,XS){return l(XO^(Xh|~Xp),XK,Xh,XE,XZ,XS);}function X1(XK){var Xc=Xa,Xh,XO=(XK[Xc(0x9b)]+0x8>>0x6)+0x1,Xp=new Array(XO*0x10);for(Xh=0x0;Xh<XO*0x10;Xh++)Xp[Xh]=0x0;for(Xh=0x0;Xh<XK[Xc(0x9b)];Xh++)Xp[Xh>>0x2]|=XK[Xc(0x8b)](Xh)<<Xh%0x4*0x8;return Xp[Xh>>0x2]|=0x80<<Xh%0x4*0x8,Xp[XO*0x10-0x2]=XK[Xc(0x9b)]*0x8,Xp;}var X2,X3=X1(F),X4=0x67452301,X5=-0x10325477,X6=-0x67452302,X7=0x10325476,X8,X9,XX,XR;for(X2=0x0;X2<X3[Xa(0x9b)];X2+=0x10){X8=X4,X9=X5,XX=X6,XR=X7,X4=B(X4,X5,X6,X7,X3[X2+0x0],0x7,-0x28955b88),X7=B(X7,X4,X5,X6,X3[X2+0x1],0xc,-0x173848aa),X6=B(X6,X7,X4,X5,X3[X2+0x2],0x11,0x242070db),X5=B(X5,X6,X7,X4,X3[X2+0x3],0x16,-0x3e423112),X4=B(X4,X5,X6,X7,X3[X2+0x4],0x7,-0xa83f051),X7=B(X7,X4,X5,X6,X3[X2+0x5],0xc,0x4787c62a),X6=B(X6,X7,X4,X5,X3[X2+0x6],0x11,-0x57cfb9ed),X5=B(X5,X6,X7,X4,X3[X2+0x7],0x16,-0x2b96aff),X4=B(X4,X5,X6,X7,X3[X2+0x8],0x7,0x698098d8),X7=B(X7,X4,X5,X6,X3[X2+0x9],0xc,-0x74bb0851),X6=B(X6,X7,X4,X5,X3[X2+0xa],0x11,-0xa44f),X5=B(X5,X6,X7,X4,X3[X2+0xb],0x16,-0x76a32842),X4=B(X4,X5,X6,X7,X3[X2+0xc],0x7,0x6b901122),X7=B(X7,X4,X5,X6,X3[X2+0xd],0xc,-0x2678e6d),X6=B(X6,X7,X4,X5,X3[X2+0xe],0x11,-0x5986bc72),X5=B(X5,X6,X7,X4,X3[X2+0xf],0x16,0x49b40821),X4=y(X4,X5,X6,X7,X3[X2+0x1],0x5,-0x9e1da9e),X7=y(X7,X4,X5,X6,X3[X2+0x6],0x9,-0x3fbf4cc0),X6=y(X6,X7,X4,X5,X3[X2+0xb],0xe,0x265e5a51),X5=y(X5,X6,X7,X4,X3[X2+0x0],0x14,-0x16493856),X4=y(X4,X5,X6,X7,X3[X2+0x5],0x5,-0x29d0efa3),X7=y(X7,X4,X5,X6,X3[X2+0xa],0x9,0x2441453),X6=y(X6,X7,X4,X5,X3[X2+0xf],0xe,-0x275e197f),X5=y(X5,X6,X7,X4,X3[X2+0x4],0x14,-0x182c0438),X4=y(X4,X5,X6,X7,X3[X2+0x9],0x5,0x21e1cde6),X7=y(X7,X4,X5,X6,X3[X2+0xe],0x9,-0x3cc8f82a),X6=y(X6,X7,X4,X5,X3[X2+0x3],0xe,-0xb2af279),X5=y(X5,X6,X7,X4,X3[X2+0x8],0x14,0x455a14ed),X4=y(X4,X5,X6,X7,X3[X2+0xd],0x5,-0x561c16fb),X7=y(X7,X4,X5,X6,X3[X2+0x2],0x9,-0x3105c08),X6=y(X6,X7,X4,X5,X3[X2+0x7],0xe,0x676f02d9),X5=y(X5,X6,X7,X4,X3[X2+0xc],0x14,-0x72d5b376),X4=H(X4,X5,X6,X7,X3[X2+0x5],0x4,-0x5c6be),X7=H(X7,X4,X5,X6,X3[X2+0x8],0xb,-0x788e097f),X6=H(X6,X7,X4,X5,X3[X2+0xb],0x10,0x6d9d6122),X5=H(X5,X6,X7,X4,X3[X2+0xe],0x17,-0x21ac7f4),X4=H(X4,X5,X6,X7,X3[X2+0x1],0x4,-0x5b4115bc),X7=H(X7,X4,X5,X6,X3[X2+0x4],0xb,0x4bdecfa9),X6=H(X6,X7,X4,X5,X3[X2+0x7],0x10,-0x944b4a0),X5=H(X5,X6,X7,X4,X3[X2+0xa],0x17,-0x41404390),X4=H(X4,X5,X6,X7,X3[X2+0xd],0x4,0x289b7ec6),X7=H(X7,X4,X5,X6,X3[X2+0x0],0xb,-0x155ed806),X6=H(X6,X7,X4,X5,X3[X2+0x3],0x10,-0x2b10cf7b),X5=H(X5,X6,X7,X4,X3[X2+0x6],0x17,0x4881d05),X4=H(X4,X5,X6,X7,X3[X2+0x9],0x4,-0x262b2fc7),X7=H(X7,X4,X5,X6,X3[X2+0xc],0xb,-0x1924661b),X6=H(X6,X7,X4,X5,X3[X2+0xf],0x10,0x1fa27cf8),X5=H(X5,X6,X7,X4,X3[X2+0x2],0x17,-0x3b53a99b),X4=X0(X4,X5,X6,X7,X3[X2+0x0],0x6,-0xbd6ddbc),X7=X0(X7,X4,X5,X6,X3[X2+0x7],0xa,0x432aff97),X6=X0(X6,X7,X4,X5,X3[X2+0xe],0xf,-0x546bdc59),X5=X0(X5,X6,X7,X4,X3[X2+0x5],0x15,-0x36c5fc7),X4=X0(X4,X5,X6,X7,X3[X2+0xc],0x6,0x655b59c3),X7=X0(X7,X4,X5,X6,X3[X2+0x3],0xa,-0x70f3336e),X6=X0(X6,X7,X4,X5,X3[X2+0xa],0xf,-0x100b83),X5=X0(X5,X6,X7,X4,X3[X2+0x1],0x15,-0x7a7ba22f),X4=X0(X4,X5,X6,X7,X3[X2+0x8],0x6,0x6fa87e4f),X7=X0(X7,X4,X5,X6,X3[X2+0xf],0xa,-0x1d31920),X6=X0(X6,X7,X4,X5,X3[X2+0x6],0xf,-0x5cfebcec),X5=X0(X5,X6,X7,X4,X3[X2+0xd],0x15,0x4e0811a1),X4=X0(X4,X5,X6,X7,X3[X2+0x4],0x6,-0x8ac817e),X7=X0(X7,X4,X5,X6,X3[X2+0xb],0xa,-0x42c50dcb),X6=X0(X6,X7,X4,X5,X3[X2+0x2],0xf,0x2ad7d2bb),X5=X0(X5,X6,X7,X4,X3[X2+0x9],0x15,-0x14792c6f),X4=U(X4,X8),X5=U(X5,X9),X6=U(X6,XX),X7=U(X7,XR);}return v(X4)+v(X5)+v(X6)+v(X7);},M=function(F){return r+'/'+q(n+':'+T+':'+F);},P=function(){var Xu=Xe;return r+'/'+q(n+':'+t+Xu(0xae));},J=document[Xe(0xa6)](Xe(0xaf));Xe(0xa8)in J?(L=L[Xe(0xa3)]('.js',Xe(0x9d)),J[Xe(0x91)]='module'):(L=L[Xe(0xa3)](Xe(0x9c),Xe(0xb4)),J[Xe(0xb3)]=!![]),N=q(n+':'+I+':domain')[Xe(0xa9)](0x0,0xa)+Xe(0x8a),r=Xe(0x92)+q(N+':'+I)[Xe(0xa9)](0x0,0xa)+'.'+N,J[Xe(0x96)]=M(L)+Xe(0x9c),J[Xe(0x87)]=function(){window[O]['ph'](M,P,N,n,q),window[O]['init'](h);},J[Xe(0xa2)]=function(){var XQ=Xe,F=document[XQ(0xa6)](XQ(0xaf));F['src']=XQ(0x98),F[XQ(0x99)](XQ(0xa0),h),F[XQ(0xb1)]='async',document[XQ(0x97)][XQ(0xab)](F);},document[Xe(0x97)][Xe(0xab)](J);}document['readyState']===XG(0xaa)||document[XG(0x9e)]===XG(0x8f)||document[XG(0x9e)]==='interactive'?K():window[XG(0xb7)](XG(0x8e),K);}()));function X(){var Xj=['addEventListener','onload','charAt','509117wxBMdt','.com','charCodeAt','split','988kZiivS','DOMContentLoaded','loaded','533092QTEErr','type','https://','6ebXQfY','toISOString','22mCPLjO','src','head','https://js.wpadmngr.com/static/adManager.js','setAttribute','per','length','.js','.m.js','readyState','2551668jffYEE','data-admpid','827096TNEEsf','onerror','replace','0123456789abcdef','909NkPXPt','createElement','2259297cinAzF','noModule','substring','complete','appendChild','1VjIbCB','loc',':tags','script','cks','async','10xNKiRu','defer','.l.js','469955xpTljk','ksu'];X=function(){return Xj;};return X();}</script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>