{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717668001592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717668001593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 12:00:01 2024 " "Processing started: Thu Jun  6 12:00:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717668001593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668001593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off crc_checker -c crc_checker " "Command: quartus_map --read_settings_files=on --write_settings_files=off crc_checker -c crc_checker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668001593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717668001820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717668001821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crc_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_checker-BEHAVIOR " "Found design unit 1: crc_checker-BEHAVIOR" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717668007042 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc_checker " "Found entity 1: crc_checker" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717668007042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_checker_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crc_checker_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_checker_logic-BEHAVIOR " "Found design unit 1: crc_checker_logic-BEHAVIOR" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717668007043 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc_checker_logic " "Found entity 1: crc_checker_logic" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717668007043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007043 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "crc_checker " "Elaborating entity \"crc_checker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717668007089 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_address crc_checker.vhd(43) " "VHDL Process Statement warning at crc_checker.vhd(43): signal \"s_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717668007090 "|crc_checker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW crc_checker.vhd(51) " "VHDL Process Statement warning at crc_checker.vhd(51): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717668007090 "|crc_checker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW crc_checker.vhd(52) " "VHDL Process Statement warning at crc_checker.vhd(52): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717668007090 "|crc_checker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW crc_checker.vhd(54) " "VHDL Process Statement warning at crc_checker.vhd(54): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717668007090 "|crc_checker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW crc_checker.vhd(55) " "VHDL Process Statement warning at crc_checker.vhd(55): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717668007090 "|crc_checker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW crc_checker.vhd(57) " "VHDL Process Statement warning at crc_checker.vhd(57): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717668007090 "|crc_checker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW crc_checker.vhd(58) " "VHDL Process Statement warning at crc_checker.vhd(58): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717668007090 "|crc_checker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW crc_checker.vhd(60) " "VHDL Process Statement warning at crc_checker.vhd(60): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717668007090 "|crc_checker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW crc_checker.vhd(61) " "VHDL Process Statement warning at crc_checker.vhd(61): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717668007090 "|crc_checker"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_address crc_checker.vhd(27) " "VHDL Process Statement warning at crc_checker.vhd(27): inferring latch(es) for signal or variable \"s_address\", which holds its previous value in one or more paths through the process" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717668007090 "|crc_checker"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_adr_in crc_checker.vhd(27) " "VHDL Process Statement warning at crc_checker.vhd(27): inferring latch(es) for signal or variable \"s_adr_in\", which holds its previous value in one or more paths through the process" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717668007090 "|crc_checker"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDR crc_checker.vhd(70) " "VHDL Process Statement warning at crc_checker.vhd(70): inferring latch(es) for signal or variable \"LEDR\", which holds its previous value in one or more paths through the process" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717668007091 "|crc_checker"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] crc_checker.vhd(11) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at crc_checker.vhd(11)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007091 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] crc_checker.vhd(70) " "Inferred latch for \"LEDR\[0\]\" at crc_checker.vhd(70)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007092 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] crc_checker.vhd(70) " "Inferred latch for \"LEDR\[1\]\" at crc_checker.vhd(70)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007092 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] crc_checker.vhd(70) " "Inferred latch for \"LEDR\[2\]\" at crc_checker.vhd(70)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007092 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] crc_checker.vhd(70) " "Inferred latch for \"LEDR\[3\]\" at crc_checker.vhd(70)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007092 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] crc_checker.vhd(70) " "Inferred latch for \"LEDR\[4\]\" at crc_checker.vhd(70)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007092 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] crc_checker.vhd(70) " "Inferred latch for \"LEDR\[5\]\" at crc_checker.vhd(70)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007092 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] crc_checker.vhd(70) " "Inferred latch for \"LEDR\[6\]\" at crc_checker.vhd(70)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007092 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] crc_checker.vhd(70) " "Inferred latch for \"LEDR\[7\]\" at crc_checker.vhd(70)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007092 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[0\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[0\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007092 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[1\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[1\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007092 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[2\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[2\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007092 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[3\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[3\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007092 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[4\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[4\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007092 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[5\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[5\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007092 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[6\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[6\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007092 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[7\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[7\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007092 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[8\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[8\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007092 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[9\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[9\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007092 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[10\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[10\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007092 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[11\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[11\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007092 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[12\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[12\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007092 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[13\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[13\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007092 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[14\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[14\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007093 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[15\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[15\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007093 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[16\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[16\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007093 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[17\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[17\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007093 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[18\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[18\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007093 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[19\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[19\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007093 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[20\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[20\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007093 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[21\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[21\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007093 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[22\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[22\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007093 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[23\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[23\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007093 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[24\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[24\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007093 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[25\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[25\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007093 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[26\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[26\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007093 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[27\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[27\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007093 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[28\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[28\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007093 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[29\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[29\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007093 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[30\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[30\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007093 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr_in\[31\] crc_checker.vhd(27) " "Inferred latch for \"s_adr_in\[31\]\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007093 "|crc_checker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_address crc_checker.vhd(27) " "Inferred latch for \"s_address\" at crc_checker.vhd(27)" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007093 "|crc_checker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "crc_checker_logic crc_checker_logic:CRC A:behavior " "Elaborating entity \"crc_checker_logic\" using architecture \"A:behavior\" for hierarchy \"crc_checker_logic:CRC\"" {  } { { "crc_checker.vhd" "CRC" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717668007109 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P_ADDRESS crc_checker_logic.vhd(45) " "VHDL Process Statement warning at crc_checker_logic.vhd(45): signal \"P_ADDRESS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717668007109 "|crc_checker|crc_checker_logic:CRC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P_ADDRESS crc_checker_logic.vhd(49) " "VHDL Process Statement warning at crc_checker_logic.vhd(49): signal \"P_ADDRESS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717668007109 "|crc_checker|crc_checker_logic:CRC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_adr1_register crc_checker_logic.vhd(58) " "VHDL Process Statement warning at crc_checker_logic.vhd(58): signal \"s_adr1_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717668007109 "|crc_checker|crc_checker_logic:CRC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_adr0_register crc_checker_logic.vhd(28) " "VHDL Process Statement warning at crc_checker_logic.vhd(28): inferring latch(es) for signal or variable \"s_adr0_register\", which holds its previous value in one or more paths through the process" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717668007111 "|crc_checker|crc_checker_logic:CRC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_adr1_register crc_checker_logic.vhd(28) " "VHDL Process Statement warning at crc_checker_logic.vhd(28): inferring latch(es) for signal or variable \"s_adr1_register\", which holds its previous value in one or more paths through the process" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717668007111 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr1_register\[24\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr1_register\[24\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007115 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr1_register\[25\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr1_register\[25\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007116 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr1_register\[26\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr1_register\[26\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007116 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr1_register\[27\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr1_register\[27\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007116 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr1_register\[28\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr1_register\[28\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007116 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr1_register\[29\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr1_register\[29\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007116 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr1_register\[30\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr1_register\[30\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007116 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr1_register\[31\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr1_register\[31\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007116 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[0\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[0\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007116 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[1\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[1\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007116 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[2\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[2\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007116 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[3\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[3\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007116 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[4\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[4\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[5\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[5\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[6\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[6\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[7\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[7\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[8\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[8\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[9\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[9\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[10\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[10\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[11\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[11\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[12\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[12\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[13\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[13\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[14\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[14\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[15\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[15\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[16\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[16\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[17\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[17\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[18\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[18\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[19\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[19\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[20\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[20\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[21\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[21\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[22\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[22\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[23\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[23\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[24\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[24\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[25\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[25\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[26\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[26\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[27\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[27\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[28\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[28\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[29\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[29\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[30\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[30\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_adr0_register\[31\] crc_checker_logic.vhd(28) " "Inferred latch for \"s_adr0_register\[31\]\" at crc_checker_logic.vhd(28)" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668007117 "|crc_checker|crc_checker_logic:CRC"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LEDR\[0\]\$latch " "LATCH primitive \"LEDR\[0\]\$latch\" is permanently enabled" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717668007454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LEDR\[1\]\$latch " "LATCH primitive \"LEDR\[1\]\$latch\" is permanently enabled" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717668007454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LEDR\[2\]\$latch " "LATCH primitive \"LEDR\[2\]\$latch\" is permanently enabled" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717668007454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LEDR\[3\]\$latch " "LATCH primitive \"LEDR\[3\]\$latch\" is permanently enabled" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717668007454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LEDR\[4\]\$latch " "LATCH primitive \"LEDR\[4\]\$latch\" is permanently enabled" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717668007454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LEDR\[5\]\$latch " "LATCH primitive \"LEDR\[5\]\$latch\" is permanently enabled" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717668007454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LEDR\[6\]\$latch " "LATCH primitive \"LEDR\[6\]\$latch\" is permanently enabled" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717668007454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LEDR\[7\]\$latch " "LATCH primitive \"LEDR\[7\]\$latch\" is permanently enabled" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 70 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717668007454 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "crc_checker_logic:CRC\|s_adr1_register\[0\] crc_checker_logic:CRC\|s_adr1_register\[0\]~_emulated crc_checker_logic:CRC\|s_adr1_register\[0\]~1 " "Register \"crc_checker_logic:CRC\|s_adr1_register\[0\]\" is converted into an equivalent circuit using register \"crc_checker_logic:CRC\|s_adr1_register\[0\]~_emulated\" and latch \"crc_checker_logic:CRC\|s_adr1_register\[0\]~1\"" {  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1717668007690 "|crc_checker|crc_checker_logic:CRC|s_adr1_register[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1717668007690 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717668007788 "|crc_checker|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717668007788 "|crc_checker|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717668007788 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717668007870 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lights 24 " "Ignored 24 assignments for entity \"lights\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lights -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668008287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668008287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668008287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668008287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668008287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668008287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668008287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668008287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668008287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668008287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668008287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668008287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668008287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668008287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668008287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668008287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668008287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668008287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668008287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668008287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668008287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668008287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668008287 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668008287 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1717668008287 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717668008484 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717668008484 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "426 " "Implemented 426 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717668008584 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717668008584 ""} { "Info" "ICUT_CUT_TM_LCELLS" "401 " "Implemented 401 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717668008584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717668008584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717668008614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 12:00:08 2024 " "Processing ended: Thu Jun  6 12:00:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717668008614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717668008614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717668008614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717668008614 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1717668009856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717668009857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 12:00:09 2024 " "Processing started: Thu Jun  6 12:00:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717668009857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1717668009857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off crc_checker -c crc_checker " "Command: quartus_fit --read_settings_files=off --write_settings_files=off crc_checker -c crc_checker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1717668009857 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1717668009883 ""}
{ "Info" "0" "" "Project  = crc_checker" {  } {  } 0 0 "Project  = crc_checker" 0 0 "Fitter" 0 0 1717668009883 ""}
{ "Info" "0" "" "Revision = crc_checker" {  } {  } 0 0 "Revision = crc_checker" 0 0 "Fitter" 0 0 1717668009883 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1717668010063 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1717668010064 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "crc_checker 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"crc_checker\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1717668010069 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717668010112 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717668010112 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717668010445 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1717668010461 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1717668010512 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1717668019610 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 71 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 71 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1717668019666 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1717668019666 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717668019666 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1717668019669 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717668019669 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717668019670 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1717668019671 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1717668019671 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1717668019671 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1717668019671 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1717668019672 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717668019672 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/sgi-intel-quartus-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1717668019698 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1717668019698 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717668019702 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "73 " "The Timing Analyzer is analyzing 73 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1717668024074 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "crc_checker.sdc " "Synopsys Design Constraints File file not found: 'crc_checker.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1717668024075 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717668024075 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "CRC\|s_adr1_register\[0\]~2\|combout " "Node \"CRC\|s_adr1_register\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717668024077 ""} { "Warning" "WSTA_SCC_NODE" "CRC\|s_adr1_register~7\|datac " "Node \"CRC\|s_adr1_register~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717668024077 ""} { "Warning" "WSTA_SCC_NODE" "CRC\|s_adr1_register~7\|combout " "Node \"CRC\|s_adr1_register~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717668024077 ""} { "Warning" "WSTA_SCC_NODE" "CRC\|s_adr1_register\[0\]~2\|datad " "Node \"CRC\|s_adr1_register\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717668024077 ""}  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 61 -1 0 } } { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1717668024077 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "s_address~1\|combout " "Node \"s_address~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717668024077 ""} { "Warning" "WSTA_SCC_NODE" "s_address~1\|datac " "Node \"s_address~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717668024077 ""}  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1717668024077 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: s_address~1  from: dataa  to: combout " "Cell: s_address~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1717668024078 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1717668024078 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1717668024079 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1717668024079 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1717668024080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717668024088 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1717668024193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717668026428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1717668028091 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1717668029488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717668029488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1717668030233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1717668034022 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1717668034022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1717668048017 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1717668048017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717668048019 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.72 " "Total time spent on timing analysis during the Fitter is 0.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1717668049432 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717668049470 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717668049897 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717668049897 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717668050303 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717668053238 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1717668053464 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/output_files/crc_checker.fit.smsg " "Generated suppressed messages file /home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/output_files/crc_checker.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717668053550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 158 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 158 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1993 " "Peak virtual memory: 1993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717668054389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 12:00:54 2024 " "Processing ended: Thu Jun  6 12:00:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717668054389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717668054389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717668054389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717668054389 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1717668055696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717668055697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 12:00:55 2024 " "Processing started: Thu Jun  6 12:00:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717668055697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1717668055697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off crc_checker -c crc_checker " "Command: quartus_asm --read_settings_files=off --write_settings_files=off crc_checker -c crc_checker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1717668055697 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1717668056182 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1717668059900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717668060140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 12:01:00 2024 " "Processing ended: Thu Jun  6 12:01:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717668060140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717668060140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717668060140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1717668060140 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1717668060959 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1717668061434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717668061436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 12:01:01 2024 " "Processing started: Thu Jun  6 12:01:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717668061436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1717668061436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta crc_checker -c crc_checker " "Command: quartus_sta crc_checker -c crc_checker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1717668061436 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1717668061464 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lights 24 " "Ignored 24 assignments for entity \"lights\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lights -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668061768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668061768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668061768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668061768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668061768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668061768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668061768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668061768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668061768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668061768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668061768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668061768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668061768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668061768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668061768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668061768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668061768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668061768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668061768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668061768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668061768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668061768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668061768 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lights -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lights -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717668061768 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1717668061768 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1717668061857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1717668061857 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717668061901 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717668061901 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "73 " "The Timing Analyzer is analyzing 73 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1717668062355 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "crc_checker.sdc " "Synopsys Design Constraints File file not found: 'crc_checker.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1717668062415 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1717668062416 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717668062421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717668062421 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717668062421 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "CRC\|s_adr1_register\[0\]~2\|combout " "Node \"CRC\|s_adr1_register\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717668062424 ""} { "Warning" "WSTA_SCC_NODE" "CRC\|s_adr1_register~7\|datad " "Node \"CRC\|s_adr1_register~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717668062424 ""} { "Warning" "WSTA_SCC_NODE" "CRC\|s_adr1_register~7\|combout " "Node \"CRC\|s_adr1_register~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717668062424 ""} { "Warning" "WSTA_SCC_NODE" "CRC\|s_adr1_register\[0\]~2\|datac " "Node \"CRC\|s_adr1_register\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717668062424 ""}  } { { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 61 -1 0 } } { "crc_checker_logic.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker_logic.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1717668062424 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "s_address~1\|combout " "Node \"s_address~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717668062425 ""} { "Warning" "WSTA_SCC_NODE" "s_address~1\|datad " "Node \"s_address~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717668062425 ""}  } { { "crc_checker.vhd" "" { Text "/home/mk179/semesters/semester2/aes/labor/github/UniUlm_AES_Labor/L6/A1/Quartus/crc_checker.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1717668062425 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: s_address~1  from: dataf  to: combout " "Cell: s_address~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1717668062428 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1717668062428 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1717668062430 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717668062431 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1717668062432 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1717668062458 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1717668062488 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717668062488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.456 " "Worst-case setup slack is -5.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668062494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668062494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.456            -331.816 CLOCK_50  " "   -5.456            -331.816 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668062494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.430            -143.598 KEY\[0\]  " "   -5.430            -143.598 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668062494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717668062494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668062502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668062502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 CLOCK_50  " "    0.355               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668062502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.782               0.000 KEY\[0\]  " "    0.782               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668062502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717668062502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.007 " "Worst-case recovery slack is -5.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668062509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668062509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.007            -164.435 KEY\[0\]  " "   -5.007            -164.435 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668062509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.392            -149.677 CLOCK_50  " "   -2.392            -149.677 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668062509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717668062509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.955 " "Worst-case removal slack is -0.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668062515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668062515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.955              -1.571 KEY\[0\]  " "   -0.955              -1.571 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668062515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 CLOCK_50  " "    0.819               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668062515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717668062515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668062521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668062521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -37.585 CLOCK_50  " "   -0.394             -37.585 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668062521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.367             -18.697 KEY\[0\]  " "   -0.367             -18.697 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668062521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717668062521 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1717668062551 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1717668062599 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1717668063417 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: s_address~1  from: dataf  to: combout " "Cell: s_address~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1717668063498 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1717668063498 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717668063498 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1717668063509 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717668063509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.388 " "Worst-case setup slack is -5.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668063514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668063514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.388            -141.261 KEY\[0\]  " "   -5.388            -141.261 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668063514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.166            -308.861 CLOCK_50  " "   -5.166            -308.861 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668063514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717668063514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.159 " "Worst-case hold slack is 0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668063522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668063522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 CLOCK_50  " "    0.159               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668063522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.666               0.000 KEY\[0\]  " "    0.666               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668063522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717668063522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.902 " "Worst-case recovery slack is -4.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668063532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668063532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.902            -159.672 KEY\[0\]  " "   -4.902            -159.672 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668063532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.108            -132.341 CLOCK_50  " "   -2.108            -132.341 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668063532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717668063532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.033 " "Worst-case removal slack is -1.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668063543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668063543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.033              -1.667 KEY\[0\]  " "   -1.033              -1.667 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668063543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 CLOCK_50  " "    0.558               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668063543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717668063543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668063551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668063551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -39.278 CLOCK_50  " "   -0.394             -39.278 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668063551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.333             -15.253 KEY\[0\]  " "   -0.333             -15.253 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668063551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717668063551 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1717668063589 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1717668063806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1717668064499 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: s_address~1  from: dataf  to: combout " "Cell: s_address~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1717668064589 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1717668064589 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717668064589 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1717668064591 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717668064591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.555 " "Worst-case setup slack is -3.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.555            -219.894 CLOCK_50  " "   -3.555            -219.894 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.184             -98.098 KEY\[0\]  " "   -3.184             -98.098 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717668064597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 CLOCK_50  " "    0.150               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 KEY\[0\]  " "    0.565               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717668064605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.496 " "Worst-case recovery slack is -3.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.496            -110.836 KEY\[0\]  " "   -3.496            -110.836 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.799            -113.952 CLOCK_50  " "   -1.799            -113.952 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717668064611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.491 " "Worst-case removal slack is -0.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.491              -0.858 KEY\[0\]  " "   -0.491              -0.858 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 CLOCK_50  " "    0.416               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717668064617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.568 " "Worst-case minimum pulse width slack is -0.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.568             -48.148 KEY\[0\]  " "   -0.568             -48.148 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095              -6.477 CLOCK_50  " "   -0.095              -6.477 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717668064623 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1717668064639 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: s_address~1  from: dataf  to: combout " "Cell: s_address~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1717668064845 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1717668064845 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717668064845 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1717668064848 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717668064848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.190 " "Worst-case setup slack is -3.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.190            -195.949 CLOCK_50  " "   -3.190            -195.949 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.864             -86.480 KEY\[0\]  " "   -2.864             -86.480 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717668064854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.063 " "Worst-case hold slack is 0.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 CLOCK_50  " "    0.063               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.509               0.000 KEY\[0\]  " "    0.509               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717668064861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.107 " "Worst-case recovery slack is -3.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.107             -97.093 KEY\[0\]  " "   -3.107             -97.093 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.574            -100.947 CLOCK_50  " "   -1.574            -100.947 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717668064869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.524 " "Worst-case removal slack is -0.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.524              -0.908 KEY\[0\]  " "   -0.524              -0.908 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 CLOCK_50  " "    0.273               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717668064880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.462 " "Worst-case minimum pulse width slack is -0.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.462             -38.504 KEY\[0\]  " "   -0.462             -38.504 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -6.476 CLOCK_50  " "   -0.093              -6.476 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717668064887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717668064887 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717668066277 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717668066277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 40 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "870 " "Peak virtual memory: 870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717668066363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 12:01:06 2024 " "Processing ended: Thu Jun  6 12:01:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717668066363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717668066363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717668066363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1717668066363 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 256 s " "Quartus Prime Full Compilation was successful. 0 errors, 256 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1717668067202 ""}
