Warning (10268): Verilog HDL information at top.v(51): always construct contains both blocking and non-blocking assignments File: /home/matt/Documents/Digital Logic/Project 2/top.v Line: 51
Warning (10268): Verilog HDL information at calendar.v(14): always construct contains both blocking and non-blocking assignments File: /home/matt/Documents/Digital Logic/Project 2/calendar.v Line: 14
Warning (10268): Verilog HDL information at clockDivider.v(17): always construct contains both blocking and non-blocking assignments File: /home/matt/Documents/Digital Logic/Project 2/clockDivider.v Line: 17
