Afshin Abdollahi , Farzan Fallah , Massoud Pedram, Leakage current reduction in CMOS VLSI circuits by input vector control, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.140-154, February 2004[doi>10.1109/TVLSI.2003.821546]
Fadi A. Aloul , Soha Hassoun , Karem A. Sakallah , David Blaauw, Robust SAT-Based Search Algorithm for Leakage Power Reduction, Proceedings of the 12th International Workshop on Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation, p.167-177, September 11-13, 2002
Zhanping Chen , Mark Johnson , Liqiong Wei , Kaushik Roy, Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks, Proceedings of the 1998 international symposium on Low power electronics and design, p.239-244, August 10-12, 1998, Monterey, California, USA[doi>10.1145/280756.280917]
Kaviraj Chopra , Sarma B. K. Vrudhula, Implicit pseudo boolean enumeration algorithms for input vector control, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996774]
Kaviraj Chopra , Sarma Vrudhula, Efficient Symbolic Algorithms for Computing the Minimum and Bounded Leakage States, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.12, p.2820-2832, December 2006[doi>10.1109/TCAD.2006.882603]
Feng Gao , J. P. Hayes, Exact and heuristic approaches to input vector control for leakage power reduction, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.527-532, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382634]
Halter, J. and Najm, F. 1997. A gate-level leakage power reduction method for ultra-low-power CMOS circuits. In Proceedings of the IEEE Custom Integrated Circuits Conference, 475--478.
Mark C. Johnson , Dinesh Somasekhar , Kaushik Roy, Leakage control with efficient use of transistor stacks in single threshold CMOS, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.442-445, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309976]
M. C. Johnson , D. Somasekhar , K. Roy, Models and algorithms for bounds on leakage in CMOS circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.6, p.714-725, November 2006[doi>10.1109/43.766723]
Kobayashi, T. and Sakurai, T. 1994. Self-Adjusting threshold-voltage scheme (SATS) for low-voltage high-speed operation. In Proceedings of the IEEE Custom Integrated Circuits Conference, 271--274.
Mutoh, S., Douseki, T., Matsu, Y., Aoki, T., Shigematsu, S., and Yamada, J. 1995. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS. IEEE J. Solid-State Circuit. 30, 8, 847--854.
Naffziger, S., Stackhouse, B., and Grutkowski, T. 2005. The implementation of a 2-core multi-threaded itanium-family processor. In Proceedings of the International Solid State Circuits Conference, 182--184.
Rahul M. Rao , Frank Liu , Jeffrey L. Burns , Richard B. Brown, A Heuristic to Determine Low Leakage Sleep State Vectors for CMOS Combinational Circuits, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.689, November 09-13, 2003[doi>10.1109/ICCAD.2003.9]
Sentovich, E. M., Singh, K. J., Lavagno, L. Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P. R., and Brayton, R. K. 1992. SIS: A system for sequential circuit synthesis. Electronics Research Laboratory Memo UCB/ERL M92/41. University of California at Berkeley. California.
Liqiong Wei , Zhanping Chen , Mark Johnson , Kaushik Roy , Vivek De, Design and optimization of low voltage high performance dual threshold CMOS circuits, Proceedings of the 35th annual Design Automation Conference, p.489-494, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277179]
Yang, S. 1991. Logic synthesis and optimization benchmarks user guide, version 3.0. ftp://mcnc.mcnc.org.
Ye, Y., Borkar, S., and De, V. 1998. A new technique for standby leakage reduction in high-performance circuits. In Proceedings of the IEEE Symposium on VLSI Circuits, 40--41.
Lin Yuan , Gang Qu, Enhanced leakage reduction Technique by gate replacement, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065596]
