Vivado Simulator v2024.2.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L v_tc_v6_2_9 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_rgbser_behav xil_defaultlib.tb_rgbser xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 24 for port 'data_out' [/home/ericp/nexysvideo/hdmi_sv/hdmi_sv.srcs/rgb_ser/new/tb_rgbser.sv:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb_ser_default
Compiling module xil_defaultlib.tb_rgbser
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rgbser_behav
