Determining the location of the ModelSim executable...

Using: E:\quartus\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off nco_sin_gen -c nco_sin_gen --vector_source="E:/fpga/labs/nco_sin_gen/sin_gen.vwf" --testbench_file="E:/fpga/labs/nco_sin_gen/simulation/qsim/sin_gen.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Thu Dec 20 13:17:34 2018
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off nco_sin_gen -c nco_sin_gen --vector_source=E:/fpga/labs/nco_sin_gen/sin_gen.vwf --testbench_file=E:/fpga/labs/nco_sin_gen/simulation/qsim/sin_gen.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

ning (201007): Can't find port "cnt[15]" in design

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="E:/fpga/labs/nco_sin_gen/simulation/qsim/" nco_sin_gen -c nco_sin_gen

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Thu Dec 20 13:17:37 2018
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=E:/fpga/labs/nco_sin_gen/simulation/qsim/ nco_sin_gen -c nco_sin_gen
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file nco_sin_gen.vo in folder "E:/fpga/labs/nco_sin_gen/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4756 megabytes
    Info: Processing ended: Thu Dec 20 13:17:38 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02

Completed successfully. 

**** Generating the ModelSim .do script ****

E:/fpga/labs/nco_sin_gen/simulation/qsim/nco_sin_gen.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

E:/quartus/modelsim_ase/win32aloem/vsim -c -do nco_sin_gen.do

Reading E:/quartus/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do nco_sin_gen.do
# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:39 on Dec 20,2018
# vlog -work work nco_sin_gen.vo 
# -- Compiling module nco_sin_gen

# -- Compiling module hard_block
# 
# Top level modules:
# 	nco_sin_gen
# End time: 13:17:40 on Dec 20,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:40 on Dec 20,2018
# vlog -work work sin_gen.vwf.vt 

# -- Compiling module nco_sin_gen_vlg_vec_tst
# 
# Top level modules:
# 	nco_sin_gen_vlg_vec_tst

# End time: 13:17:40 on Dec 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L stratixiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.nco_sin_gen_vlg_vec_tst 
# Start time: 13:17:40 on Dec 20,2018
# Loading work.nco_sin_gen_vlg_vec_tst
# Loading work.nco_sin_gen
# Loading work.hard_block
# Loading stratixiv_ver.stratixiv_io_obuf
# Loading stratixiv_ver.stratixiv_io_ibuf
# Loading stratixiv_ver.stratixiv_clkena
# Loading stratixiv_ver.stratixiv_ena_reg
# Loading stratixiv_ver.stratixiv_and2
# Loading altera_ver.dffeas
# Loading stratixiv_ver.stratixiv_lcell_comb
# Loading stratixiv_ver.stratixiv_ram_block
# Loading stratixiv_ver.stratixiv_ram_register
# Loading stratixiv_ver.stratixiv_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# after#26

# ** Note: $finish    : sin_gen.vwf.vt(48)
#    Time: 5 us  Iteration: 0  Instance: /nco_sin_gen_vlg_vec_tst

# End time: 13:17:41 on Dec 20,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading E:/fpga/labs/nco_sin_gen/sin_gen.vwf...

Reading E:/fpga/labs/nco_sin_gen/simulation/qsim/nco_sin_gen.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to E:/fpga/labs/nco_sin_gen/simulation/qsim/nco_sin_gen_20181220131741.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.