// Seed: 2980887890
module module_0 (
    output wand id_0,
    input tri1 id_1,
    output tri1 id_2,
    input tri id_3,
    input wand id_4,
    input uwire id_5,
    input wor id_6,
    input supply0 id_7,
    input tri id_8,
    input wire id_9,
    input wor id_10,
    input tri id_11
);
  assign id_0 = 1'b0;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri1  id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  wire  id_4,
    input  tri0  id_5,
    output uwire id_6,
    output tri0  id_7,
    output uwire id_8,
    output wire  id_9,
    input  uwire id_10,
    input  uwire id_11
    , id_15,
    output wor   id_12,
    output tri0  id_13
);
  wor id_16 = id_1;
  wire id_17, id_18, id_19, id_20;
  module_0(
      id_16, id_1, id_6, id_4, id_4, id_16, id_3, id_11, id_16, id_16, id_5, id_5
  );
endmodule
