Analysis & Synthesis report for M1
Sat May 24 17:40:15 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Toplevel_m1t|Core_m1:Core|Divider_m1:Divider|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated
 19. Source assignments for MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated
 20. Source assignments for MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated
 21. Parameter Settings for User Entity Instance: Top-level Entity: |Toplevel_m1t
 22. Parameter Settings for User Entity Instance: pll_m1t:pll|altpll:altpll_component
 23. Parameter Settings for Inferred Entity Instance: altsyncram:irom_rtl_0
 24. Parameter Settings for Inferred Entity Instance: MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0
 25. Parameter Settings for Inferred Entity Instance: MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0
 26. Parameter Settings for Inferred Entity Instance: Core_m1:Core|Multiplier_m1:Multiplier|lpm_mult:Mult0
 27. altpll Parameter Settings by Entity Instance
 28. altsyncram Parameter Settings by Entity Instance
 29. lpm_mult Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "MemoryController_m1t:MemoryController"
 31. Port Connectivity Checks: "Core_m1:Core"
 32. Port Connectivity Checks: "pll_m1t:pll"
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 24 17:40:14 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; M1                                              ;
; Top-level Entity Name              ; Toplevel_m1t                                    ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 2,521                                           ;
;     Total combinational functions  ; 1,867                                           ;
;     Dedicated logic registers      ; 1,062                                           ;
; Total registers                    ; 1062                                            ;
; Total pins                         ; 11                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 65,536                                          ;
; Embedded Multiplier 9-bit elements ; 2                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; Toplevel_m1t       ; M1                 ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-12        ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                    ; Library ;
+----------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------+
; ../../rtl/M1T_SOC/Toplevel_m1t.sv                                    ; yes             ; User SystemVerilog HDL File                           ; E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv                               ;         ;
; ../../rtl/M1T_SOC/MemoryController_m1t.sv                            ; yes             ; User SystemVerilog HDL File                           ; E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/MemoryController_m1t.sv                       ;         ;
; ../../rtl/Core/Types_m1.sv                                           ; yes             ; User SystemVerilog HDL File                           ; E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Types_m1.sv                                      ;         ;
; ../../rtl/Core/Core_m1.sv                                            ; yes             ; User SystemVerilog HDL File                           ; E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv                                       ;         ;
; ../../rtl/Core/Writeback_stage/WritebackStage_m1.sv                  ; yes             ; User SystemVerilog HDL File                           ; E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Writeback_stage/WritebackStage_m1.sv             ;         ;
; ../../rtl/Core/Execute_stage/Multiplier_m1.sv                        ; yes             ; User SystemVerilog HDL File                           ; E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Multiplier_m1.sv                   ;         ;
; ../../rtl/Core/Execute_stage/LSU_m1.sv                               ; yes             ; User SystemVerilog HDL File                           ; E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/LSU_m1.sv                          ;         ;
; ../../rtl/Core/Execute_stage/Divider_m1.sv                           ; yes             ; User SystemVerilog HDL File                           ; E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Divider_m1.sv                      ;         ;
; ../../rtl/Core/Execute_stage/BranchUnit_m1.sv                        ; yes             ; User SystemVerilog HDL File                           ; E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/BranchUnit_m1.sv                   ;         ;
; ../../rtl/Core/Execute_stage/ALU_m1.sv                               ; yes             ; User SystemVerilog HDL File                           ; E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/ALU_m1.sv                          ;         ;
; ../../rtl/Core/Issue_stage/IssueStage_m1.sv                          ; yes             ; User SystemVerilog HDL File                           ; E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Issue_stage/IssueStage_m1.sv                     ;         ;
; ../../rtl/Core/Decode_stage/Regfile_m1.sv                            ; yes             ; User SystemVerilog HDL File                           ; E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Decode_stage/Regfile_m1.sv                       ;         ;
; ../../rtl/Core/Decode_stage/InstDecoder_m1.sv                        ; yes             ; User SystemVerilog HDL File                           ; E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Decode_stage/InstDecoder_m1.sv                   ;         ;
; ../../rtl/Core/Decode_stage/DecodeStage_m1.sv                        ; yes             ; User SystemVerilog HDL File                           ; E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Decode_stage/DecodeStage_m1.sv                   ;         ;
; ../../rtl/Core/Fetch_stage/FetchStage_m1.sv                          ; yes             ; User SystemVerilog HDL File                           ; E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Fetch_stage/FetchStage_m1.sv                     ;         ;
; pll_m1t.v                                                            ; yes             ; User Wizard-Generated File                            ; E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/pll_m1t.v                                ;         ;
; /programacion/systemverilog/mint/m1/rtl/test_programs/test.txt       ; yes             ; Auto-Found File                                       ; /programacion/systemverilog/mint/m1/rtl/test_programs/test.txt                                  ;         ;
; /mnt/e/programacion/systemverilog/mint/m1/rtl/test_programs/test.txt ; yes             ; Auto-Found File                                       ; /mnt/e/programacion/systemverilog/mint/m1/rtl/test_programs/test.txt                            ;         ;
; altpll.tdf                                                           ; yes             ; Megafunction                                          ; e:/heavy_programs/quartus/quartus/libraries/megafunctions/altpll.tdf                            ;         ;
; aglobal241.inc                                                       ; yes             ; Megafunction                                          ; e:/heavy_programs/quartus/quartus/libraries/megafunctions/aglobal241.inc                        ;         ;
; stratix_pll.inc                                                      ; yes             ; Megafunction                                          ; e:/heavy_programs/quartus/quartus/libraries/megafunctions/stratix_pll.inc                       ;         ;
; stratixii_pll.inc                                                    ; yes             ; Megafunction                                          ; e:/heavy_programs/quartus/quartus/libraries/megafunctions/stratixii_pll.inc                     ;         ;
; cycloneii_pll.inc                                                    ; yes             ; Megafunction                                          ; e:/heavy_programs/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc                     ;         ;
; db/pll_m1t_altpll.v                                                  ; yes             ; Auto-Generated Megafunction                           ; E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/db/pll_m1t_altpll.v                      ;         ;
; altsyncram.tdf                                                       ; yes             ; Megafunction                                          ; e:/heavy_programs/quartus/quartus/libraries/megafunctions/altsyncram.tdf                        ;         ;
; stratix_ram_block.inc                                                ; yes             ; Megafunction                                          ; e:/heavy_programs/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                 ;         ;
; lpm_mux.inc                                                          ; yes             ; Megafunction                                          ; e:/heavy_programs/quartus/quartus/libraries/megafunctions/lpm_mux.inc                           ;         ;
; lpm_decode.inc                                                       ; yes             ; Megafunction                                          ; e:/heavy_programs/quartus/quartus/libraries/megafunctions/lpm_decode.inc                        ;         ;
; a_rdenreg.inc                                                        ; yes             ; Megafunction                                          ; e:/heavy_programs/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                         ;         ;
; altrom.inc                                                           ; yes             ; Megafunction                                          ; e:/heavy_programs/quartus/quartus/libraries/megafunctions/altrom.inc                            ;         ;
; altram.inc                                                           ; yes             ; Megafunction                                          ; e:/heavy_programs/quartus/quartus/libraries/megafunctions/altram.inc                            ;         ;
; altdpram.inc                                                         ; yes             ; Megafunction                                          ; e:/heavy_programs/quartus/quartus/libraries/megafunctions/altdpram.inc                          ;         ;
; db/altsyncram_ep71.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/db/altsyncram_ep71.tdf                   ;         ;
; db/m1.ram0_toplevel_m1t_8ae482b7.hdl.mif                             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/db/m1.ram0_toplevel_m1t_8ae482b7.hdl.mif ;         ;
; db/altsyncram_mvd1.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/db/altsyncram_mvd1.tdf                   ;         ;
; lpm_mult.tdf                                                         ; yes             ; Megafunction                                          ; e:/heavy_programs/quartus/quartus/libraries/megafunctions/lpm_mult.tdf                          ;         ;
; lpm_add_sub.inc                                                      ; yes             ; Megafunction                                          ; e:/heavy_programs/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                       ;         ;
; multcore.inc                                                         ; yes             ; Megafunction                                          ; e:/heavy_programs/quartus/quartus/libraries/megafunctions/multcore.inc                          ;         ;
; bypassff.inc                                                         ; yes             ; Megafunction                                          ; e:/heavy_programs/quartus/quartus/libraries/megafunctions/bypassff.inc                          ;         ;
; altshift.inc                                                         ; yes             ; Megafunction                                          ; e:/heavy_programs/quartus/quartus/libraries/megafunctions/altshift.inc                          ;         ;
; db/mult_7dt.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/db/mult_7dt.tdf                          ;         ;
+----------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 2,521           ;
;                                             ;                 ;
; Total combinational functions               ; 1867            ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 1094            ;
;     -- 3 input functions                    ; 537             ;
;     -- <=2 input functions                  ; 236             ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 1625            ;
;     -- arithmetic mode                      ; 242             ;
;                                             ;                 ;
; Total registers                             ; 1062            ;
;     -- Dedicated logic registers            ; 1062            ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 11              ;
; Total memory bits                           ; 65536           ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 2               ;
;                                             ;                 ;
; Maximum fan-out node                        ; clk_div_ctr[19] ;
; Maximum fan-out                             ; 1073            ;
; Total fan-out                               ; 10268           ;
; Average fan-out                             ; 3.44            ;
+---------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Entity Name          ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |Toplevel_m1t                                ; 1867 (21)           ; 1062 (22)                 ; 65536       ; 2            ; 0       ; 1         ; 11   ; 0            ; |Toplevel_m1t                                                                                            ; Toplevel_m1t         ; work         ;
;    |Core_m1:Core|                            ; 1814 (2)            ; 1024 (1)                  ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Toplevel_m1t|Core_m1:Core                                                                               ; Core_m1              ; work         ;
;       |ALU_m1:ALU|                           ; 437 (437)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Toplevel_m1t|Core_m1:Core|ALU_m1:ALU                                                                    ; ALU_m1               ; work         ;
;       |BranchUnit_m1:BranchUnit|             ; 36 (36)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Toplevel_m1t|Core_m1:Core|BranchUnit_m1:BranchUnit                                                      ; BranchUnit_m1        ; work         ;
;       |DecodeStage_m1:DecodeStage|           ; 540 (72)            ; 360 (71)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Toplevel_m1t|Core_m1:Core|DecodeStage_m1:DecodeStage                                                    ; DecodeStage_m1       ; work         ;
;          |InstDecoder_m1:InstructionDecoder| ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Toplevel_m1t|Core_m1:Core|DecodeStage_m1:DecodeStage|InstDecoder_m1:InstructionDecoder                  ; InstDecoder_m1       ; work         ;
;          |Regfile_m1:RegisterFile|           ; 460 (460)           ; 289 (289)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Toplevel_m1t|Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile                            ; Regfile_m1           ; work         ;
;       |Divider_m1:Divider|                   ; 184 (135)           ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Toplevel_m1t|Core_m1:Core|Divider_m1:Divider                                                            ; Divider_m1           ; work         ;
;          |RDivIteration_m1:iteration1|       ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Toplevel_m1t|Core_m1:Core|Divider_m1:Divider|RDivIteration_m1:iteration1                                ; RDivIteration_m1     ; work         ;
;          |RDivIteration_m1:iteration2|       ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Toplevel_m1t|Core_m1:Core|Divider_m1:Divider|RDivIteration_m1:iteration2                                ; RDivIteration_m1     ; work         ;
;       |FetchStage_m1:FetchStage|             ; 62 (62)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Toplevel_m1t|Core_m1:Core|FetchStage_m1:FetchStage                                                      ; FetchStage_m1        ; work         ;
;       |IssueStage_m1:IssueStage|             ; 118 (118)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Toplevel_m1t|Core_m1:Core|IssueStage_m1:IssueStage                                                      ; IssueStage_m1        ; work         ;
;       |LSU_m1:LSU|                           ; 224 (224)           ; 390 (390)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Toplevel_m1t|Core_m1:Core|LSU_m1:LSU                                                                    ; LSU_m1               ; work         ;
;       |Multiplier_m1:Multiplier|             ; 90 (90)             ; 80 (80)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Toplevel_m1t|Core_m1:Core|Multiplier_m1:Multiplier                                                      ; Multiplier_m1        ; work         ;
;          |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Toplevel_m1t|Core_m1:Core|Multiplier_m1:Multiplier|lpm_mult:Mult0                                       ; lpm_mult             ; work         ;
;             |mult_7dt:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Toplevel_m1t|Core_m1:Core|Multiplier_m1:Multiplier|lpm_mult:Mult0|mult_7dt:auto_generated               ; mult_7dt             ; work         ;
;       |WritebackStage_m1:WritebackStage|     ; 121 (121)           ; 83 (83)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Toplevel_m1t|Core_m1:Core|WritebackStage_m1:WritebackStage                                              ; WritebackStage_m1    ; work         ;
;    |MemoryController_m1t:MemoryController|   ; 32 (32)             ; 16 (16)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Toplevel_m1t|MemoryController_m1t:MemoryController                                                      ; MemoryController_m1t ; work         ;
;       |altsyncram:ram0_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Toplevel_m1t|MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0                                ; altsyncram           ; work         ;
;          |altsyncram_mvd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Toplevel_m1t|MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated ; altsyncram_mvd1      ; work         ;
;       |altsyncram:ram1_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Toplevel_m1t|MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0                                ; altsyncram           ; work         ;
;          |altsyncram_mvd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Toplevel_m1t|MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated ; altsyncram_mvd1      ; work         ;
;    |altsyncram:irom_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Toplevel_m1t|altsyncram:irom_rtl_0                                                                      ; altsyncram           ; work         ;
;       |altsyncram_ep71:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Toplevel_m1t|altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated                                       ; altsyncram_ep71      ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------+
; Name                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                      ;
+-------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------+
; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                     ;
; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                     ;
; altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated|ALTSYNCRAM                                       ; AUTO ; ROM              ; 2048         ; 16           ; --           ; --           ; 32768 ; db/M1.ram0_Toplevel_m1t_8ae482b7.hdl.mif ;
+-------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Altera ; ALTPLL       ; 24.1    ; N/A          ; N/A          ; |Toplevel_m1t|pll_m1t:pll ; pll_m1t.v       ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |Toplevel_m1t|Core_m1:Core|Divider_m1:Divider|state ;
+----------------+------------+---------------+-----------------------+
; Name           ; state.IDLE ; state.EXECUTE ; state.SIGN_ADJ        ;
+----------------+------------+---------------+-----------------------+
; state.IDLE     ; 0          ; 0             ; 0                     ;
; state.SIGN_ADJ ; 1          ; 0             ; 1                     ;
; state.EXECUTE  ; 1          ; 1             ; 0                     ;
+----------------+------------+---------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                        ;
+--------------------------------------------------------------+----------------------------------------------------------------------------+
; Register name                                                ; Reason for Removal                                                         ;
+--------------------------------------------------------------+----------------------------------------------------------------------------+
; Core_m1:Core|LSU_m1:LSU|stage1.address[12..14]               ; Lost fanout                                                                ;
; MemoryController_m1t:MemoryController|gpi_buffer[0..15]      ; Stuck at GND due to stuck port data_in                                     ;
; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.brh_op[1] ; Merged with Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.alu_dsel[1] ;
; Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.brh_op[0] ; Merged with Core_m1:Core|DecodeStage_m1:DecodeStage|uop_buffer.alu_dsel[0] ;
; MemoryController_m1t:MemoryController|mode_buffer            ; Stuck at VCC due to stuck port data_in                                     ;
; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.valid      ; Stuck at GND due to stuck port data_in                                     ;
; Total Number of Removed Registers = 23                       ;                                                                            ;
+--------------------------------------------------------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                             ;
+---------------------------------------------------+---------------------------+---------------------------------------------------------+
; Register name                                     ; Reason for Removal        ; Registers Removed due to This Register                  ;
+---------------------------------------------------+---------------------------+---------------------------------------------------------+
; MemoryController_m1t:MemoryController|mode_buffer ; Stuck at VCC              ; Core_m1:Core|WritebackStage_m1:WritebackStage|lsu.valid ;
;                                                   ; due to stuck port data_in ;                                                         ;
+---------------------------------------------------+---------------------------+---------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1062  ;
; Number of registers using Synchronous Clear  ; 40    ;
; Number of registers using Synchronous Load   ; 78    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1001  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; rst_buffer1                            ; 25      ;
; rst_buffer0                            ; 26      ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                      ;
+---------------------------------------------------------+--------------------------------------------------+------+
; Register Name                                           ; Megafunction                                     ; Type ;
+---------------------------------------------------------+--------------------------------------------------+------+
; irom_buffer[0..15]                                      ; irom_rtl_0                                       ; RAM  ;
; MemoryController_m1t:MemoryController|ram_buffer0[0..7] ; MemoryController_m1t:MemoryController|ram0_rtl_0 ; RAM  ;
; MemoryController_m1t:MemoryController|ram_buffer1[0..7] ; MemoryController_m1t:MemoryController|ram1_rtl_0 ; RAM  ;
+---------------------------------------------------------+--------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Toplevel_m1t|MemoryController_m1t:MemoryController|gpo_reg[2]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Toplevel_m1t|Core_m1:Core|LSU_m1:LSU|lsq_tail_ptr[2]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Toplevel_m1t|Core_m1:Core|WritebackStage_m1:WritebackStage|div.data[3]                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Toplevel_m1t|Core_m1:Core|WritebackStage_m1:WritebackStage|mul.data[10]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Toplevel_m1t|Core_m1:Core|LSU_m1:LSU|lsq_head_ptr[3]                                       ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Toplevel_m1t|Core_m1:Core|DecodeStage_m1:DecodeStage|instruction_buffer[1]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Toplevel_m1t|Core_m1:Core|Multiplier_m1:Multiplier|stage2.valid                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Toplevel_m1t|Core_m1:Core|FetchStage_m1:FetchStage|pc[8]                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Toplevel_m1t|Core_m1:Core|Divider_m1:Divider|q_reg[9]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Toplevel_m1t|Core_m1:Core|Divider_m1:Divider|data_in1_buffer[9]                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |Toplevel_m1t|Core_m1:Core|Divider_m1:Divider|data_in2_buffer[11]                           ;
; 17:1               ; 16 bits   ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; Yes        ; |Toplevel_m1t|Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs2_buffer[6] ;
; 17:1               ; 16 bits   ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; Yes        ; |Toplevel_m1t|Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile|rs1_buffer[5] ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |Toplevel_m1t|Core_m1:Core|FetchStage_m1:FetchStage|pc[12]                                  ;
; 18:1               ; 7 bits    ; 84 LEs        ; 63 LEs               ; 21 LEs                 ; Yes        ; |Toplevel_m1t|Core_m1:Core|WritebackStage_m1:WritebackStage|alu.data[15]                    ;
; 18:1               ; 3 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; Yes        ; |Toplevel_m1t|Core_m1:Core|WritebackStage_m1:WritebackStage|alu.data[7]                     ;
; 18:1               ; 3 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; Yes        ; |Toplevel_m1t|Core_m1:Core|WritebackStage_m1:WritebackStage|alu.data[2]                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Toplevel_m1t|Core_m1:Core|IssueStage_m1:IssueStage|Mux13                                   ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Toplevel_m1t|Core_m1:Core|WritebackStage_m1:WritebackStage|Mux19                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Toplevel_m1t|Core_m1:Core|Divider_m1:Divider|state                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Toplevel_m1t|MemoryController_m1t:MemoryController|ram0                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |Toplevel_m1t|Core_m1:Core|FetchStage_m1:FetchStage|address_out                             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |Toplevel_m1t|Core_m1:Core|IssueStage_m1:IssueStage|Mux30                                   ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |Toplevel_m1t|Core_m1:Core|IssueStage_m1:IssueStage|Mux21                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for altsyncram:irom_rtl_0|altsyncram_ep71:auto_generated ;
+---------------------------------+--------------------+------+---------------+
; Assignment                      ; Value              ; From ; To            ;
+---------------------------------+--------------------+------+---------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -             ;
+---------------------------------+--------------------+------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0|altsyncram_mvd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0|altsyncram_mvd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Toplevel_m1t ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; IS_TESTBENCH   ; 0     ; Signed Integer                                      ;
; CLK_DIV        ; 20    ; Signed Integer                                      ;
; CLK_SEL        ; 0     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_m1t:pll|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------+
; Parameter Name                ; Value                     ; Type                 ;
+-------------------------------+---------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped              ;
; PLL_TYPE                      ; AUTO                      ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_m1t ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped              ;
; SCAN_CHAIN                    ; LONG                      ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped              ;
; LOCK_HIGH                     ; 1                         ; Untyped              ;
; LOCK_LOW                      ; 1                         ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped              ;
; SKIP_VCO                      ; OFF                       ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped              ;
; BANDWIDTH                     ; 0                         ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped              ;
; DOWN_SPREAD                   ; 0                         ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 8                         ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped              ;
; CLK0_DIVIDE_BY                ; 78125                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped              ;
; DPA_DIVIDER                   ; 0                         ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped              ;
; VCO_MIN                       ; 0                         ; Untyped              ;
; VCO_MAX                       ; 0                         ; Untyped              ;
; VCO_CENTER                    ; 0                         ; Untyped              ;
; PFD_MIN                       ; 0                         ; Untyped              ;
; PFD_MAX                       ; 0                         ; Untyped              ;
; M_INITIAL                     ; 0                         ; Untyped              ;
; M                             ; 0                         ; Untyped              ;
; N                             ; 1                         ; Untyped              ;
; M2                            ; 1                         ; Untyped              ;
; N2                            ; 1                         ; Untyped              ;
; SS                            ; 1                         ; Untyped              ;
; C0_HIGH                       ; 0                         ; Untyped              ;
; C1_HIGH                       ; 0                         ; Untyped              ;
; C2_HIGH                       ; 0                         ; Untyped              ;
; C3_HIGH                       ; 0                         ; Untyped              ;
; C4_HIGH                       ; 0                         ; Untyped              ;
; C5_HIGH                       ; 0                         ; Untyped              ;
; C6_HIGH                       ; 0                         ; Untyped              ;
; C7_HIGH                       ; 0                         ; Untyped              ;
; C8_HIGH                       ; 0                         ; Untyped              ;
; C9_HIGH                       ; 0                         ; Untyped              ;
; C0_LOW                        ; 0                         ; Untyped              ;
; C1_LOW                        ; 0                         ; Untyped              ;
; C2_LOW                        ; 0                         ; Untyped              ;
; C3_LOW                        ; 0                         ; Untyped              ;
; C4_LOW                        ; 0                         ; Untyped              ;
; C5_LOW                        ; 0                         ; Untyped              ;
; C6_LOW                        ; 0                         ; Untyped              ;
; C7_LOW                        ; 0                         ; Untyped              ;
; C8_LOW                        ; 0                         ; Untyped              ;
; C9_LOW                        ; 0                         ; Untyped              ;
; C0_INITIAL                    ; 0                         ; Untyped              ;
; C1_INITIAL                    ; 0                         ; Untyped              ;
; C2_INITIAL                    ; 0                         ; Untyped              ;
; C3_INITIAL                    ; 0                         ; Untyped              ;
; C4_INITIAL                    ; 0                         ; Untyped              ;
; C5_INITIAL                    ; 0                         ; Untyped              ;
; C6_INITIAL                    ; 0                         ; Untyped              ;
; C7_INITIAL                    ; 0                         ; Untyped              ;
; C8_INITIAL                    ; 0                         ; Untyped              ;
; C9_INITIAL                    ; 0                         ; Untyped              ;
; C0_MODE                       ; BYPASS                    ; Untyped              ;
; C1_MODE                       ; BYPASS                    ; Untyped              ;
; C2_MODE                       ; BYPASS                    ; Untyped              ;
; C3_MODE                       ; BYPASS                    ; Untyped              ;
; C4_MODE                       ; BYPASS                    ; Untyped              ;
; C5_MODE                       ; BYPASS                    ; Untyped              ;
; C6_MODE                       ; BYPASS                    ; Untyped              ;
; C7_MODE                       ; BYPASS                    ; Untyped              ;
; C8_MODE                       ; BYPASS                    ; Untyped              ;
; C9_MODE                       ; BYPASS                    ; Untyped              ;
; C0_PH                         ; 0                         ; Untyped              ;
; C1_PH                         ; 0                         ; Untyped              ;
; C2_PH                         ; 0                         ; Untyped              ;
; C3_PH                         ; 0                         ; Untyped              ;
; C4_PH                         ; 0                         ; Untyped              ;
; C5_PH                         ; 0                         ; Untyped              ;
; C6_PH                         ; 0                         ; Untyped              ;
; C7_PH                         ; 0                         ; Untyped              ;
; C8_PH                         ; 0                         ; Untyped              ;
; C9_PH                         ; 0                         ; Untyped              ;
; L0_HIGH                       ; 1                         ; Untyped              ;
; L1_HIGH                       ; 1                         ; Untyped              ;
; G0_HIGH                       ; 1                         ; Untyped              ;
; G1_HIGH                       ; 1                         ; Untyped              ;
; G2_HIGH                       ; 1                         ; Untyped              ;
; G3_HIGH                       ; 1                         ; Untyped              ;
; E0_HIGH                       ; 1                         ; Untyped              ;
; E1_HIGH                       ; 1                         ; Untyped              ;
; E2_HIGH                       ; 1                         ; Untyped              ;
; E3_HIGH                       ; 1                         ; Untyped              ;
; L0_LOW                        ; 1                         ; Untyped              ;
; L1_LOW                        ; 1                         ; Untyped              ;
; G0_LOW                        ; 1                         ; Untyped              ;
; G1_LOW                        ; 1                         ; Untyped              ;
; G2_LOW                        ; 1                         ; Untyped              ;
; G3_LOW                        ; 1                         ; Untyped              ;
; E0_LOW                        ; 1                         ; Untyped              ;
; E1_LOW                        ; 1                         ; Untyped              ;
; E2_LOW                        ; 1                         ; Untyped              ;
; E3_LOW                        ; 1                         ; Untyped              ;
; L0_INITIAL                    ; 1                         ; Untyped              ;
; L1_INITIAL                    ; 1                         ; Untyped              ;
; G0_INITIAL                    ; 1                         ; Untyped              ;
; G1_INITIAL                    ; 1                         ; Untyped              ;
; G2_INITIAL                    ; 1                         ; Untyped              ;
; G3_INITIAL                    ; 1                         ; Untyped              ;
; E0_INITIAL                    ; 1                         ; Untyped              ;
; E1_INITIAL                    ; 1                         ; Untyped              ;
; E2_INITIAL                    ; 1                         ; Untyped              ;
; E3_INITIAL                    ; 1                         ; Untyped              ;
; L0_MODE                       ; BYPASS                    ; Untyped              ;
; L1_MODE                       ; BYPASS                    ; Untyped              ;
; G0_MODE                       ; BYPASS                    ; Untyped              ;
; G1_MODE                       ; BYPASS                    ; Untyped              ;
; G2_MODE                       ; BYPASS                    ; Untyped              ;
; G3_MODE                       ; BYPASS                    ; Untyped              ;
; E0_MODE                       ; BYPASS                    ; Untyped              ;
; E1_MODE                       ; BYPASS                    ; Untyped              ;
; E2_MODE                       ; BYPASS                    ; Untyped              ;
; E3_MODE                       ; BYPASS                    ; Untyped              ;
; L0_PH                         ; 0                         ; Untyped              ;
; L1_PH                         ; 0                         ; Untyped              ;
; G0_PH                         ; 0                         ; Untyped              ;
; G1_PH                         ; 0                         ; Untyped              ;
; G2_PH                         ; 0                         ; Untyped              ;
; G3_PH                         ; 0                         ; Untyped              ;
; E0_PH                         ; 0                         ; Untyped              ;
; E1_PH                         ; 0                         ; Untyped              ;
; E2_PH                         ; 0                         ; Untyped              ;
; E3_PH                         ; 0                         ; Untyped              ;
; M_PH                          ; 0                         ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped              ;
; CLK0_COUNTER                  ; G0                        ; Untyped              ;
; CLK1_COUNTER                  ; G0                        ; Untyped              ;
; CLK2_COUNTER                  ; G0                        ; Untyped              ;
; CLK3_COUNTER                  ; G0                        ; Untyped              ;
; CLK4_COUNTER                  ; G0                        ; Untyped              ;
; CLK5_COUNTER                  ; G0                        ; Untyped              ;
; CLK6_COUNTER                  ; E0                        ; Untyped              ;
; CLK7_COUNTER                  ; E1                        ; Untyped              ;
; CLK8_COUNTER                  ; E2                        ; Untyped              ;
; CLK9_COUNTER                  ; E3                        ; Untyped              ;
; L0_TIME_DELAY                 ; 0                         ; Untyped              ;
; L1_TIME_DELAY                 ; 0                         ; Untyped              ;
; G0_TIME_DELAY                 ; 0                         ; Untyped              ;
; G1_TIME_DELAY                 ; 0                         ; Untyped              ;
; G2_TIME_DELAY                 ; 0                         ; Untyped              ;
; G3_TIME_DELAY                 ; 0                         ; Untyped              ;
; E0_TIME_DELAY                 ; 0                         ; Untyped              ;
; E1_TIME_DELAY                 ; 0                         ; Untyped              ;
; E2_TIME_DELAY                 ; 0                         ; Untyped              ;
; E3_TIME_DELAY                 ; 0                         ; Untyped              ;
; M_TIME_DELAY                  ; 0                         ; Untyped              ;
; N_TIME_DELAY                  ; 0                         ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped              ;
; ENABLE0_COUNTER               ; L0                        ; Untyped              ;
; ENABLE1_COUNTER               ; L0                        ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped              ;
; LOOP_FILTER_C                 ; 5                         ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped              ;
; VCO_POST_SCALE                ; 0                         ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped              ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped              ;
; M_TEST_SOURCE                 ; 5                         ; Untyped              ;
; C0_TEST_SOURCE                ; 5                         ; Untyped              ;
; C1_TEST_SOURCE                ; 5                         ; Untyped              ;
; C2_TEST_SOURCE                ; 5                         ; Untyped              ;
; C3_TEST_SOURCE                ; 5                         ; Untyped              ;
; C4_TEST_SOURCE                ; 5                         ; Untyped              ;
; C5_TEST_SOURCE                ; 5                         ; Untyped              ;
; C6_TEST_SOURCE                ; 5                         ; Untyped              ;
; C7_TEST_SOURCE                ; 5                         ; Untyped              ;
; C8_TEST_SOURCE                ; 5                         ; Untyped              ;
; C9_TEST_SOURCE                ; 5                         ; Untyped              ;
; CBXI_PARAMETER                ; pll_m1t_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped              ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE       ;
+-------------------------------+---------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:irom_rtl_0                         ;
+------------------------------------+------------------------------------------+----------------+
; Parameter Name                     ; Value                                    ; Type           ;
+------------------------------------+------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped        ;
; OPERATION_MODE                     ; ROM                                      ; Untyped        ;
; WIDTH_A                            ; 16                                       ; Untyped        ;
; WIDTHAD_A                          ; 11                                       ; Untyped        ;
; NUMWORDS_A                         ; 2048                                     ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped        ;
; WIDTH_B                            ; 1                                        ; Untyped        ;
; WIDTHAD_B                          ; 1                                        ; Untyped        ;
; NUMWORDS_B                         ; 1                                        ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped        ;
; BYTE_SIZE                          ; 8                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped        ;
; INIT_FILE                          ; db/M1.ram0_Toplevel_m1t_8ae482b7.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                             ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ep71                          ; Untyped        ;
+------------------------------------+------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                          ;
; WIDTHAD_A                          ; 11                   ; Untyped                                          ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 8                    ; Untyped                                          ;
; WIDTHAD_B                          ; 11                   ; Untyped                                          ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_mvd1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                          ;
; WIDTHAD_A                          ; 11                   ; Untyped                                          ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 8                    ; Untyped                                          ;
; WIDTHAD_B                          ; 11                   ; Untyped                                          ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_mvd1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Core_m1:Core|Multiplier_m1:Multiplier|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------+
; Parameter Name                                 ; Value        ; Type                                  ;
+------------------------------------------------+--------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 16           ; Untyped                               ;
; LPM_WIDTHB                                     ; 16           ; Untyped                               ;
; LPM_WIDTHP                                     ; 32           ; Untyped                               ;
; LPM_WIDTHR                                     ; 32           ; Untyped                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                               ;
; LATENCY                                        ; 0            ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                               ;
; USE_EAB                                        ; OFF          ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                               ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                               ;
+------------------------------------------------+--------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; pll_m1t:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 3                                                           ;
; Entity Instance                           ; altsyncram:irom_rtl_0                                       ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                   ;
;     -- WIDTH_A                            ; 8                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 8                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
; Entity Instance                           ; MemoryController_m1t:MemoryController|altsyncram:ram1_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                   ;
;     -- WIDTH_A                            ; 8                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 8                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
+-------------------------------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                               ;
+---------------------------------------+------------------------------------------------------+
; Name                                  ; Value                                                ;
+---------------------------------------+------------------------------------------------------+
; Number of entity instances            ; 1                                                    ;
; Entity Instance                       ; Core_m1:Core|Multiplier_m1:Multiplier|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                   ;
;     -- LPM_WIDTHB                     ; 16                                                   ;
;     -- LPM_WIDTHP                     ; 32                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                   ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
+---------------------------------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoryController_m1t:MemoryController"                                                                                                                                                        ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk_en          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clk_en[-1]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; gpo_bank[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; gpi_bank        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Core_m1:Core"                                                                                                                                                                                          ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk_en                   ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clk_en[-1]               ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; icache_miss              ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; icache_miss[-1]          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; inst_address_out[14..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_m1t:pll"                                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; c0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 11                          ;
; cycloneiii_ff         ; 1062                        ;
;     ENA               ; 909                         ;
;     ENA SCLR          ; 14                          ;
;     ENA SLD           ; 78                          ;
;     SCLR              ; 26                          ;
;     plain             ; 35                          ;
; cycloneiii_lcell_comb ; 1867                        ;
;     arith             ; 242                         ;
;         2 data inputs ; 145                         ;
;         3 data inputs ; 97                          ;
;     normal            ; 1625                        ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 79                          ;
;         3 data inputs ; 440                         ;
;         4 data inputs ; 1094                        ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 18.00                       ;
; Average LUT depth     ; 6.75                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sat May 24 17:39:59 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off M1 -c M1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/m1t_soc/toplevel_m1t.sv
    Info (12023): Found entity 1: Toplevel_m1t File: E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/m1t_soc/memorycontroller_m1t.sv
    Info (12023): Found entity 1: MemoryController_m1t File: E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/MemoryController_m1t.sv Line: 2
Info (12021): Found 1 design units, including 0 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/types_m1.sv
    Info (12022): Found design unit 1: Types_m1 (SystemVerilog) File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Types_m1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/core_m1.sv
    Info (12023): Found entity 1: Core_m1 File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/writeback_stage/writebackstage_m1.sv
    Info (12023): Found entity 1: WritebackStage_m1 File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Writeback_stage/WritebackStage_m1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/execute_stage/multiplier_m1.sv
    Info (12023): Found entity 1: Multiplier_m1 File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Multiplier_m1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/execute_stage/lsu_m1.sv
    Info (12023): Found entity 1: LSU_m1 File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/LSU_m1.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/execute_stage/divider_m1.sv
    Info (12023): Found entity 1: Divider_m1 File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Divider_m1.sv Line: 1
    Info (12023): Found entity 2: RDivIteration_m1 File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Divider_m1.sv Line: 116
Info (12021): Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/execute_stage/branchunit_m1.sv
    Info (12023): Found entity 1: BranchUnit_m1 File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/BranchUnit_m1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/execute_stage/alu_m1.sv
    Info (12023): Found entity 1: ALU_m1 File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/ALU_m1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/issue_stage/issuestage_m1.sv
    Info (12023): Found entity 1: IssueStage_m1 File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Issue_stage/IssueStage_m1.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/decode_stage/regfile_m1.sv
    Info (12023): Found entity 1: Regfile_m1 File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Decode_stage/Regfile_m1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/decode_stage/instdecoder_m1.sv
    Info (12023): Found entity 1: InstDecoder_m1 File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Decode_stage/InstDecoder_m1.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/decode_stage/decodestage_m1.sv
    Info (12023): Found entity 1: DecodeStage_m1 File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Decode_stage/DecodeStage_m1.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /programacion/systemverilog/mint/m1/rtl/core/fetch_stage/fetchstage_m1.sv
    Info (12023): Found entity 1: FetchStage_m1 File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Fetch_stage/FetchStage_m1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll_m1t.v
    Info (12023): Found entity 1: pll_m1t File: E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/pll_m1t.v Line: 40
Info (12127): Elaborating entity "Toplevel_m1t" for the top level hierarchy
Warning (10850): Verilog HDL warning at Toplevel_m1t.sv(39): number of words (6) in memory file does not match the number of elements in the address range [0:2047] File: E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv Line: 39
Warning (10230): Verilog HDL assignment warning at Toplevel_m1t.sv(53): truncated value with size 32 to match size of target (20) File: E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv Line: 53
Warning (10030): Net "irom.data_a" at Toplevel_m1t.sv(34) has no driver or initial value, using a default initial value '0' File: E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv Line: 34
Warning (10030): Net "irom.waddr_a" at Toplevel_m1t.sv(34) has no driver or initial value, using a default initial value '0' File: E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv Line: 34
Warning (10030): Net "irom.we_a" at Toplevel_m1t.sv(34) has no driver or initial value, using a default initial value '0' File: E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv Line: 34
Info (12128): Elaborating entity "pll_m1t" for hierarchy "pll_m1t:pll" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv Line: 29
Info (12128): Elaborating entity "altpll" for hierarchy "pll_m1t:pll|altpll:altpll_component" File: E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/pll_m1t.v Line: 104
Info (12130): Elaborated megafunction instantiation "pll_m1t:pll|altpll:altpll_component" File: E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/pll_m1t.v Line: 104
Info (12133): Instantiated megafunction "pll_m1t:pll|altpll:altpll_component" with the following parameter: File: E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/pll_m1t.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "78125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_m1t"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_m1t_altpll.v
    Info (12023): Found entity 1: pll_m1t_altpll File: E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/db/pll_m1t_altpll.v Line: 31
Info (12128): Elaborating entity "pll_m1t_altpll" for hierarchy "pll_m1t:pll|altpll:altpll_component|pll_m1t_altpll:auto_generated" File: e:/heavy_programs/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Core_m1" for hierarchy "Core_m1:Core" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv Line: 98
Info (12128): Elaborating entity "FetchStage_m1" for hierarchy "Core_m1:Core|FetchStage_m1:FetchStage" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv Line: 113
Warning (10230): Verilog HDL assignment warning at FetchStage_m1.sv(23): truncated value with size 32 to match size of target (15) File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Fetch_stage/FetchStage_m1.sv Line: 23
Warning (10230): Verilog HDL assignment warning at FetchStage_m1.sv(31): truncated value with size 32 to match size of target (15) File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Fetch_stage/FetchStage_m1.sv Line: 31
Info (12128): Elaborating entity "DecodeStage_m1" for hierarchy "Core_m1:Core|DecodeStage_m1:DecodeStage" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv Line: 139
Warning (10230): Verilog HDL assignment warning at DecodeStage_m1.sv(52): truncated value with size 32 to match size of target (15) File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Decode_stage/DecodeStage_m1.sv Line: 52
Info (12128): Elaborating entity "InstDecoder_m1" for hierarchy "Core_m1:Core|DecodeStage_m1:DecodeStage|InstDecoder_m1:InstructionDecoder" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Decode_stage/DecodeStage_m1.sv Line: 63
Info (12128): Elaborating entity "Regfile_m1" for hierarchy "Core_m1:Core|DecodeStage_m1:DecodeStage|Regfile_m1:RegisterFile" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Decode_stage/DecodeStage_m1.sv Line: 82
Info (12128): Elaborating entity "IssueStage_m1" for hierarchy "Core_m1:Core|IssueStage_m1:IssueStage" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv Line: 177
Warning (10230): Verilog HDL assignment warning at IssueStage_m1.sv(54): truncated value with size 32 to match size of target (17) File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Issue_stage/IssueStage_m1.sv Line: 54
Warning (10230): Verilog HDL assignment warning at IssueStage_m1.sv(73): truncated value with size 32 to match size of target (4) File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Issue_stage/IssueStage_m1.sv Line: 73
Info (12128): Elaborating entity "ALU_m1" for hierarchy "Core_m1:Core|ALU_m1:ALU" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv Line: 189
Warning (10036): Verilog HDL or VHDL warning at ALU_m1.sv(40): object "bitwise" assigned a value but never read File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/ALU_m1.sv Line: 40
Warning (10230): Verilog HDL assignment warning at ALU_m1.sv(83): truncated value with size 32 to match size of target (5) File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/ALU_m1.sv Line: 83
Info (12128): Elaborating entity "Multiplier_m1" for hierarchy "Core_m1:Core|Multiplier_m1:Multiplier" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv Line: 205
Info (12128): Elaborating entity "Divider_m1" for hierarchy "Core_m1:Core|Divider_m1:Divider" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv Line: 220
Warning (10230): Verilog HDL assignment warning at Divider_m1.sv(93): truncated value with size 32 to match size of target (3) File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Divider_m1.sv Line: 93
Info (12128): Elaborating entity "RDivIteration_m1" for hierarchy "Core_m1:Core|Divider_m1:Divider|RDivIteration_m1:iteration1" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Divider_m1.sv Line: 49
Info (12128): Elaborating entity "LSU_m1" for hierarchy "Core_m1:Core|LSU_m1:LSU" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv Line: 259
Warning (10230): Verilog HDL assignment warning at LSU_m1.sv(109): truncated value with size 32 to match size of target (4) File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/LSU_m1.sv Line: 109
Warning (10230): Verilog HDL assignment warning at LSU_m1.sv(112): truncated value with size 32 to match size of target (4) File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/LSU_m1.sv Line: 112
Info (12128): Elaborating entity "BranchUnit_m1" for hierarchy "Core_m1:Core|BranchUnit_m1:BranchUnit" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv Line: 275
Warning (10230): Verilog HDL assignment warning at BranchUnit_m1.sv(28): truncated value with size 16 to match size of target (15) File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/BranchUnit_m1.sv Line: 28
Info (12128): Elaborating entity "WritebackStage_m1" for hierarchy "Core_m1:Core|WritebackStage_m1:WritebackStage" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Core_m1.sv Line: 299
Info (12128): Elaborating entity "MemoryController_m1t" for hierarchy "MemoryController_m1t:MemoryController" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv Line: 119
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll_m1t:pll|altpll:altpll_component|pll_m1t_altpll:auto_generated|wire_pll1_clk[0]" File: E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/db/pll_m1t_altpll.v Line: 93
Warning (276027): Inferred dual-clock RAM node "MemoryController_m1t:MemoryController|ram0_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "MemoryController_m1t:MemoryController|ram1_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "Core_m1:Core|LSU_m1:LSU|lsq" is uninferred due to inappropriate RAM size File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/LSU_m1.sv Line: 95
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "irom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/M1.ram0_Toplevel_m1t_8ae482b7.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MemoryController_m1t:MemoryController|ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MemoryController_m1t:MemoryController|ram1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Core_m1:Core|Multiplier_m1:Multiplier|Mult0" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Multiplier_m1.sv Line: 68
Info (12130): Elaborated megafunction instantiation "altsyncram:irom_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:irom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/M1.ram0_Toplevel_m1t_8ae482b7.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ep71.tdf
    Info (12023): Found entity 1: altsyncram_ep71 File: E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/db/altsyncram_ep71.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0"
Info (12133): Instantiated megafunction "MemoryController_m1t:MemoryController|altsyncram:ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mvd1.tdf
    Info (12023): Found entity 1: altsyncram_mvd1 File: E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/db/altsyncram_mvd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Core_m1:Core|Multiplier_m1:Multiplier|lpm_mult:Mult0" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Multiplier_m1.sv Line: 68
Info (12133): Instantiated megafunction "Core_m1:Core|Multiplier_m1:Multiplier|lpm_mult:Mult0" with the following parameter: File: E:/Programacion/SystemVerilog/MINT/M1/rtl/Core/Execute_stage/Multiplier_m1.sv Line: 68
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: E:/Programacion/SystemVerilog/MINT/M1/projects/quartus/db/mult_7dt.tdf Line: 29
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "tclk" File: E:/Programacion/SystemVerilog/MINT/M1/rtl/M1T_SOC/Toplevel_m1t.sv Line: 7
Info (21057): Implemented 2627 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 2582 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4882 megabytes
    Info: Processing ended: Sat May 24 17:40:15 2025
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:26


