<profile>

<section name = "Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2'" level="0">
<item name = "Date">Mon Aug 12 18:53:59 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">gemver</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.411 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">131074, 131074, 0.655 ms, 0.655 ms, 131074, 131074, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_56_1_VITIS_LOOP_67_2">131072, 131072, 3, 2, 1, 65536, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 135, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 77, -</column>
<column name="Register">-, -, 94, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln56_1_fu_317_p2">+, 0, 0, 14, 9, 1</column>
<column name="add_ln56_fu_285_p2">+, 0, 0, 24, 17, 1</column>
<column name="add_ln67_fu_364_p2">+, 0, 0, 14, 9, 1</column>
<column name="add_ln68_fu_358_p2">+, 0, 0, 23, 16, 16</column>
<column name="icmp_ln56_fu_279_p2">icmp, 0, 0, 25, 17, 18</column>
<column name="icmp_ln67_fu_297_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="or_ln56_fu_303_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln56_1_fu_323_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln56_fu_309_p3">select, 0, 0, 9, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_first_iter_0_phi_fu_253_p4">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_76">9, 2, 17, 34</column>
<column name="x_1_fu_68">9, 2, 9, 18</column>
<column name="yy_fu_72">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln56_reg_412">17, 0, 17, 0</column>
<column name="add_ln68_reg_434">16, 0, 16, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="first_iter_0_reg_248">1, 0, 1, 0</column>
<column name="icmp_ln56_reg_408">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_76">17, 0, 17, 0</column>
<column name="or_ln56_reg_417">1, 0, 1, 0</column>
<column name="select_ln56_1_reg_427">9, 0, 9, 0</column>
<column name="select_ln56_reg_421">9, 0, 9, 0</column>
<column name="x_1_fu_68">9, 0, 9, 0</column>
<column name="yy_fu_72">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2, return value</column>
<column name="A_address0">out, 16, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_we0">out, 1, ap_memory, A, array</column>
<column name="A_d0">out, 32, ap_memory, A, array</column>
<column name="A_s_address0">out, 16, ap_memory, A_s, array</column>
<column name="A_s_ce0">out, 1, ap_memory, A_s, array</column>
<column name="A_s_we0">out, 1, ap_memory, A_s, array</column>
<column name="A_s_d0">out, 32, ap_memory, A_s, array</column>
<column name="u1_address0">out, 8, ap_memory, u1, array</column>
<column name="u1_ce0">out, 1, ap_memory, u1, array</column>
<column name="u1_we0">out, 1, ap_memory, u1, array</column>
<column name="u1_d0">out, 32, ap_memory, u1, array</column>
<column name="v1_address0">out, 8, ap_memory, v1, array</column>
<column name="v1_ce0">out, 1, ap_memory, v1, array</column>
<column name="v1_we0">out, 1, ap_memory, v1, array</column>
<column name="v1_d0">out, 32, ap_memory, v1, array</column>
<column name="u2_address0">out, 8, ap_memory, u2, array</column>
<column name="u2_ce0">out, 1, ap_memory, u2, array</column>
<column name="u2_we0">out, 1, ap_memory, u2, array</column>
<column name="u2_d0">out, 32, ap_memory, u2, array</column>
<column name="v2_address0">out, 8, ap_memory, v2, array</column>
<column name="v2_ce0">out, 1, ap_memory, v2, array</column>
<column name="v2_we0">out, 1, ap_memory, v2, array</column>
<column name="v2_d0">out, 32, ap_memory, v2, array</column>
<column name="w_address0">out, 8, ap_memory, w, array</column>
<column name="w_ce0">out, 1, ap_memory, w, array</column>
<column name="w_we0">out, 1, ap_memory, w, array</column>
<column name="w_d0">out, 32, ap_memory, w, array</column>
<column name="x_address0">out, 8, ap_memory, x, array</column>
<column name="x_ce0">out, 1, ap_memory, x, array</column>
<column name="x_we0">out, 1, ap_memory, x, array</column>
<column name="x_d0">out, 32, ap_memory, x, array</column>
<column name="w_s_address0">out, 8, ap_memory, w_s, array</column>
<column name="w_s_ce0">out, 1, ap_memory, w_s, array</column>
<column name="w_s_we0">out, 1, ap_memory, w_s, array</column>
<column name="w_s_d0">out, 32, ap_memory, w_s, array</column>
<column name="x_s_address0">out, 8, ap_memory, x_s, array</column>
<column name="x_s_ce0">out, 1, ap_memory, x_s, array</column>
<column name="x_s_we0">out, 1, ap_memory, x_s, array</column>
<column name="x_s_d0">out, 32, ap_memory, x_s, array</column>
<column name="y_address0">out, 8, ap_memory, y, array</column>
<column name="y_ce0">out, 1, ap_memory, y, array</column>
<column name="y_we0">out, 1, ap_memory, y, array</column>
<column name="y_d0">out, 32, ap_memory, y, array</column>
<column name="z_address0">out, 8, ap_memory, z, array</column>
<column name="z_ce0">out, 1, ap_memory, z, array</column>
<column name="z_we0">out, 1, ap_memory, z, array</column>
<column name="z_d0">out, 32, ap_memory, z, array</column>
</table>
</item>
</section>
</profile>
