
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: D:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-RIO960C

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202309synp1, Build 146R, Built Jan  4 2024 08:15:03, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
3        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP\testeISP.v (2025-03-19 16:45:53, 2025-03-19 16:59:19)

*******************************************************************
Modules that may have changed as a result of file changes: 15
MID:  lib.cell.view
0        work.CoreResetP.verilog may have changed because the following files changed:
                        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP\testeISP.v (2025-03-19 16:45:53, 2025-03-19 16:59:19) <-- (may instantiate this module)
1        work.MSS_025.verilog may have changed because the following files changed:
                        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP\testeISP.v (2025-03-19 16:45:53, 2025-03-19 16:59:19) <-- (may instantiate this module)
2        work.RCOSC_1MHZ.verilog may have changed because the following files changed:
                        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP\testeISP.v (2025-03-19 16:45:53, 2025-03-19 16:59:19) <-- (may instantiate this module)
3        work.RCOSC_1MHZ_FAB.verilog may have changed because the following files changed:
                        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP\testeISP.v (2025-03-19 16:45:53, 2025-03-19 16:59:19) <-- (may instantiate this module)
4        work.RCOSC_25_50MHZ.verilog may have changed because the following files changed:
                        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP\testeISP.v (2025-03-19 16:45:53, 2025-03-19 16:59:19) <-- (may instantiate this module)
5        work.RCOSC_25_50MHZ_FAB.verilog may have changed because the following files changed:
                        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP\testeISP.v (2025-03-19 16:45:53, 2025-03-19 16:59:19) <-- (may instantiate this module)
6        work.XTLOSC.verilog may have changed because the following files changed:
                        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP\testeISP.v (2025-03-19 16:45:53, 2025-03-19 16:59:19) <-- (may instantiate this module)
7        work.XTLOSC_FAB.verilog may have changed because the following files changed:
                        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP\testeISP.v (2025-03-19 16:45:53, 2025-03-19 16:59:19) <-- (may instantiate this module)
8        work.coreresetp_pcie_hotreset.verilog may have changed because the following files changed:
                        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP\testeISP.v (2025-03-19 16:45:53, 2025-03-19 16:59:19) <-- (may instantiate this module)
9        work.led_blink.verilog may have changed because the following files changed:
                        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP\testeISP.v (2025-03-19 16:45:53, 2025-03-19 16:59:19) <-- (may instantiate this module)
10       work.testeISP.verilog may have changed because the following files changed:
                        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP\testeISP.v (2025-03-19 16:45:53, 2025-03-19 16:59:19) <-- (module definition)
11       work.testeISP_sb.verilog may have changed because the following files changed:
                        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP\testeISP.v (2025-03-19 16:45:53, 2025-03-19 16:59:19) <-- (may instantiate this module)
12       work.testeISP_sb_CCC_0_FCCC.verilog may have changed because the following files changed:
                        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP\testeISP.v (2025-03-19 16:45:53, 2025-03-19 16:59:19) <-- (may instantiate this module)
13       work.testeISP_sb_FABOSC_0_OSC.verilog may have changed because the following files changed:
                        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP\testeISP.v (2025-03-19 16:45:53, 2025-03-19 16:59:19) <-- (may instantiate this module)
14       work.testeISP_sb_MSS.verilog may have changed because the following files changed:
                        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP\testeISP.v (2025-03-19 16:45:53, 2025-03-19 16:59:19) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 14
FID:  path (timestamp)
0        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v (2024-06-12 10:42:00)
1        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v (2024-06-12 10:42:00)
2        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (2024-06-12 10:42:01)
4        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP_sb\CCC_0\testeISP_sb_CCC_0_FCCC.v (2025-03-19 16:31:43)
5        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.v (2025-03-19 16:31:44)
6        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP_sb\testeISP_sb.v (2025-03-19 16:31:44)
7        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP_sb_MSS\testeISP_sb_MSS.v (2025-03-19 16:31:40)
8        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\component\work\testeISP_sb_MSS\testeISP_sb_MSS_syn.v (2025-03-19 16:31:40)
9        D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\hdl\led_blink.v (2025-03-19 16:45:34)
10       D:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v (2024-01-04 13:11:02)
11       D:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\hypermods.v (2024-01-04 13:04:40)
12       D:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\scemi_objects.v (2024-01-04 13:04:40)
13       D:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\scemi_pipes.svh (2024-01-04 13:04:40)
14       D:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\umr_capim.v (2024-01-04 13:08:34)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
