xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_5,../../../../UARTTest.srcs/sources_1/bd/design_1/ip/design_1_UART_Controller_0_1/sources_1/ip/rx_fifo/simulation/fifo_generator_vlog_beh.v,incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_5,../../../../UARTTest.srcs/sources_1/bd/design_1/ip/design_1_UART_Controller_0_1/sources_1/ip/rx_fifo/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_5,../../../../UARTTest.srcs/sources_1/bd/design_1/ip/design_1_UART_Controller_0_1/sources_1/ip/rx_fifo/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog"
rx_fifo.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_UART_Controller_0_1/sources_1/ip/rx_fifo/sim/rx_fifo.v,incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog"
Clock_Divider.vhd,vhdl,xil_defaultlib,../../../../Users/Peter/Desktop/VivadoProjects/UART_IP/UART_IP.srcs/sources_1/ip/Sample_Clock/sources_1/new/Clock_Divider.vhd,incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog"
Sample_Clock.vhd,vhdl,xil_defaultlib,../../../../Users/Peter/Desktop/VivadoProjects/UART_IP/UART_IP.srcs/sources_1/ip/Sample_Clock/sim/Sample_Clock.vhd,incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog"
Baud_Clock.vhd,vhdl,xil_defaultlib,../../../../Users/Peter/Desktop/VivadoProjects/UART_IP/UART_IP.srcs/sources_1/ip/Baud_Clock/sim/Baud_Clock.vhd,incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog"
UART_Receiver.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/278c/sources_1/new/UART_Receiver.vhd,incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog"
UART_Controller.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/278c/sources_1/new/UART_Controller.vhd,incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog"
design_1_UART_Controller_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_UART_Controller_0_1/sim/design_1_UART_Controller_0_1.vhd,incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog"
bd_f60c.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.vhd,incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog"
bd_f60c_ila_lib_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.vhd,incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog"
design_1_system_ila_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.vhd,incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../UARTTest.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
