<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/tlb.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">tlb.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arm_2tlb_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2010-2013, 2016-2019 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2001-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Authors: Ali Saidi</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *          Nathan Binkert</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *          Steve Reinhardt</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2tlb_8hh.html">arch/arm/tlb.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2faults_8hh.html">arch/arm/faults.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2pagetable_8hh.html">arch/arm/pagetable.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stage2__lookup_8hh.html">arch/arm/stage2_lookup.hh</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stage2__mmu_8hh.html">arch/arm/stage2_mmu.hh</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2system_8hh.html">arch/arm/system.hh</a>&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="table__walker_8hh.html">arch/arm/table_walker.hh</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2utility_8hh.html">arch/arm/utility.hh</a>&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="generic_2mmapped__ipr_8hh.html">arch/generic/mmapped_ipr.hh</a>&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="inifile_8hh.html">base/inifile.hh</a>&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="str_8hh.html">base/str.hh</a>&quot;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#include &quot;debug/Checkpoint.hh&quot;</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#include &quot;debug/TLB.hh&quot;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#include &quot;debug/TLBVerbose.hh&quot;</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="page__table_8hh.html">mem/page_table.hh</a>&quot;</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="request_8hh.html">mem/request.hh</a>&quot;</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#include &quot;params/ArmTLB.hh&quot;</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2process_8hh.html">sim/process.hh</a>&quot;</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacestd.html">std</a>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespaceArmISA.html">ArmISA</a>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#ae58edb2d376d7408e0191f42c6bba423">   76</a></span>&#160;TLB::TLB(<span class="keyword">const</span> ArmTLBParams *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>)</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    : <a class="code" href="classBaseTLB.html">BaseTLB</a>(p), table(new <a class="code" href="structArmISA_1_1TlbEntry.html">TlbEntry</a>[p-&gt;size]), size(p-&gt;size),</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;      isStage2(p-&gt;is_stage2), stage2Req(false), stage2DescReq(false), _attr(0),</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;      directToStage2(false), tableWalker(p-&gt;walker), stage2Tlb(NULL),</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;      stage2Mmu(NULL), <a class="code" href="structtest.html">test</a>(nullptr), rangeMRU(1),</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;      <a class="code" href="namespaceArmISA.html#a79293aabe9972f917d751c5072e55a48">aarch64</a>(false), aarch64EL(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a>), isPriv(false), isSecure(false),</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;      isHyp(false), <a class="code" href="namespaceArmISA.html#aaff4c7c57057268242cad9e94c8ff5d7">asid</a>(0), vmid(0), hcr(0), dacr(0),</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      miscRegValid(false), miscRegContext(0), curTranType(NormalTran)</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;{</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keyword">const</span> <a class="code" href="classArmSystem.html">ArmSystem</a> *sys = <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span><a class="code" href="classArmSystem.html">ArmSystem</a> *<span class="keyword">&gt;</span>(p-&gt;sys);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#ac2662183f0b2a9126911b2a57e632c42">tableWalker</a>-&gt;<a class="code" href="classArmISA_1_1TableWalker.html#af69a12f3372cc5b478e33f135c744bae">setTlb</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="comment">// Cache system-level properties</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#ac124897414ac526a624ea559da1ae7e4">haveLPAE</a> = <a class="code" href="classArmISA_1_1TLB.html#ac2662183f0b2a9126911b2a57e632c42">tableWalker</a>-&gt;<a class="code" href="classArmISA_1_1TableWalker.html#a7354988e910ae21d7dc0a9896c258566">haveLPAE</a>();</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a1c4d7213d405a0b53006ea48ba800d0b">haveVirtualization</a> = <a class="code" href="classArmISA_1_1TLB.html#ac2662183f0b2a9126911b2a57e632c42">tableWalker</a>-&gt;<a class="code" href="classArmISA_1_1TableWalker.html#ad04f5fe7fe340c6ed141996140e04d32">haveVirtualization</a>();</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a5ff7c41974308118cb7dcd6376d2a4d0">haveLargeAsid64</a> = <a class="code" href="classArmISA_1_1TLB.html#ac2662183f0b2a9126911b2a57e632c42">tableWalker</a>-&gt;<a class="code" href="classArmISA_1_1TableWalker.html#a290cf1297274587c29d0ecde63ce144b">haveLargeAsid64</a>();</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordflow">if</span> (sys)</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#a9f308820df401a9ecc871942d2b9410d">m5opRange</a> = sys-&gt;<a class="code" href="classArmSystem.html#ab773c6d9d96d769d05a4e90a21efd879">m5opRange</a>();</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;}</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#a9d8f87cca781927c8e02f95ea719a799">   98</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#a9d8f87cca781927c8e02f95ea719a799">TLB::~TLB</a>()</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;{</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keyword">delete</span>[] <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;}</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#a308fed48bf22f2d4f188eb4d68c11a2a">  104</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#a308fed48bf22f2d4f188eb4d68c11a2a">TLB::init</a>()</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;{</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#ace3820ca2b565f0f7201ddad09327be9">stage2Mmu</a> &amp;&amp; !<a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>)</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#ac5e8a08134f664d2097e0c77d3eb9e95">stage2Tlb</a> = <a class="code" href="classArmISA_1_1TLB.html#ace3820ca2b565f0f7201ddad09327be9">stage2Mmu</a>-&gt;<a class="code" href="classArmISA_1_1Stage2MMU.html#a8d317ba017a57a191eb74020ba267114">stage2Tlb</a>();</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;}</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#a8b1b779e7ad9164503afa65f537b67d6">  111</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#a8b1b779e7ad9164503afa65f537b67d6">TLB::setMMU</a>(<a class="code" href="classArmISA_1_1Stage2MMU.html">Stage2MMU</a> *<a class="code" href="namespaceArmISA.html#ab3b9e641a2a1f7851dbd51bd3af42069">m</a>, <a class="code" href="request_8hh.html#ac366b729262fd8e7cbd3283da6f775cf">MasterID</a> master_id)</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;{</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#ace3820ca2b565f0f7201ddad09327be9">stage2Mmu</a> = <a class="code" href="namespaceArmISA.html#ab3b9e641a2a1f7851dbd51bd3af42069">m</a>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#ac2662183f0b2a9126911b2a57e632c42">tableWalker</a>-&gt;<a class="code" href="classArmISA_1_1TableWalker.html#aed73caf7e44f5e37c524ae37624fb26d">setMMU</a>(m, master_id);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;}</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#a693297f6f1f044fdbfa0a2eca885c215">  118</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#a693297f6f1f044fdbfa0a2eca885c215">TLB::translateFunctional</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">va</a>, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &amp;<a class="code" href="namespaceArmISA.html#a669a5d9343209851e234d5f2f7c573d5">pa</a>)</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;{</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a55ca28e8f7ad5d1230db775656384008">updateMiscReg</a>(tc);</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a7b17a24fbb93079fdc1173588733bf93">directToStage2</a>) {</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        assert(<a class="code" href="classArmISA_1_1TLB.html#ac5e8a08134f664d2097e0c77d3eb9e95">stage2Tlb</a>);</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1TLB.html#ac5e8a08134f664d2097e0c77d3eb9e95">stage2Tlb</a>-&gt;<a class="code" href="classArmISA_1_1TLB.html#a693297f6f1f044fdbfa0a2eca885c215">translateFunctional</a>(tc, va, pa);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    }</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <a class="code" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> *<a class="code" href="namespaceArmISA.html#a300e2be8a75f735b68e3d6c321c28cd2">e</a> = <a class="code" href="classArmISA_1_1TLB.html#ad79204cf0d5c7fb0294f10241e664254">lookup</a>(va, <a class="code" href="classArmISA_1_1TLB.html#a215306347fc9bf9463475f67a360eda0">asid</a>, <a class="code" href="classArmISA_1_1TLB.html#ae16d0c7dc782c209abb097a335fe526b">vmid</a>, <a class="code" href="classArmISA_1_1TLB.html#a37fb7444e14a925f74644836fe01bb8d">isHyp</a>, <a class="code" href="classArmISA_1_1TLB.html#ad8a6f7b25f21277caa4eb229eda8206d">isSecure</a>, <span class="keyword">true</span>, <span class="keyword">false</span>,</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                         <a class="code" href="classArmISA_1_1TLB.html#a83ddb4945c39cc32ebc2f89fc4833e5d">aarch64</a> ? <a class="code" href="classArmISA_1_1TLB.html#a988fddb2d918607d96728869aa647c88">aarch64EL</a> : <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">if</span> (!e)</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    pa = e-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a408161c6955bd620fe2ef927c6f2902d">pAddr</a>(va);</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;}</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#ac9a64d325d3e604472105aa60aa823f6">  136</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#ac9a64d325d3e604472105aa60aa823f6">TLB::finalizePhysical</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req,</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                      <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> paddr = req-&gt;getPaddr();</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a9f308820df401a9ecc871942d2b9410d">m5opRange</a>.<a class="code" href="classAddrRange.html#a615f684c623955389a18abc857dc885d">contains</a>(paddr)) {</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a450fdf86e23bd408c25aff98abcc242c">Request::MMAPPED_IPR</a> | <a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a470b5bfda86638956aae8fe7ab279c74">Request::GENERIC_IPR</a>);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        req-&gt;setPaddr(<a class="code" href="namespaceGenericISA.html#a79a8335aadefb64d22e7fc06ac063ad0">GenericISA::iprAddressPseudoInst</a>(</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                          (paddr &gt;&gt; 8) &amp; 0xFF,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                          paddr &amp; 0xFF));</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    }</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;}</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<a class="code" href="structArmISA_1_1TlbEntry.html">TlbEntry</a>*</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#ad79204cf0d5c7fb0294f10241e664254">  152</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#ad79204cf0d5c7fb0294f10241e664254">TLB::lookup</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">va</a>, uint16_t asn, uint8_t <a class="code" href="classArmISA_1_1TLB.html#ae16d0c7dc782c209abb097a335fe526b">vmid</a>, <span class="keywordtype">bool</span> hyp, <span class="keywordtype">bool</span> secure,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;            <span class="keywordtype">bool</span> functional, <span class="keywordtype">bool</span> ignore_asn, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> target_el)</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;{</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <a class="code" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> *retval = NULL;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="comment">// Maintaining LRU array</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a> = 0;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordflow">while</span> (retval == NULL &amp;&amp; x &lt; <a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a>) {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        <span class="keywordflow">if</span> ((!ignore_asn &amp;&amp; <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[x].match(va, asn, vmid, hyp, secure, <span class="keyword">false</span>,</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;             target_el)) ||</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;            (ignore_asn &amp;&amp; <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[x].match(va, vmid, hyp, secure, target_el))) {</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;            <span class="comment">// We only move the hit entry ahead when the position is higher</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;            <span class="comment">// than rangeMRU</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;            <span class="keywordflow">if</span> (x &gt; <a class="code" href="classArmISA_1_1TLB.html#ab9c80953ba1c13b5952117b5c8d38c3a">rangeMRU</a> &amp;&amp; !functional) {</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                <a class="code" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> tmp_entry = <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>];</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = x; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &gt; 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>--)</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                    <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> - 1];</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[0] = tmp_entry;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                retval = &amp;<a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[0];</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                retval = &amp;<a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>];</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;            }</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        }</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        ++<a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    }</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(TLBVerbose, <span class="stringliteral">&quot;Lookup %#x, asn %#x -&gt; %s vmn 0x%x hyp %d secure %d &quot;</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;            <span class="stringliteral">&quot;ppn %#x size: %#x pa: %#x ap:%d ns:%d nstid:%d g:%d asid: %d &quot;</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;            <span class="stringliteral">&quot;el: %d\n&quot;</span>,</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;            va, asn, retval ? <span class="stringliteral">&quot;hit&quot;</span> : <span class="stringliteral">&quot;miss&quot;</span>, vmid, hyp, secure,</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;            retval ? retval-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a4afe677a2787de7618c9ae0c7ac52d55">pfn</a>       : 0, retval ? retval-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a868dd527cef0bd3922b729e8662dbef5">size</a>  : 0,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;            retval ? retval-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a408161c6955bd620fe2ef927c6f2902d">pAddr</a>(va) : 0, retval ? retval-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a7e7354fa4ecc350cd54e8f61d6dd2395">ap</a>    : 0,</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;            retval ? retval-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#ab3f1550285f0f8622abfd6fadfe6aa39">ns</a>        : 0, retval ? retval-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a3912aad9279d0750e45c3cb6d062cf4b">nstid</a> : 0,</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;            retval ? retval-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a1025b4849b1a01fa997a2e90c9a51ac8">global</a>    : 0, retval ? retval-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a9607ccefc09fb169e27a383368f2bfa2">asid</a>  : 0,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;            retval ? retval-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a0d8d8291405b1b99f20da1cf5ba7e55a">el</a>        : 0);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="keywordflow">return</span> retval;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;}</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">// insert a new TLB entry</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#a32a7397627c69aa473125fb40ea7beac">  195</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#a32a7397627c69aa473125fb40ea7beac">TLB::insert</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, <a class="code" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> &amp;entry)</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;{</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Inserting entry into TLB with pfn:%#x size:%#x vpn: %#x&quot;</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;            <span class="stringliteral">&quot; asid:%d vmid:%d N:%d global:%d valid:%d nc:%d xn:%d&quot;</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;            <span class="stringliteral">&quot; ap:%#x domain:%#x ns:%d nstid:%d isHyp:%d\n&quot;</span>, entry.<a class="code" href="structArmISA_1_1TlbEntry.html#a4afe677a2787de7618c9ae0c7ac52d55">pfn</a>,</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;            entry.<a class="code" href="structArmISA_1_1TlbEntry.html#a868dd527cef0bd3922b729e8662dbef5">size</a>, entry.<a class="code" href="structArmISA_1_1TlbEntry.html#a975082bed51810d0cb2953d4e4361ccb">vpn</a>, entry.<a class="code" href="structArmISA_1_1TlbEntry.html#a9607ccefc09fb169e27a383368f2bfa2">asid</a>, entry.<a class="code" href="structArmISA_1_1TlbEntry.html#ae6eada7f8887095fa1e3c6198175814c">vmid</a>, entry.<a class="code" href="structArmISA_1_1TlbEntry.html#afb996c55e70b44cd2d69669a4281037c">N</a>,</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;            entry.<a class="code" href="structArmISA_1_1TlbEntry.html#a1025b4849b1a01fa997a2e90c9a51ac8">global</a>, entry.<a class="code" href="structArmISA_1_1TlbEntry.html#aff27599d4e6fb38eedadb1180d78dd09">valid</a>, entry.<a class="code" href="structArmISA_1_1TlbEntry.html#aa48086307b7c0138fd5523586b237ce1">nonCacheable</a>, entry.<a class="code" href="structArmISA_1_1TlbEntry.html#a63c7605dfb1cbdc03f2d2ba6d39c6488">xn</a>,</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;            entry.<a class="code" href="structArmISA_1_1TlbEntry.html#a7e7354fa4ecc350cd54e8f61d6dd2395">ap</a>, static_cast&lt;uint8_t&gt;(entry.<a class="code" href="structArmISA_1_1TlbEntry.html#a94f98aa8eec65aacfcfccd40a4aea72e">domain</a>), entry.<a class="code" href="structArmISA_1_1TlbEntry.html#ab3f1550285f0f8622abfd6fadfe6aa39">ns</a>, entry.<a class="code" href="structArmISA_1_1TlbEntry.html#a3912aad9279d0750e45c3cb6d062cf4b">nstid</a>,</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;            entry.<a class="code" href="structArmISA_1_1TlbEntry.html#a67cbc74fa97bcec0c50db8a986400a57">isHyp</a>);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a> - 1].valid)</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot; - Replacing Valid entry %#x, asn %d vmn %d ppn %#x &quot;</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                <span class="stringliteral">&quot;size: %#x ap:%d ns:%d nstid:%d g:%d isHyp:%d el: %d\n&quot;</span>,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a>-1].vpn &lt;&lt; <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a>-1].N, <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a>-1].<a class="code" href="classArmISA_1_1TLB.html#a215306347fc9bf9463475f67a360eda0">asid</a>,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a>-1].<a class="code" href="classArmISA_1_1TLB.html#ae16d0c7dc782c209abb097a335fe526b">vmid</a>, <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a>-1].<a class="code" href="namespaceMipsISA.html#ad087a0d09df82734e1a2ac73150696de">pfn</a> &lt;&lt; <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a>-1].N,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a>-1].<a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a>, <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a>-1].ap, <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a>-1].<a class="code" href="namespaceArmISA.html#a0929e6a0471942ee7968c26aa92d15ff">ns</a>,</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a>-1].nstid, <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a>-1].global, <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a>-1].<a class="code" href="classArmISA_1_1TLB.html#a37fb7444e14a925f74644836fe01bb8d">isHyp</a>,</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a>-1].<a class="code" href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">el</a>);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="comment">//inserting to MRU position and evicting the LRU one</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = <a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a> - 1; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &gt; 0; --<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>-1];</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[0] = entry;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a0588d04a47d488e874e7034d5878c51b">inserts</a>++;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a9641876348adabd4a106afbe35c10456">ppRefills</a>-&gt;notify(1);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;}</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#a42aa74d8010c3452fd75d6daf1ca34fb">  225</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#a42aa74d8010c3452fd75d6daf1ca34fb">TLB::printTlb</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a> = 0;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <a class="code" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> *<a class="code" href="namespaceMipsISA.html#a96bd0a55377fd83938867fd4d63d664d">te</a>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Current TLB contents:\n&quot;</span>);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="keywordflow">while</span> (x &lt; <a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a>) {</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        te = &amp;<a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>];</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        <span class="keywordflow">if</span> (te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#aff27599d4e6fb38eedadb1180d78dd09">valid</a>)</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot; *  %s\n&quot;</span>, te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a41ab780c1151cffb9ba2ca1d2af652c8">print</a>());</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        ++<a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    }</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;}</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#a239a1c1be1e8149df55e22dd2800fb7d">  239</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#a239a1c1be1e8149df55e22dd2800fb7d">TLB::flushAllSecurity</a>(<span class="keywordtype">bool</span> secure_lookup, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> target_el,</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                      <span class="keywordtype">bool</span> ignore_el)</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;{</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Flushing all TLB entries (%s lookup)\n&quot;</span>,</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;            (secure_lookup ? <span class="stringliteral">&quot;secure&quot;</span> : <span class="stringliteral">&quot;non-secure&quot;</span>));</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a> = 0;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <a class="code" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> *<a class="code" href="namespaceMipsISA.html#a96bd0a55377fd83938867fd4d63d664d">te</a>;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="keywordflow">while</span> (x &lt; <a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a>) {</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        te = &amp;<a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>];</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">bool</span> el_match = ignore_el ?</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;            true : te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#af6df132e2a23b78772b11debb9782c59">checkELMatch</a>(target_el);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        <span class="keywordflow">if</span> (te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#aff27599d4e6fb38eedadb1180d78dd09">valid</a> &amp;&amp; secure_lookup == !te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a3912aad9279d0750e45c3cb6d062cf4b">nstid</a> &amp;&amp;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;            (te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#ae6eada7f8887095fa1e3c6198175814c">vmid</a> == <a class="code" href="classArmISA_1_1TLB.html#ae16d0c7dc782c209abb097a335fe526b">vmid</a> || secure_lookup) &amp;&amp; el_match) {</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot; -  %s\n&quot;</span>, te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a41ab780c1151cffb9ba2ca1d2af652c8">print</a>());</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;            te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#aff27599d4e6fb38eedadb1180d78dd09">valid</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a3cf686a27a5c5424834fc9e1de4ff870">flushedEntries</a>++;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        }</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        ++<a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    }</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#ad2a3ec67a52ee644564143b7ca918516">flushTlb</a>++;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="comment">// If there&#39;s a second stage TLB (and we&#39;re not it) then flush it as well</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="comment">// if we&#39;re currently in hyp mode</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a> &amp;&amp; <a class="code" href="classArmISA_1_1TLB.html#a37fb7444e14a925f74644836fe01bb8d">isHyp</a>) {</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#ac5e8a08134f664d2097e0c77d3eb9e95">stage2Tlb</a>-&gt;<a class="code" href="classArmISA_1_1TLB.html#a239a1c1be1e8149df55e22dd2800fb7d">flushAllSecurity</a>(secure_lookup, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>, <span class="keyword">true</span>);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    }</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;}</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#af054ab7a21509590993026f4572c91f5">  271</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#af054ab7a21509590993026f4572c91f5">TLB::flushAllNs</a>(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> target_el, <span class="keywordtype">bool</span> ignore_el)</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;{</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="keywordtype">bool</span> hyp = target_el == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Flushing all NS TLB entries (%s lookup)\n&quot;</span>,</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;            (hyp ? <span class="stringliteral">&quot;hyp&quot;</span> : <span class="stringliteral">&quot;non-hyp&quot;</span>));</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a> = 0;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <a class="code" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> *<a class="code" href="namespaceMipsISA.html#a96bd0a55377fd83938867fd4d63d664d">te</a>;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="keywordflow">while</span> (x &lt; <a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a>) {</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        te = &amp;<a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>];</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">bool</span> el_match = ignore_el ?</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;            true : te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#af6df132e2a23b78772b11debb9782c59">checkELMatch</a>(target_el);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        <span class="keywordflow">if</span> (te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#aff27599d4e6fb38eedadb1180d78dd09">valid</a> &amp;&amp; te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a3912aad9279d0750e45c3cb6d062cf4b">nstid</a> &amp;&amp; te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a67cbc74fa97bcec0c50db8a986400a57">isHyp</a> == hyp &amp;&amp; el_match) {</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot; -  %s\n&quot;</span>, te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a41ab780c1151cffb9ba2ca1d2af652c8">print</a>());</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a3cf686a27a5c5424834fc9e1de4ff870">flushedEntries</a>++;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;            te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#aff27599d4e6fb38eedadb1180d78dd09">valid</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        }</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        ++<a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    }</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#ad2a3ec67a52ee644564143b7ca918516">flushTlb</a>++;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="comment">// If there&#39;s a second stage TLB (and we&#39;re not it) then flush it as well</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a> &amp;&amp; !hyp) {</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#ac5e8a08134f664d2097e0c77d3eb9e95">stage2Tlb</a>-&gt;<a class="code" href="classArmISA_1_1TLB.html#af054ab7a21509590993026f4572c91f5">flushAllNs</a>(<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>, <span class="keyword">true</span>);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    }</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;}</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#a288136ca86b2b4ba0c13f805b69cb627">  302</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#a288136ca86b2b4ba0c13f805b69cb627">TLB::flushMvaAsid</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> mva, uint64_t asn, <span class="keywordtype">bool</span> secure_lookup,</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                  <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> target_el)</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;{</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Flushing TLB entries with mva: %#x, asid: %#x &quot;</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;            <span class="stringliteral">&quot;(%s lookup)\n&quot;</span>, mva, asn, (secure_lookup ?</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;            <span class="stringliteral">&quot;secure&quot;</span> : <span class="stringliteral">&quot;non-secure&quot;</span>));</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#abc6b8edbee21c2179ed41657a5f88008">_flushMva</a>(mva, asn, secure_lookup, <span class="keyword">false</span>, target_el);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a35b6a93ff8375b07eede7bc89d888cbe">flushTlbMvaAsid</a>++;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;}</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#aedb93fe334b406f6a0f048636578186b">  313</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#aedb93fe334b406f6a0f048636578186b">TLB::flushAsid</a>(uint64_t asn, <span class="keywordtype">bool</span> secure_lookup, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> target_el)</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;{</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Flushing TLB entries with asid: %#x (%s lookup)\n&quot;</span>, asn,</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;            (secure_lookup ? <span class="stringliteral">&quot;secure&quot;</span> : <span class="stringliteral">&quot;non-secure&quot;</span>));</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a> = 0 ;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <a class="code" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> *<a class="code" href="namespaceMipsISA.html#a96bd0a55377fd83938867fd4d63d664d">te</a>;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="keywordflow">while</span> (x &lt; <a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a>) {</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        te = &amp;<a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>];</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        <span class="keywordflow">if</span> (te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#aff27599d4e6fb38eedadb1180d78dd09">valid</a> &amp;&amp; te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a9607ccefc09fb169e27a383368f2bfa2">asid</a> == asn &amp;&amp; secure_lookup == !te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a3912aad9279d0750e45c3cb6d062cf4b">nstid</a> &amp;&amp;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;            (te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#ae6eada7f8887095fa1e3c6198175814c">vmid</a> == <a class="code" href="classArmISA_1_1TLB.html#ae16d0c7dc782c209abb097a335fe526b">vmid</a> || secure_lookup) &amp;&amp;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;            te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#af6df132e2a23b78772b11debb9782c59">checkELMatch</a>(target_el)) {</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;            te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#aff27599d4e6fb38eedadb1180d78dd09">valid</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot; -  %s\n&quot;</span>, te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a41ab780c1151cffb9ba2ca1d2af652c8">print</a>());</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a3cf686a27a5c5424834fc9e1de4ff870">flushedEntries</a>++;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        }</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        ++<a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    }</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a28d619726ce2410f006a43af332ca8e1">flushTlbAsid</a>++;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;}</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#a759d948f320ca08d8f815aaa1e189fd2">  337</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#a759d948f320ca08d8f815aaa1e189fd2">TLB::flushMva</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> mva, <span class="keywordtype">bool</span> secure_lookup, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> target_el)</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;{</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Flushing TLB entries with mva: %#x (%s lookup)\n&quot;</span>, mva,</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;            (secure_lookup ? <span class="stringliteral">&quot;secure&quot;</span> : <span class="stringliteral">&quot;non-secure&quot;</span>));</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#abc6b8edbee21c2179ed41657a5f88008">_flushMva</a>(mva, 0xbeef, secure_lookup, <span class="keyword">true</span>, target_el);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a410e54735bc35f30c89980cbb28570e1">flushTlbMva</a>++;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;}</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#abc6b8edbee21c2179ed41657a5f88008">  346</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#abc6b8edbee21c2179ed41657a5f88008">TLB::_flushMva</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> mva, uint64_t asn, <span class="keywordtype">bool</span> secure_lookup,</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;               <span class="keywordtype">bool</span> ignore_asn, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> target_el)</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;{</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <a class="code" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> *<a class="code" href="namespaceMipsISA.html#a96bd0a55377fd83938867fd4d63d664d">te</a>;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="comment">// D5.7.2: Sign-extend address to 64 bits</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    mva = sext&lt;56&gt;(mva);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="keywordtype">bool</span> hyp = target_el == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    te = <a class="code" href="classArmISA_1_1TLB.html#ad79204cf0d5c7fb0294f10241e664254">lookup</a>(mva, asn, <a class="code" href="classArmISA_1_1TLB.html#ae16d0c7dc782c209abb097a335fe526b">vmid</a>, hyp, secure_lookup, <span class="keyword">false</span>, ignore_asn,</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                target_el);</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="keywordflow">while</span> (te != NULL) {</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        <span class="keywordflow">if</span> (secure_lookup == !te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a3912aad9279d0750e45c3cb6d062cf4b">nstid</a>) {</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot; -  %s\n&quot;</span>, te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a41ab780c1151cffb9ba2ca1d2af652c8">print</a>());</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;            te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#aff27599d4e6fb38eedadb1180d78dd09">valid</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a3cf686a27a5c5424834fc9e1de4ff870">flushedEntries</a>++;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        }</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        te = <a class="code" href="classArmISA_1_1TLB.html#ad79204cf0d5c7fb0294f10241e664254">lookup</a>(mva, asn, <a class="code" href="classArmISA_1_1TLB.html#ae16d0c7dc782c209abb097a335fe526b">vmid</a>, hyp, secure_lookup, <span class="keyword">false</span>, ignore_asn,</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                    target_el);</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    }</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;}</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#ae0d2e56f0968eb90e4f4d32cb04e8919">  369</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#ae0d2e56f0968eb90e4f4d32cb04e8919">TLB::flushIpaVmid</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ipa, <span class="keywordtype">bool</span> secure_lookup, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> target_el)</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;{</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    assert(!<a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#ac5e8a08134f664d2097e0c77d3eb9e95">stage2Tlb</a>-&gt;<a class="code" href="classArmISA_1_1TLB.html#abc6b8edbee21c2179ed41657a5f88008">_flushMva</a>(ipa, 0xbeef, secure_lookup, <span class="keyword">true</span>, target_el);</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;}</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#ab361c7a7f144cad64d44e716761fac25">  376</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#ab361c7a7f144cad64d44e716761fac25">TLB::drainResume</a>()</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;{</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="comment">// We might have unserialized something or switched CPUs, so make</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="comment">// sure to re-read the misc regs.</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a65b5c9f8eeb6f23d434738badc2e8603">miscRegValid</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;}</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#a35b967abd2dc4f269c17461ffa42a19f">  384</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#a35b967abd2dc4f269c17461ffa42a19f">TLB::takeOverFrom</a>(<a class="code" href="classBaseTLB.html">BaseTLB</a> *_otlb)</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;{</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html">TLB</a> *otlb = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1TLB.html">TLB</a>*<span class="keyword">&gt;</span>(_otlb);</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="comment">/* Make sure we actually have a valid type */</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <span class="keywordflow">if</span> (otlb) {</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#a6ec1ce85d329fbd19234e06640582237">_attr</a> = otlb-&gt;<a class="code" href="classArmISA_1_1TLB.html#a6ec1ce85d329fbd19234e06640582237">_attr</a>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#ac124897414ac526a624ea559da1ae7e4">haveLPAE</a> = otlb-&gt;<a class="code" href="classArmISA_1_1TLB.html#ac124897414ac526a624ea559da1ae7e4">haveLPAE</a>;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#a7b17a24fbb93079fdc1173588733bf93">directToStage2</a> = otlb-&gt;<a class="code" href="classArmISA_1_1TLB.html#a7b17a24fbb93079fdc1173588733bf93">directToStage2</a>;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#a0a0d2a49b44f3e54bd986e6c7f0049dc">stage2Req</a> = otlb-&gt;<a class="code" href="classArmISA_1_1TLB.html#a0a0d2a49b44f3e54bd986e6c7f0049dc">stage2Req</a>;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#aa1c8c344c92dcc1582d5420e1427a596">stage2DescReq</a> = otlb-&gt;<a class="code" href="classArmISA_1_1TLB.html#aa1c8c344c92dcc1582d5420e1427a596">stage2DescReq</a>;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        <span class="comment">/* Sync the stage2 MMU if they exist in both</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">         * the old CPU and the new</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a> &amp;&amp;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#ac5e8a08134f664d2097e0c77d3eb9e95">stage2Tlb</a> &amp;&amp; otlb-&gt;<a class="code" href="classArmISA_1_1TLB.html#ac5e8a08134f664d2097e0c77d3eb9e95">stage2Tlb</a>) {</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#ac5e8a08134f664d2097e0c77d3eb9e95">stage2Tlb</a>-&gt;<a class="code" href="classArmISA_1_1TLB.html#a35b967abd2dc4f269c17461ffa42a19f">takeOverFrom</a>(otlb-&gt;<a class="code" href="classArmISA_1_1TLB.html#ac5e8a08134f664d2097e0c77d3eb9e95">stage2Tlb</a>);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        }</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Incompatible TLB type!&quot;</span>);</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    }</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;}</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#aebc0eb37921c57c4e952693f513d0d2c">  408</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#aebc0eb37921c57c4e952693f513d0d2c">TLB::serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Checkpoint, <span class="stringliteral">&quot;Serializing Arm TLB\n&quot;</span>);</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1TLB.html#a6ec1ce85d329fbd19234e06640582237">_attr</a>);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1TLB.html#ac124897414ac526a624ea559da1ae7e4">haveLPAE</a>);</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1TLB.html#a7b17a24fbb93079fdc1173588733bf93">directToStage2</a>);</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1TLB.html#a0a0d2a49b44f3e54bd986e6c7f0049dc">stage2Req</a>);</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1TLB.html#aa1c8c344c92dcc1582d5420e1427a596">stage2DescReq</a>);</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="keywordtype">int</span> num_entries = <a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a>;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(num_entries);</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++)</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].<a class="code" href="classSerializable.html#a5360c9a9ee288009ba4abfc0ee0179b4">serializeSection</a>(cp, <a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;TlbEntry%d&quot;</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;}</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#afb4f14716ae71486c2e8b14a5389fdc6">  425</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#afb4f14716ae71486c2e8b14a5389fdc6">TLB::unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;<a class="code" href="namespacecp.html">cp</a>)</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;{</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Checkpoint, <span class="stringliteral">&quot;Unserializing Arm TLB\n&quot;</span>);</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1TLB.html#a6ec1ce85d329fbd19234e06640582237">_attr</a>);</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1TLB.html#ac124897414ac526a624ea559da1ae7e4">haveLPAE</a>);</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1TLB.html#a7b17a24fbb93079fdc1173588733bf93">directToStage2</a>);</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1TLB.html#a0a0d2a49b44f3e54bd986e6c7f0049dc">stage2Req</a>);</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classArmISA_1_1TLB.html#aa1c8c344c92dcc1582d5420e1427a596">stage2DescReq</a>);</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="keywordtype">int</span> num_entries;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(num_entries);</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; min(<a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a>, num_entries); <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++)</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].<a class="code" href="classSerializable.html#ad019457160891a7974f124f1c6899f21">unserializeSection</a>(cp, <a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;TlbEntry%d&quot;</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;}</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#adab6e305d7437e6cfca84773206471b6">  442</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#adab6e305d7437e6cfca84773206471b6">TLB::regStats</a>()</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;{</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <a class="code" href="classStats_1_1Group.html#ae51571a9ce454b2b4cb6d1e2d91e03ce">BaseTLB::regStats</a>();</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a644c4144f756547ac4a633f639472c9f">instHits</a></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.inst_hits&quot;</span>)</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;ITB inst hits&quot;</span>)</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        ;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a4238723b9727e30dbf6adf684ccb6042">instMisses</a></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.inst_misses&quot;</span>)</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;ITB inst misses&quot;</span>)</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;        ;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a6906bf5d24cb0bb244cdd49d9cb0a2e0">instAccesses</a></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.inst_accesses&quot;</span>)</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;ITB inst accesses&quot;</span>)</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        ;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a687ceb21f05a04e8e9939529d680da8e">readHits</a></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.read_hits&quot;</span>)</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;DTB read hits&quot;</span>)</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        ;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a664a30b4686cbd47b32c2f3f40b122a7">readMisses</a></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.read_misses&quot;</span>)</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;DTB read misses&quot;</span>)</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        ;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a9fbd9eee78e1b023b096b9ca893d1aa7">readAccesses</a></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.read_accesses&quot;</span>)</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;DTB read accesses&quot;</span>)</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        ;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a77f188052be9dc8b73d5f57f13c925ad">writeHits</a></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.write_hits&quot;</span>)</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;DTB write hits&quot;</span>)</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        ;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#ac5943c197a782c01a72a16a9921fac3c">writeMisses</a></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.write_misses&quot;</span>)</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;DTB write misses&quot;</span>)</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;        ;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a6ef4e4a8d02c9d26a84f8a5d63b9f15b">writeAccesses</a></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.write_accesses&quot;</span>)</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;DTB write accesses&quot;</span>)</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        ;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a9b0a4d17adecac5e2646491e78bacd39">hits</a></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.hits&quot;</span>)</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;DTB hits&quot;</span>)</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;        ;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#afcfd0ae1561036ec2e915c57cc4130e6">misses</a></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.misses&quot;</span>)</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;DTB misses&quot;</span>)</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        ;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#aa74953c7b78eb906dc1631733682eb82">accesses</a></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.accesses&quot;</span>)</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;DTB accesses&quot;</span>)</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        ;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#ad2a3ec67a52ee644564143b7ca918516">flushTlb</a></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.flush_tlb&quot;</span>)</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Number of times complete TLB was flushed&quot;</span>)</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        ;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a410e54735bc35f30c89980cbb28570e1">flushTlbMva</a></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.flush_tlb_mva&quot;</span>)</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Number of times TLB was flushed by MVA&quot;</span>)</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        ;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a35b6a93ff8375b07eede7bc89d888cbe">flushTlbMvaAsid</a></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.flush_tlb_mva_asid&quot;</span>)</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Number of times TLB was flushed by MVA &amp; ASID&quot;</span>)</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        ;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a28d619726ce2410f006a43af332ca8e1">flushTlbAsid</a></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.flush_tlb_asid&quot;</span>)</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Number of times TLB was flushed by ASID&quot;</span>)</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        ;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a3cf686a27a5c5424834fc9e1de4ff870">flushedEntries</a></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.flush_entries&quot;</span>)</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Number of entries that have been flushed from TLB&quot;</span>)</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        ;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a655dd5813d52b551be565206abb14b41">alignFaults</a></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.align_faults&quot;</span>)</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Number of TLB faults due to alignment restrictions&quot;</span>)</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        ;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a6c80b0d2f2e71322dff7ac83e82d5bc1">prefetchFaults</a></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.prefetch_faults&quot;</span>)</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Number of TLB faults due to prefetch&quot;</span>)</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        ;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#ab2b9dac041d03c3526507570622785f8">domainFaults</a></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.domain_faults&quot;</span>)</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Number of TLB faults due to domain restrictions&quot;</span>)</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;        ;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#aa96037381db38a7f5f9f4cf72b73a999">permsFaults</a></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.perms_faults&quot;</span>)</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Number of TLB faults due to permissions restrictions&quot;</span>)</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        ;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a6906bf5d24cb0bb244cdd49d9cb0a2e0">instAccesses</a> = <a class="code" href="classArmISA_1_1TLB.html#a644c4144f756547ac4a633f639472c9f">instHits</a> + <a class="code" href="classArmISA_1_1TLB.html#a4238723b9727e30dbf6adf684ccb6042">instMisses</a>;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a9fbd9eee78e1b023b096b9ca893d1aa7">readAccesses</a> = <a class="code" href="classArmISA_1_1TLB.html#a687ceb21f05a04e8e9939529d680da8e">readHits</a> + <a class="code" href="classArmISA_1_1TLB.html#a664a30b4686cbd47b32c2f3f40b122a7">readMisses</a>;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a6ef4e4a8d02c9d26a84f8a5d63b9f15b">writeAccesses</a> = <a class="code" href="classArmISA_1_1TLB.html#a77f188052be9dc8b73d5f57f13c925ad">writeHits</a> + <a class="code" href="classArmISA_1_1TLB.html#ac5943c197a782c01a72a16a9921fac3c">writeMisses</a>;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a9b0a4d17adecac5e2646491e78bacd39">hits</a> = <a class="code" href="classArmISA_1_1TLB.html#a687ceb21f05a04e8e9939529d680da8e">readHits</a> + <a class="code" href="classArmISA_1_1TLB.html#a77f188052be9dc8b73d5f57f13c925ad">writeHits</a> + <a class="code" href="classArmISA_1_1TLB.html#a644c4144f756547ac4a633f639472c9f">instHits</a>;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#afcfd0ae1561036ec2e915c57cc4130e6">misses</a> = readMisses + writeMisses + <a class="code" href="classArmISA_1_1TLB.html#a4238723b9727e30dbf6adf684ccb6042">instMisses</a>;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#aa74953c7b78eb906dc1631733682eb82">accesses</a> = <a class="code" href="classArmISA_1_1TLB.html#a9fbd9eee78e1b023b096b9ca893d1aa7">readAccesses</a> + <a class="code" href="classArmISA_1_1TLB.html#a6ef4e4a8d02c9d26a84f8a5d63b9f15b">writeAccesses</a> + <a class="code" href="classArmISA_1_1TLB.html#a6906bf5d24cb0bb244cdd49d9cb0a2e0">instAccesses</a>;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;}</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#a835392a8c96f1c5d0eb3eeb5652095dd">  559</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#a835392a8c96f1c5d0eb3eeb5652095dd">TLB::regProbePoints</a>()</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;{</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a9641876348adabd4a106afbe35c10456">ppRefills</a>.reset(<span class="keyword">new</span> <a class="code" href="classProbePointArg.html">ProbePoints::PMU</a>(<a class="code" href="classSimObject.html#ab6f8b1c9e7c8239917c9b27254c5fe82">getProbeManager</a>(), <span class="stringliteral">&quot;Refills&quot;</span>));</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;}</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#a665741be7dddc201dc1cb06d6ad10764">  565</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#a665741be7dddc201dc1cb06d6ad10764">TLB::translateSe</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>,</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;                 <a class="code" href="classBaseTLB_1_1Translation.html">Translation</a> *translation, <span class="keywordtype">bool</span> &amp;delay, <span class="keywordtype">bool</span> timing)</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;{</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a55ca28e8f7ad5d1230db775656384008">updateMiscReg</a>(tc);</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr_tainted = req-&gt;getVaddr();</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a> = 0;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a83ddb4945c39cc32ebc2f89fc4833e5d">aarch64</a>)</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;        vaddr = <a class="code" href="namespaceArmISA.html#a17830702f2a3c01ca77252e146d45bba">purifyTaggedAddr</a>(vaddr_tainted, tc, <a class="code" href="classArmISA_1_1TLB.html#a988fddb2d918607d96728869aa647c88">aarch64EL</a>, <a class="code" href="classArmISA_1_1TLB.html#a9938d23242082843b35b595a598c50a7">ttbcr</a>);</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;        vaddr = vaddr_tainted;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <a class="code" href="classFlags.html">Request::Flags</a> flags = req-&gt;getFlags();</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <span class="keywordtype">bool</span> is_fetch = (mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b">Execute</a>);</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <span class="keywordtype">bool</span> is_write = (mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">Write</a>);</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <span class="keywordflow">if</span> (!is_fetch) {</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;        assert(flags &amp; <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">MustBeOne</a> || req-&gt;isPrefetch());</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a>.a || !(flags &amp; <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbad5c5b8facc5c439d3a76a30e9437a063">AllowUnaligned</a>)) {</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;            <span class="keywordflow">if</span> (vaddr &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(flags &amp; <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbaeba3c1af8a692106738171078a0c9415">AlignmentMask</a>)) {</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;                <span class="comment">// LPAE is always disabled in SE mode</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;                <span class="keywordflow">return</span> std::make_shared&lt;DataAbort&gt;(</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;                    vaddr_tainted,</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;                    <a class="code" href="structArmISA_1_1TlbEntry.html#ae7cd124a4238d7de818f17366b16bb63a88a12f09800c497f30b98781952b50f2">TlbEntry::DomainType::NoAccess</a>, is_write,</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;                    <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba6d768f0e624f74c08959bf971eb97589">ArmFault::AlignmentFault</a>, <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>,</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;                    <a class="code" href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7a0cafd1f4e2d0ba7ab9f0dbb0a16d16f9">ArmFault::VmsaTran</a>);</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;            }</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;        }</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    }</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> paddr;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    <a class="code" href="classProcess.html">Process</a> *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a> = tc-&gt;<a class="code" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">getProcessPtr</a>();</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    <span class="keywordflow">if</span> (!p-&gt;<a class="code" href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">pTable</a>-&gt;<a class="code" href="classEmulationPageTable.html#a5c973bd7a9d131af58ff448ec8c54190">translate</a>(vaddr, paddr))</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;        <span class="keywordflow">return</span> std::make_shared&lt;GenericPageTableFault&gt;(vaddr_tainted);</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    req-&gt;setPaddr(paddr);</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1TLB.html#ac9a64d325d3e604472105aa60aa823f6">finalizePhysical</a>(req, tc, mode);</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;}</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#ac03f1fd382909668a35b5c70b3157dab">  605</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#ac03f1fd382909668a35b5c70b3157dab">TLB::checkPermissions</a>(<a class="code" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> *<a class="code" href="namespaceMipsISA.html#a96bd0a55377fd83938867fd4d63d664d">te</a>, <span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;{</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <span class="comment">// a data cache maintenance instruction that operates by MVA does</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="comment">// not generate a Data Abort exeception due to a Permission fault</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="keywordflow">if</span> (req-&gt;isCacheMaintenance()) {</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    }</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a> = req-&gt;getVaddr(); <span class="comment">// 32-bit don&#39;t have to purify</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <a class="code" href="classFlags.html">Request::Flags</a> flags = req-&gt;getFlags();</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    <span class="keywordtype">bool</span> is_fetch  = (mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b">Execute</a>);</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <span class="keywordtype">bool</span> is_write  = (mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">Write</a>);</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    <span class="keywordtype">bool</span> is_priv   = <a class="code" href="classArmISA_1_1TLB.html#ad56114d8c8c01ecac6cfcef19cab341a">isPriv</a> &amp;&amp; !(flags &amp; <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba3b6e86a4a2b30349df260f325e251c35">UserMode</a>);</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    <span class="comment">// Get the translation type from the actuall table entry</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <a class="code" href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7">ArmFault::TranMethod</a> tranMethod = te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a9613e3bef8f31852c9d632313686495d">longDescFormat</a> ? <a class="code" href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7acb08e0463457bb8896b2d4f021e071f5">ArmFault::LpaeTran</a></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;                                                         : <a class="code" href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7a0cafd1f4e2d0ba7ab9f0dbb0a16d16f9">ArmFault::VmsaTran</a>;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <span class="comment">// If this is the second stage of translation and the request is for a</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="comment">// stage 1 page table walk then we need to check the HCR.PTW bit. This</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <span class="comment">// allows us to generate a fault if the request targets an area marked</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <span class="comment">// as a device or strongly ordered.</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a> &amp;&amp; req-&gt;isPTWalk() &amp;&amp; <a class="code" href="classArmISA_1_1TLB.html#acbee2238dee7b765078cf6a7db1e5f94">hcr</a>.ptw &amp;&amp;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;        (te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#af18922b22f7a395bfdfd8c5a56aa2efa">mtype</a> != <a class="code" href="structArmISA_1_1TlbEntry.html#a2a7854669dc5b8b98ab1febded9b6e28a960b44c579bc2f6818d2daaf9e4c16f0">TlbEntry::MemoryType::Normal</a>)) {</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        <span class="keywordflow">return</span> std::make_shared&lt;DataAbort&gt;(</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;            <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a94f98aa8eec65aacfcfccd40a4aea72e">domain</a>, is_write,</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;            <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba67e178d678012b0951bfea90f70e7090">ArmFault::PermissionLL</a> + te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#af71162bb150f89b360b71f0f4c4bc6cb">lookupLevel</a>,</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>, tranMethod);</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    }</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <span class="comment">// Generate an alignment fault for unaligned data accesses to device or</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    <span class="comment">// strongly ordered memory</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    <span class="keywordflow">if</span> (!is_fetch) {</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;        <span class="keywordflow">if</span> (te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#af18922b22f7a395bfdfd8c5a56aa2efa">mtype</a> != <a class="code" href="structArmISA_1_1TlbEntry.html#a2a7854669dc5b8b98ab1febded9b6e28a960b44c579bc2f6818d2daaf9e4c16f0">TlbEntry::MemoryType::Normal</a>) {</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;            <span class="keywordflow">if</span> (vaddr &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(flags &amp; <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbaeba3c1af8a692106738171078a0c9415">AlignmentMask</a>)) {</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;                <a class="code" href="classArmISA_1_1TLB.html#a655dd5813d52b551be565206abb14b41">alignFaults</a>++;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;                <span class="keywordflow">return</span> std::make_shared&lt;DataAbort&gt;(</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;                    <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, <a class="code" href="structArmISA_1_1TlbEntry.html#ae7cd124a4238d7de818f17366b16bb63a88a12f09800c497f30b98781952b50f2">TlbEntry::DomainType::NoAccess</a>, is_write,</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;                    <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba6d768f0e624f74c08959bf971eb97589">ArmFault::AlignmentFault</a>, <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>,</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;                    tranMethod);</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;            }</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;        }</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    }</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <span class="keywordflow">if</span> (te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#aa48086307b7c0138fd5523586b237ce1">nonCacheable</a>) {</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;        <span class="comment">// Prevent prefetching from I/O devices.</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;        <span class="keywordflow">if</span> (req-&gt;isPrefetch()) {</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;            <span class="comment">// Here we can safely use the fault status for the short</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;            <span class="comment">// desc. format in all cases</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;            <span class="keywordflow">return</span> std::make_shared&lt;PrefetchAbort&gt;(</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;                <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba704b8418e7ba5995513a2412f32ddf2e">ArmFault::PrefetchUncacheable</a>,</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;                <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>, tranMethod);</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;        }</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    }</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <span class="keywordflow">if</span> (!te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a9613e3bef8f31852c9d632313686495d">longDescFormat</a>) {</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;        <span class="keywordflow">switch</span> ((<a class="code" href="classArmISA_1_1TLB.html#ad955d3c1c52d9b45bc86a77f6d145441">dacr</a> &gt;&gt; (static_cast&lt;uint8_t&gt;(te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a94f98aa8eec65aacfcfccd40a4aea72e">domain</a>) * 2)) &amp; 0x3) {</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;          <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#ab2b9dac041d03c3526507570622785f8">domainFaults</a>++;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;TLB Fault: Data abort on domain. DACR: %#x&quot;</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;                    <span class="stringliteral">&quot; domain: %#x write:%d\n&quot;</span>, <a class="code" href="classArmISA_1_1TLB.html#ad955d3c1c52d9b45bc86a77f6d145441">dacr</a>,</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;                    static_cast&lt;uint8_t&gt;(te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a94f98aa8eec65aacfcfccd40a4aea72e">domain</a>), is_write);</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;            <span class="keywordflow">if</span> (is_fetch) {</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;                <span class="comment">// Use PC value instead of vaddr because vaddr might</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;                <span class="comment">// be aligned to cache line and should not be the</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;                <span class="comment">// address reported in FAR</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;                <span class="keywordflow">return</span> std::make_shared&lt;PrefetchAbort&gt;(</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;                    req-&gt;getPC(),</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;                    <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba3d1db89a45ca3fb55f537b6409d3c4bd">ArmFault::DomainLL</a> + te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#af71162bb150f89b360b71f0f4c4bc6cb">lookupLevel</a>,</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;                    <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>, tranMethod);</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;            } <span class="keywordflow">else</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;                <span class="keywordflow">return</span> std::make_shared&lt;DataAbort&gt;(</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;                    <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a94f98aa8eec65aacfcfccd40a4aea72e">domain</a>, is_write,</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;                    <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba3d1db89a45ca3fb55f537b6409d3c4bd">ArmFault::DomainLL</a> + te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#af71162bb150f89b360b71f0f4c4bc6cb">lookupLevel</a>,</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;                    <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>, tranMethod);</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;          <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;            <span class="comment">// Continue with permissions check</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;          <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;UNPRED domain\n&quot;</span>);</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;          <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;        }</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    }</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="comment">// The &#39;ap&#39; variable is AP[2:0] or {AP[2,1],1b&#39;0}, i.e. always three bits</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    uint8_t ap  = te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a9613e3bef8f31852c9d632313686495d">longDescFormat</a> ? te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a7e7354fa4ecc350cd54e8f61d6dd2395">ap</a> &lt;&lt; 1 : te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a7e7354fa4ecc350cd54e8f61d6dd2395">ap</a>;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    uint8_t hap = te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a5154283ada4bfe1ba2db4a2087cd3ea9">hap</a>;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a>.afe == 1 || te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a9613e3bef8f31852c9d632313686495d">longDescFormat</a>)</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;        ap |= 1;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    <span class="keywordtype">bool</span> abt;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    <span class="keywordtype">bool</span> isWritable = <span class="keyword">true</span>;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <span class="comment">// If this is a stage 2 access (eg for reading stage 1 page table entries)</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="comment">// then don&#39;t perform the AP permissions check, we stil do the HAP check</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <span class="comment">// below.</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>) {</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;        abt = <span class="keyword">false</span>;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;        <span class="keywordflow">switch</span> (ap) {</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;          <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Access permissions 0, checking rs:%#x\n&quot;</span>,</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;                    (<span class="keywordtype">int</span>)<a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a>.rs);</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a>.xp) {</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;                <span class="keywordflow">switch</span> ((<span class="keywordtype">int</span>)<a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a>.rs) {</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;                  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;                    abt = is_write;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;                  <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;                    abt = is_write || !is_priv;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;                  <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;                  <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;                  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;                    abt = <span class="keyword">true</span>;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;                }</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                abt = <span class="keyword">true</span>;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;            }</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;          <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;            abt = !is_priv;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;          <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;            abt = !is_priv &amp;&amp; is_write;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;            isWritable = is_priv;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;          <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;            abt = <span class="keyword">false</span>;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;          <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;UNPRED premissions\n&quot;</span>);</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;          <span class="keywordflow">case</span> 5:</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;            abt = !is_priv || is_write;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;            isWritable = <span class="keyword">false</span>;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;          <span class="keywordflow">case</span> 6:</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;          <span class="keywordflow">case</span> 7:</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;            abt        = is_write;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;            isWritable = <span class="keyword">false</span>;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unknown permissions %#x\n&quot;</span>, ap);</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;        }</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    }</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    <span class="keywordtype">bool</span> hapAbt = is_write ? !(hap &amp; 2) : !(hap &amp; 1);</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    <span class="keywordtype">bool</span> xn     = te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a63c7605dfb1cbdc03f2d2ba6d39c6488">xn</a> || (isWritable &amp;&amp; <a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a>.wxn) ||</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;                            (ap == 3    &amp;&amp; <a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a>.uwxn &amp;&amp; is_priv);</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    <span class="keywordflow">if</span> (is_fetch &amp;&amp; (abt || xn ||</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;                     (te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a9613e3bef8f31852c9d632313686495d">longDescFormat</a> &amp;&amp; te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a09583a9463eba49352440586a1b84d2f">pxn</a> &amp;&amp; is_priv) ||</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;                     (<a class="code" href="classArmISA_1_1TLB.html#ad8a6f7b25f21277caa4eb229eda8206d">isSecure</a> &amp;&amp; te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#ab3f1550285f0f8622abfd6fadfe6aa39">ns</a> &amp;&amp; <a class="code" href="classArmISA_1_1TLB.html#aef45b64be1c099cf9c7d4d8c3b7193fb">scr</a>.sif))) {</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#aa96037381db38a7f5f9f4cf72b73a999">permsFaults</a>++;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;TLB Fault: Prefetch abort on permission check. AP:%d &quot;</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;                     <span class="stringliteral">&quot;priv:%d write:%d ns:%d sif:%d sctlr.afe: %d \n&quot;</span>,</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;                     ap, is_priv, is_write, te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#ab3f1550285f0f8622abfd6fadfe6aa39">ns</a>, <a class="code" href="classArmISA_1_1TLB.html#aef45b64be1c099cf9c7d4d8c3b7193fb">scr</a>.sif,<a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a>.afe);</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;        <span class="comment">// Use PC value instead of vaddr because vaddr might be aligned to</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;        <span class="comment">// cache line and should not be the address reported in FAR</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;        <span class="keywordflow">return</span> std::make_shared&lt;PrefetchAbort&gt;(</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;            req-&gt;getPC(),</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;            <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba67e178d678012b0951bfea90f70e7090">ArmFault::PermissionLL</a> + te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#af71162bb150f89b360b71f0f4c4bc6cb">lookupLevel</a>,</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>, tranMethod);</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (abt | hapAbt) {</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#aa96037381db38a7f5f9f4cf72b73a999">permsFaults</a>++;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;TLB Fault: Data abort on permission check. AP:%d priv:%d&quot;</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;               <span class="stringliteral">&quot; write:%d\n&quot;</span>, ap, is_priv, is_write);</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;        <span class="keywordflow">return</span> std::make_shared&lt;DataAbort&gt;(</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;            <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a94f98aa8eec65aacfcfccd40a4aea72e">domain</a>, is_write,</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;            <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba67e178d678012b0951bfea90f70e7090">ArmFault::PermissionLL</a> + te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#af71162bb150f89b360b71f0f4c4bc6cb">lookupLevel</a>,</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a> | !abt, tranMethod);</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    }</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;}</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#af7a9bd793244618a6c1241db60de3ae7">  783</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#af7a9bd793244618a6c1241db60de3ae7">TLB::checkPermissions64</a>(<a class="code" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> *<a class="code" href="namespaceMipsISA.html#a96bd0a55377fd83938867fd4d63d664d">te</a>, <span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>,</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;                        <a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;{</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    assert(<a class="code" href="classArmISA_1_1TLB.html#a83ddb4945c39cc32ebc2f89fc4833e5d">aarch64</a>);</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    <span class="comment">// A data cache maintenance instruction that operates by VA does</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    <span class="comment">// not generate a Permission fault unless:</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    <span class="comment">// * It is a data cache invalidate (dc ivac) which requires write</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <span class="comment">//   permissions to the VA, or</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    <span class="comment">// * It is executed from EL0</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    <span class="keywordflow">if</span> (req-&gt;isCacheClean() &amp;&amp; <a class="code" href="classArmISA_1_1TLB.html#a988fddb2d918607d96728869aa647c88">aarch64EL</a> != <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a> &amp;&amp; !<a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>) {</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    }</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr_tainted = req-&gt;getVaddr();</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a> = <a class="code" href="namespaceArmISA.html#a17830702f2a3c01ca77252e146d45bba">purifyTaggedAddr</a>(vaddr_tainted, tc, <a class="code" href="classArmISA_1_1TLB.html#a988fddb2d918607d96728869aa647c88">aarch64EL</a>, <a class="code" href="classArmISA_1_1TLB.html#a9938d23242082843b35b595a598c50a7">ttbcr</a>);</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <a class="code" href="classFlags.html">Request::Flags</a> flags = req-&gt;getFlags();</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <span class="keywordtype">bool</span> is_fetch  = (mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b">Execute</a>);</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    <span class="comment">// Cache clean operations require read permissions to the specified VA</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    <span class="keywordtype">bool</span> is_write = !req-&gt;isCacheClean() &amp;&amp; mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">Write</a>;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="keywordtype">bool</span> is_atomic = req-&gt;isAtomic();</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    <span class="keywordtype">bool</span> is_priv <a class="code" href="arch_2x86_2process_8cc.html#a4a522b8848c4afad8c6404708a44a05f">M5_VAR_USED</a>  = <a class="code" href="classArmISA_1_1TLB.html#ad56114d8c8c01ecac6cfcef19cab341a">isPriv</a> &amp;&amp; !(flags &amp; <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba3b6e86a4a2b30349df260f325e251c35">UserMode</a>);</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a55ca28e8f7ad5d1230db775656384008">updateMiscReg</a>(tc, <a class="code" href="classArmISA_1_1TLB.html#a5bd475185224b35c02e03006736e87ec">curTranType</a>);</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <span class="comment">// If this is the second stage of translation and the request is for a</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    <span class="comment">// stage 1 page table walk then we need to check the HCR.PTW bit. This</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    <span class="comment">// allows us to generate a fault if the request targets an area marked</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    <span class="comment">// as a device or strongly ordered.</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a> &amp;&amp; req-&gt;isPTWalk() &amp;&amp; <a class="code" href="classArmISA_1_1TLB.html#acbee2238dee7b765078cf6a7db1e5f94">hcr</a>.ptw &amp;&amp;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;        (te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#af18922b22f7a395bfdfd8c5a56aa2efa">mtype</a> != <a class="code" href="structArmISA_1_1TlbEntry.html#a2a7854669dc5b8b98ab1febded9b6e28a960b44c579bc2f6818d2daaf9e4c16f0">TlbEntry::MemoryType::Normal</a>)) {</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;        <span class="keywordflow">return</span> std::make_shared&lt;DataAbort&gt;(</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;            vaddr_tainted, te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a94f98aa8eec65aacfcfccd40a4aea72e">domain</a>, is_write,</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;            <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba67e178d678012b0951bfea90f70e7090">ArmFault::PermissionLL</a> + te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#af71162bb150f89b360b71f0f4c4bc6cb">lookupLevel</a>,</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>, <a class="code" href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7acb08e0463457bb8896b2d4f021e071f5">ArmFault::LpaeTran</a>);</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    }</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    <span class="comment">// Generate an alignment fault for unaligned accesses to device or</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    <span class="comment">// strongly ordered memory</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    <span class="keywordflow">if</span> (!is_fetch) {</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;        <span class="keywordflow">if</span> (te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#af18922b22f7a395bfdfd8c5a56aa2efa">mtype</a> != <a class="code" href="structArmISA_1_1TlbEntry.html#a2a7854669dc5b8b98ab1febded9b6e28a960b44c579bc2f6818d2daaf9e4c16f0">TlbEntry::MemoryType::Normal</a>) {</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;            <span class="keywordflow">if</span> (vaddr &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(flags &amp; <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbaeba3c1af8a692106738171078a0c9415">AlignmentMask</a>)) {</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;                <a class="code" href="classArmISA_1_1TLB.html#a655dd5813d52b551be565206abb14b41">alignFaults</a>++;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;                <span class="keywordflow">return</span> std::make_shared&lt;DataAbort&gt;(</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;                    vaddr_tainted,</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;                    <a class="code" href="structArmISA_1_1TlbEntry.html#ae7cd124a4238d7de818f17366b16bb63a88a12f09800c497f30b98781952b50f2">TlbEntry::DomainType::NoAccess</a>,</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;                    is_atomic ? false : is_write,</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;                    <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba6d768f0e624f74c08959bf971eb97589">ArmFault::AlignmentFault</a>, <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>,</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;                    <a class="code" href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7acb08e0463457bb8896b2d4f021e071f5">ArmFault::LpaeTran</a>);</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;            }</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;        }</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    }</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    <span class="keywordflow">if</span> (te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#aa48086307b7c0138fd5523586b237ce1">nonCacheable</a>) {</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;        <span class="comment">// Prevent prefetching from I/O devices.</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;        <span class="keywordflow">if</span> (req-&gt;isPrefetch()) {</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;            <span class="comment">// Here we can safely use the fault status for the short</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;            <span class="comment">// desc. format in all cases</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;            <span class="keywordflow">return</span> std::make_shared&lt;PrefetchAbort&gt;(</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;                vaddr_tainted,</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;                <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba704b8418e7ba5995513a2412f32ddf2e">ArmFault::PrefetchUncacheable</a>,</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;                <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>, <a class="code" href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7acb08e0463457bb8896b2d4f021e071f5">ArmFault::LpaeTran</a>);</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;        }</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    }</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    uint8_t ap  = 0x3 &amp; (te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a7e7354fa4ecc350cd54e8f61d6dd2395">ap</a>);  <span class="comment">// 2-bit access protection field</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    <span class="keywordtype">bool</span> grant = <span class="keyword">false</span>;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    uint8_t xn =  te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a63c7605dfb1cbdc03f2d2ba6d39c6488">xn</a>;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    uint8_t pxn = te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a09583a9463eba49352440586a1b84d2f">pxn</a>;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a> = !is_write &amp;&amp; !is_fetch;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#abbf89a8639f14e61b3b9a72ea14a06a8">w</a> = is_write;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a> = is_fetch;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    <span class="comment">// grant_read is used for faults from an atomic instruction that</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    <span class="comment">// both reads and writes from a memory location. From a ISS point</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;    <span class="comment">// of view they count as read if a read to that address would have</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    <span class="comment">// generated the fault; they count as writes otherwise</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;    <span class="keywordtype">bool</span> grant_read = <span class="keyword">true</span>;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(TLBVerbose, <span class="stringliteral">&quot;Checking permissions: ap:%d, xn:%d, pxn:%d, r:%d, &quot;</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;                        <span class="stringliteral">&quot;w:%d, x:%d\n&quot;</span>, ap, xn, pxn, r, w, x);</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>) {</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;        assert(<a class="code" href="classArmSystem.html#a51a4ad0c83ab4119e940d3ca38ea3061">ArmSystem::haveVirtualization</a>(tc) &amp;&amp; <a class="code" href="classArmISA_1_1TLB.html#a988fddb2d918607d96728869aa647c88">aarch64EL</a> != <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>);</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;        <span class="comment">// In stage 2 we use the hypervisor access permission bits.</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;        <span class="comment">// The following permissions are described in ARM DDI 0487A.f</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;        <span class="comment">// D4-1802</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;        uint8_t hap = 0x3 &amp; te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a5154283ada4bfe1ba2db4a2087cd3ea9">hap</a>;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;        grant_read = hap &amp; 0x1;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;        <span class="keywordflow">if</span> (is_fetch) {</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;            <span class="comment">// sctlr.wxn overrides the xn bit</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;            grant = !<a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a>.wxn &amp;&amp; !xn;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (is_write) {</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;            grant = hap &amp; 0x2;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;        } <span class="keywordflow">else</span> { <span class="comment">// is_read</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;            grant = grant_read;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;        }</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;        <span class="keywordflow">switch</span> (<a class="code" href="classArmISA_1_1TLB.html#a988fddb2d918607d96728869aa647c88">aarch64EL</a>) {</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a>:</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;            {</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;                grant_read = ap &amp; 0x1;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;                uint8_t perm = (ap &lt;&lt; 2)  | (xn &lt;&lt; 1) | pxn;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;                <span class="keywordflow">switch</span> (perm) {</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;                  <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;                  <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;                  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;                  <span class="keywordflow">case</span> 9:</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;                    grant = <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;                  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;                  <span class="keywordflow">case</span> 5:</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;                    grant = r || w || (x &amp;&amp; !<a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a>.wxn);</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;                  <span class="keywordflow">case</span> 6:</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;                  <span class="keywordflow">case</span> 7:</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;                    grant = r || <a class="code" href="namespaceMipsISA.html#abbf89a8639f14e61b3b9a72ea14a06a8">w</a>;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;                  <span class="keywordflow">case</span> 12:</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;                  <span class="keywordflow">case</span> 13:</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;                    grant = r || <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;                  <span class="keywordflow">case</span> 14:</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;                  <span class="keywordflow">case</span> 15:</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;                    grant = <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;                  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;                    grant = <span class="keyword">false</span>;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;                }</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;            }</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>:</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;            {</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#aa22466d8f7fb3b3e4250e0b4285a9a66">checkPAN</a>(tc, ap, req, mode)) {</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;                    grant = <span class="keyword">false</span>;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;                    grant_read = <span class="keyword">false</span>;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;                }</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;                uint8_t perm = (ap &lt;&lt; 2)  | (xn &lt;&lt; 1) | pxn;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;                <span class="keywordflow">switch</span> (perm) {</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;                  <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;                  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;                    grant = r || w || (x &amp;&amp; !<a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a>.wxn);</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;                  <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;                  <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;                  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;                  <span class="keywordflow">case</span> 5:</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;                  <span class="keywordflow">case</span> 6:</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;                  <span class="keywordflow">case</span> 7:</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;                    <span class="comment">// regions that are writeable at EL0 should not be</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;                    <span class="comment">// executable at EL1</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;                    grant = r || <a class="code" href="namespaceMipsISA.html#abbf89a8639f14e61b3b9a72ea14a06a8">w</a>;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;                  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;                  <span class="keywordflow">case</span> 10:</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;                  <span class="keywordflow">case</span> 12:</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;                  <span class="keywordflow">case</span> 14:</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;                    grant = r || <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;                  <span class="keywordflow">case</span> 9:</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;                  <span class="keywordflow">case</span> 11:</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;                  <span class="keywordflow">case</span> 13:</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;                  <span class="keywordflow">case</span> 15:</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;                    grant = <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;                  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;                    grant = <span class="keyword">false</span>;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;                }</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;            }</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>:</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#acbee2238dee7b765078cf6a7db1e5f94">hcr</a>.e2h &amp;&amp; <a class="code" href="classArmISA_1_1TLB.html#aa22466d8f7fb3b3e4250e0b4285a9a66">checkPAN</a>(tc, ap, req, mode)) {</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;                grant = <span class="keyword">false</span>;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;                grant_read = <span class="keyword">false</span>;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;            }</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;            <a class="code" href="compiler_8hh.html#af11a60640164f7def0b5a1dac3cdb63b">M5_FALLTHROUGH</a>;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>:</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;            {</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;                uint8_t perm = (ap &amp; 0x2) | xn;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;                <span class="keywordflow">switch</span> (perm) {</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;                  <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;                    grant = r || w || (x &amp;&amp; !<a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a>.wxn) ;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;                  <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;                    grant = r || <a class="code" href="namespaceMipsISA.html#abbf89a8639f14e61b3b9a72ea14a06a8">w</a>;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;                  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;                    grant = r || <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;                  <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;                    grant = <a class="code" href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">r</a>;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;                  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;                    grant = <span class="keyword">false</span>;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;                }</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;            }</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;        }</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    }</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    <span class="keywordflow">if</span> (!grant) {</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;        <span class="keywordflow">if</span> (is_fetch) {</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#aa96037381db38a7f5f9f4cf72b73a999">permsFaults</a>++;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;TLB Fault: Prefetch abort on permission check. &quot;</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;                    <span class="stringliteral">&quot;AP:%d priv:%d write:%d ns:%d sif:%d &quot;</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;                    <span class="stringliteral">&quot;sctlr.afe: %d\n&quot;</span>,</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;                    ap, is_priv, is_write, te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#ab3f1550285f0f8622abfd6fadfe6aa39">ns</a>, <a class="code" href="classArmISA_1_1TLB.html#aef45b64be1c099cf9c7d4d8c3b7193fb">scr</a>.sif, <a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a>.afe);</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;            <span class="comment">// Use PC value instead of vaddr because vaddr might be aligned to</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;            <span class="comment">// cache line and should not be the address reported in FAR</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;            <span class="keywordflow">return</span> std::make_shared&lt;PrefetchAbort&gt;(</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;                req-&gt;getPC(),</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;                <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba67e178d678012b0951bfea90f70e7090">ArmFault::PermissionLL</a> + te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#af71162bb150f89b360b71f0f4c4bc6cb">lookupLevel</a>,</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;                <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>, <a class="code" href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7acb08e0463457bb8896b2d4f021e071f5">ArmFault::LpaeTran</a>);</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#aa96037381db38a7f5f9f4cf72b73a999">permsFaults</a>++;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;TLB Fault: Data abort on permission check. AP:%d &quot;</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;                    <span class="stringliteral">&quot;priv:%d write:%d\n&quot;</span>, ap, is_priv, is_write);</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;            <span class="keywordflow">return</span> std::make_shared&lt;DataAbort&gt;(</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;                vaddr_tainted, te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a94f98aa8eec65aacfcfccd40a4aea72e">domain</a>,</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;                (is_atomic &amp;&amp; !grant_read) ? <span class="keyword">false</span> : is_write,</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;                <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba67e178d678012b0951bfea90f70e7090">ArmFault::PermissionLL</a> + te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#af71162bb150f89b360b71f0f4c4bc6cb">lookupLevel</a>,</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;                <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>, <a class="code" href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7acb08e0463457bb8896b2d4f021e071f5">ArmFault::LpaeTran</a>);</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;        }</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    }</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;}</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#aa22466d8f7fb3b3e4250e0b4285a9a66"> 1016</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#aa22466d8f7fb3b3e4250e0b4285a9a66">TLB::checkPAN</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, uint8_t ap, <span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;{</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;    <span class="comment">// The PAN bit has no effect on:</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;    <span class="comment">// 1) Instruction accesses.</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    <span class="comment">// 2) Data Cache instructions other than DC ZVA</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;    <span class="comment">// 3) Address translation instructions, other than ATS1E1RP and</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;    <span class="comment">// ATS1E1WP when ARMv8.2-ATS1E1 is implemented. (Unimplemented in</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;    <span class="comment">// gem5)</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    <span class="comment">// 4) Unprivileged instructions (Unimplemented in gem5)</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    AA64MMFR1 mmfr1 = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc1a75c0a4b9ecbfe29cddd1176f7a3f">MISCREG_ID_AA64MMFR1_EL1</a>);</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    <span class="keywordflow">if</span> (mmfr1.pan &amp;&amp; <a class="code" href="classArmISA_1_1TLB.html#a81dcd94edd8761d499e290a0d439f12a">cpsr</a>.pan &amp;&amp; (ap &amp; 0x1) &amp;&amp; mode != <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b">Execute</a> &amp;&amp;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;        (!req-&gt;isCacheMaintenance() ||</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;            (req-&gt;getFlags() &amp; <a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a98f157d292241d979495e47e8d24ef2c">Request::CACHE_BLOCK_ZERO</a>))) {</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    }</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;}</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#a00c2ea3696e907d8abb8071bfe0a792f"> 1036</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#a00c2ea3696e907d8abb8071bfe0a792f">TLB::translateFs</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>,</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;        <a class="code" href="classBaseTLB_1_1Translation.html">Translation</a> *translation, <span class="keywordtype">bool</span> &amp;delay, <span class="keywordtype">bool</span> timing,</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">TLB::ArmTranslationType</a> tranType, <span class="keywordtype">bool</span> functional)</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;{</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    <span class="comment">// No such thing as a functional timing access</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    assert(!(timing &amp;&amp; functional));</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a55ca28e8f7ad5d1230db775656384008">updateMiscReg</a>(tc, tranType);</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr_tainted = req-&gt;getVaddr();</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a> = 0;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a83ddb4945c39cc32ebc2f89fc4833e5d">aarch64</a>)</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;        vaddr = <a class="code" href="namespaceArmISA.html#a17830702f2a3c01ca77252e146d45bba">purifyTaggedAddr</a>(vaddr_tainted, tc, <a class="code" href="classArmISA_1_1TLB.html#a988fddb2d918607d96728869aa647c88">aarch64EL</a>, <a class="code" href="classArmISA_1_1TLB.html#a9938d23242082843b35b595a598c50a7">ttbcr</a>);</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;        vaddr = vaddr_tainted;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    <a class="code" href="classFlags.html">Request::Flags</a> flags = req-&gt;getFlags();</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    <span class="keywordtype">bool</span> is_fetch  = (mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b">Execute</a>);</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    <span class="keywordtype">bool</span> is_write  = (mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">Write</a>);</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    <span class="keywordtype">bool</span> long_desc_format = <a class="code" href="classArmISA_1_1TLB.html#a83ddb4945c39cc32ebc2f89fc4833e5d">aarch64</a> || <a class="code" href="namespaceArmISA.html#a55fd78a34f452df0391bc46926724034">longDescFormatInUse</a>(tc);</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    <a class="code" href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7">ArmFault::TranMethod</a> tranMethod = long_desc_format ? <a class="code" href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7acb08e0463457bb8896b2d4f021e071f5">ArmFault::LpaeTran</a></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;                                                       : <a class="code" href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7a0cafd1f4e2d0ba7ab9f0dbb0a16d16f9">ArmFault::VmsaTran</a>;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;    req-&gt;setAsid(<a class="code" href="classArmISA_1_1TLB.html#a215306347fc9bf9463475f67a360eda0">asid</a>);</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(TLBVerbose, <span class="stringliteral">&quot;CPSR is priv:%d UserMode:%d secure:%d S1S2NsTran:%d\n&quot;</span>,</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#ad56114d8c8c01ecac6cfcef19cab341a">isPriv</a>, flags &amp; <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba3b6e86a4a2b30349df260f325e251c35">UserMode</a>, <a class="code" href="classArmISA_1_1TLB.html#ad8a6f7b25f21277caa4eb229eda8206d">isSecure</a>, tranType &amp; <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a4ed197054e9e92dcc10ed6a427a1cf21">S1S2NsTran</a>);</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;translateFs addr %#x, mode %d, st2 %d, scr %#x sctlr %#x &quot;</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;                 <span class="stringliteral">&quot;flags %#lx tranType 0x%x\n&quot;</span>, vaddr_tainted, mode, <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>,</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;                 <a class="code" href="classArmISA_1_1TLB.html#aef45b64be1c099cf9c7d4d8c3b7193fb">scr</a>, <a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a>, flags, tranType);</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <span class="keywordflow">if</span> ((req-&gt;isInstFetch() &amp;&amp; (!<a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a>.i)) ||</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;        ((!req-&gt;isInstFetch()) &amp;&amp; (!<a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a>.c))){</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;        <span class="keywordflow">if</span> (!req-&gt;isCacheMaintenance()) {</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;            req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe">Request::UNCACHEABLE</a>);</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;        }</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;        req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27ad2411748b1690329af0a0a935912d903">Request::STRICT_ORDER</a>);</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    }</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <span class="keywordflow">if</span> (!is_fetch) {</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;        assert(flags &amp; <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">MustBeOne</a> || req-&gt;isPrefetch());</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a>.a || !(flags &amp; <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbad5c5b8facc5c439d3a76a30e9437a063">AllowUnaligned</a>)) {</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;            <span class="keywordflow">if</span> (vaddr &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(flags &amp; <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbaeba3c1af8a692106738171078a0c9415">AlignmentMask</a>)) {</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;                <a class="code" href="classArmISA_1_1TLB.html#a655dd5813d52b551be565206abb14b41">alignFaults</a>++;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;                <span class="keywordflow">return</span> std::make_shared&lt;DataAbort&gt;(</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;                    vaddr_tainted,</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;                    <a class="code" href="structArmISA_1_1TlbEntry.html#ae7cd124a4238d7de818f17366b16bb63a88a12f09800c497f30b98781952b50f2">TlbEntry::DomainType::NoAccess</a>, is_write,</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;                    <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba6d768f0e624f74c08959bf971eb97589">ArmFault::AlignmentFault</a>, <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>,</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;                    tranMethod);</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;            }</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;        }</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;    }</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;    <span class="comment">// If guest MMU is off or hcr.vm=0 go straight to stage2</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a> &amp;&amp; !<a class="code" href="classArmISA_1_1TLB.html#acbee2238dee7b765078cf6a7db1e5f94">hcr</a>.vm) || (!<a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a> &amp;&amp; !<a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a>.m)) {</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;        req-&gt;setPaddr(vaddr);</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;        <span class="comment">// When the MMU is off the security attribute corresponds to the</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;        <span class="comment">// security state of the processor</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#ad8a6f7b25f21277caa4eb229eda8206d">isSecure</a>)</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;            req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a485be8305adfc07759f7a62daa2afac4">Request::SECURE</a>);</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;        <span class="comment">// @todo: double check this (ARM ARM issue C B3.2.1)</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;        <span class="keywordflow">if</span> (long_desc_format || <a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a>.tre == 0 || <a class="code" href="classArmISA_1_1TLB.html#a802b10482266c5ce39b638711c88a8b1">nmrr</a>.ir0 == 0 ||</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a802b10482266c5ce39b638711c88a8b1">nmrr</a>.or0 == 0 || <a class="code" href="classArmISA_1_1TLB.html#a533ccc5fb8ebabb13775922cf63dd680">prrr</a>.tr0 != 0x2) {</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;            <span class="keywordflow">if</span> (!req-&gt;isCacheMaintenance()) {</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;                req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe">Request::UNCACHEABLE</a>);</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;            }</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;            req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27ad2411748b1690329af0a0a935912d903">Request::STRICT_ORDER</a>);</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;        }</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;        <span class="comment">// Set memory attributes</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;        <a class="code" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> temp_te;</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;        temp_te.<a class="code" href="structArmISA_1_1TlbEntry.html#ab3f1550285f0f8622abfd6fadfe6aa39">ns</a> = !<a class="code" href="classArmISA_1_1TLB.html#ad8a6f7b25f21277caa4eb229eda8206d">isSecure</a>;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a> || <a class="code" href="classArmISA_1_1TLB.html#acbee2238dee7b765078cf6a7db1e5f94">hcr</a>.dc == 0 || <a class="code" href="classArmISA_1_1TLB.html#ad8a6f7b25f21277caa4eb229eda8206d">isSecure</a> ||</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;           (<a class="code" href="classArmISA_1_1TLB.html#a37fb7444e14a925f74644836fe01bb8d">isHyp</a> &amp;&amp; !(tranType &amp; <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a1d876ec22cd787c6b4c47f2f97c043c0">S1CTran</a>))) {</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;            temp_te.<a class="code" href="structArmISA_1_1TlbEntry.html#af18922b22f7a395bfdfd8c5a56aa2efa">mtype</a>      = is_fetch ? <a class="code" href="structArmISA_1_1TlbEntry.html#a2a7854669dc5b8b98ab1febded9b6e28a960b44c579bc2f6818d2daaf9e4c16f0">TlbEntry::MemoryType::Normal</a></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;                                          : <a class="code" href="structArmISA_1_1TlbEntry.html#a2a7854669dc5b8b98ab1febded9b6e28a102749f425ed26636003d09513782bdb">TlbEntry::MemoryType::StronglyOrdered</a>;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;            temp_te.<a class="code" href="structArmISA_1_1TlbEntry.html#aac52d187ca4ef523ffa9c09e99998a8f">innerAttrs</a> = 0x0;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;            temp_te.<a class="code" href="structArmISA_1_1TlbEntry.html#aa8727837f6a8c6b89e4a529cd0355165">outerAttrs</a> = 0x0;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;            temp_te.<a class="code" href="structArmISA_1_1TlbEntry.html#a0de098a8a1e8fe2c9c299979c722c03b">shareable</a>  = <span class="keyword">true</span>;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;            temp_te.<a class="code" href="structArmISA_1_1TlbEntry.html#a1bfeab33f2cbc192d6ce8fc94f3b65c6">outerShareable</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;            temp_te.<a class="code" href="structArmISA_1_1TlbEntry.html#af18922b22f7a395bfdfd8c5a56aa2efa">mtype</a>      = <a class="code" href="structArmISA_1_1TlbEntry.html#a2a7854669dc5b8b98ab1febded9b6e28a960b44c579bc2f6818d2daaf9e4c16f0">TlbEntry::MemoryType::Normal</a>;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;            temp_te.<a class="code" href="structArmISA_1_1TlbEntry.html#aac52d187ca4ef523ffa9c09e99998a8f">innerAttrs</a> = 0x3;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;            temp_te.<a class="code" href="structArmISA_1_1TlbEntry.html#aa8727837f6a8c6b89e4a529cd0355165">outerAttrs</a> = 0x3;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;            temp_te.<a class="code" href="structArmISA_1_1TlbEntry.html#a0de098a8a1e8fe2c9c299979c722c03b">shareable</a>  = <span class="keyword">false</span>;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;            temp_te.<a class="code" href="structArmISA_1_1TlbEntry.html#a1bfeab33f2cbc192d6ce8fc94f3b65c6">outerShareable</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;        }</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;        temp_te.<a class="code" href="structArmISA_1_1TlbEntry.html#a22a3864819a9ff13ffd7b22c66f44456">setAttributes</a>(long_desc_format);</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(TLBVerbose, <span class="stringliteral">&quot;(No MMU) setting memory attributes: shareable: &quot;</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;                <span class="stringliteral">&quot;%d, innerAttrs: %d, outerAttrs: %d, isStage2: %d\n&quot;</span>,</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;                temp_te.<a class="code" href="structArmISA_1_1TlbEntry.html#a0de098a8a1e8fe2c9c299979c722c03b">shareable</a>, temp_te.<a class="code" href="structArmISA_1_1TlbEntry.html#aac52d187ca4ef523ffa9c09e99998a8f">innerAttrs</a>, temp_te.<a class="code" href="structArmISA_1_1TlbEntry.html#aa8727837f6a8c6b89e4a529cd0355165">outerAttrs</a>,</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;                <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>);</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#aead531369fa0aab3365098fe114a13e1">setAttr</a>(temp_te.<a class="code" href="structArmISA_1_1TlbEntry.html#a001118c9e846a860827799669b467039">attributes</a>);</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1TLB.html#adb1abe6667560b6218c76495cfafa0a3">testTranslation</a>(req, mode, <a class="code" href="structArmISA_1_1TlbEntry.html#ae7cd124a4238d7de818f17366b16bb63a88a12f09800c497f30b98781952b50f2">TlbEntry::DomainType::NoAccess</a>);</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    }</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(TLBVerbose, <span class="stringliteral">&quot;Translating %s=%#x context=%d\n&quot;</span>,</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a> ? <span class="stringliteral">&quot;IPA&quot;</span> : <span class="stringliteral">&quot;VA&quot;</span>, vaddr_tainted, <a class="code" href="classArmISA_1_1TLB.html#a215306347fc9bf9463475f67a360eda0">asid</a>);</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;    <span class="comment">// Translation enabled</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    <a class="code" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> *<a class="code" href="namespaceMipsISA.html#a96bd0a55377fd83938867fd4d63d664d">te</a> = NULL;</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    <a class="code" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> mergeTe;</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault = <a class="code" href="classArmISA_1_1TLB.html#ad671af650cec931cd78899f326291039">getResultTe</a>(&amp;te, req, tc, mode, translation, timing,</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;                              functional, &amp;mergeTe);</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    <span class="comment">// only proceed if we have a valid table entry</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    <span class="keywordflow">if</span> ((te == NULL) &amp;&amp; (fault == <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>)) delay = <span class="keyword">true</span>;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    <span class="comment">// If we have the table entry transfer some of the attributes to the</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    <span class="comment">// request that triggered the translation</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    <span class="keywordflow">if</span> (te != NULL) {</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;        <span class="comment">// Set memory attributes</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(TLBVerbose,</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;                <span class="stringliteral">&quot;Setting memory attributes: shareable: %d, innerAttrs: %d, &quot;</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;                <span class="stringliteral">&quot;outerAttrs: %d, mtype: %d, isStage2: %d\n&quot;</span>,</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;                te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a0de098a8a1e8fe2c9c299979c722c03b">shareable</a>, te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#aac52d187ca4ef523ffa9c09e99998a8f">innerAttrs</a>, te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#aa8727837f6a8c6b89e4a529cd0355165">outerAttrs</a>,</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;                static_cast&lt;uint8_t&gt;(te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#af18922b22f7a395bfdfd8c5a56aa2efa">mtype</a>), <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>);</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#aead531369fa0aab3365098fe114a13e1">setAttr</a>(te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a001118c9e846a860827799669b467039">attributes</a>);</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;        <span class="keywordflow">if</span> (te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#aa48086307b7c0138fd5523586b237ce1">nonCacheable</a> &amp;&amp; !req-&gt;isCacheMaintenance())</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;            req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe">Request::UNCACHEABLE</a>);</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;        <span class="comment">// Require requests to be ordered if the request goes to</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;        <span class="comment">// strongly ordered or device memory (i.e., anything other</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;        <span class="comment">// than normal memory requires strict order).</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;        <span class="keywordflow">if</span> (te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#af18922b22f7a395bfdfd8c5a56aa2efa">mtype</a> != <a class="code" href="structArmISA_1_1TlbEntry.html#a2a7854669dc5b8b98ab1febded9b6e28a960b44c579bc2f6818d2daaf9e4c16f0">TlbEntry::MemoryType::Normal</a>)</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;            req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27ad2411748b1690329af0a0a935912d903">Request::STRICT_ORDER</a>);</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#a669a5d9343209851e234d5f2f7c573d5">pa</a> = te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a408161c6955bd620fe2ef927c6f2902d">pAddr</a>(vaddr);</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;        req-&gt;setPaddr(pa);</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#ad8a6f7b25f21277caa4eb229eda8206d">isSecure</a> &amp;&amp; !te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#ab3f1550285f0f8622abfd6fadfe6aa39">ns</a>) {</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;            req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a485be8305adfc07759f7a62daa2afac4">Request::SECURE</a>);</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;        }</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;        <span class="keywordflow">if</span> ((!is_fetch) &amp;&amp; (vaddr &amp; <a class="code" href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">mask</a>(flags &amp; <a class="code" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbaeba3c1af8a692106738171078a0c9415">AlignmentMask</a>)) &amp;&amp;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;            (te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#af18922b22f7a395bfdfd8c5a56aa2efa">mtype</a> != <a class="code" href="structArmISA_1_1TlbEntry.html#a2a7854669dc5b8b98ab1febded9b6e28a960b44c579bc2f6818d2daaf9e4c16f0">TlbEntry::MemoryType::Normal</a>)) {</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;                <span class="comment">// Unaligned accesses to Device memory should always cause an</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;                <span class="comment">// abort regardless of sctlr.a</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;                <a class="code" href="classArmISA_1_1TLB.html#a655dd5813d52b551be565206abb14b41">alignFaults</a>++;</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;                <span class="keywordflow">return</span> std::make_shared&lt;DataAbort&gt;(</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;                    vaddr_tainted,</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;                    <a class="code" href="structArmISA_1_1TlbEntry.html#ae7cd124a4238d7de818f17366b16bb63a88a12f09800c497f30b98781952b50f2">TlbEntry::DomainType::NoAccess</a>, is_write,</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;                    <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba6d768f0e624f74c08959bf971eb97589">ArmFault::AlignmentFault</a>, <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>,</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;                    tranMethod);</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;        }</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;        <span class="comment">// Check for a trickbox generated address fault</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;        <span class="keywordflow">if</span> (fault == <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>)</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;            fault = <a class="code" href="classArmISA_1_1TLB.html#adb1abe6667560b6218c76495cfafa0a3">testTranslation</a>(req, mode, te-&gt;<a class="code" href="structArmISA_1_1TlbEntry.html#a94f98aa8eec65aacfcfccd40a4aea72e">domain</a>);</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;    }</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;    <span class="keywordflow">if</span> (fault == <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>) {</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;        <span class="comment">// Don&#39;t try to finalize a physical address unless the</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;        <span class="comment">// translation has completed (i.e., there is a table entry).</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;        <span class="keywordflow">return</span> te ? <a class="code" href="classArmISA_1_1TLB.html#ac9a64d325d3e604472105aa60aa823f6">finalizePhysical</a>(req, tc, mode) : <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;        <span class="keywordflow">return</span> fault;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    }</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;}</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#addd775a3d6ebc85a119006391e3ff2b0"> 1200</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#addd775a3d6ebc85a119006391e3ff2b0">TLB::translateAtomic</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>,</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">TLB::ArmTranslationType</a> tranType)</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;{</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a55ca28e8f7ad5d1230db775656384008">updateMiscReg</a>(tc, tranType);</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a7b17a24fbb93079fdc1173588733bf93">directToStage2</a>) {</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;        assert(<a class="code" href="classArmISA_1_1TLB.html#ac5e8a08134f664d2097e0c77d3eb9e95">stage2Tlb</a>);</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1TLB.html#ac5e8a08134f664d2097e0c77d3eb9e95">stage2Tlb</a>-&gt;<a class="code" href="classArmISA_1_1TLB.html#addd775a3d6ebc85a119006391e3ff2b0">translateAtomic</a>(req, tc, mode, tranType);</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;    }</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    <span class="keywordtype">bool</span> delay = <span class="keyword">false</span>;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>)</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;        fault = <a class="code" href="classArmISA_1_1TLB.html#a00c2ea3696e907d8abb8071bfe0a792f">translateFs</a>(req, tc, mode, NULL, delay, <span class="keyword">false</span>, tranType);</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;        fault = <a class="code" href="classArmISA_1_1TLB.html#a665741be7dddc201dc1cb06d6ad10764">translateSe</a>(req, tc, mode, NULL, delay, <span class="keyword">false</span>);</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;    assert(!delay);</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    <span class="keywordflow">return</span> fault;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;}</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#a9e7d84bfa3c099cb8179194369e8b9a6"> 1221</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#a693297f6f1f044fdbfa0a2eca885c215">TLB::translateFunctional</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>,</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">TLB::ArmTranslationType</a> tranType)</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;{</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a55ca28e8f7ad5d1230db775656384008">updateMiscReg</a>(tc, tranType);</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a7b17a24fbb93079fdc1173588733bf93">directToStage2</a>) {</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;        assert(<a class="code" href="classArmISA_1_1TLB.html#ac5e8a08134f664d2097e0c77d3eb9e95">stage2Tlb</a>);</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1TLB.html#ac5e8a08134f664d2097e0c77d3eb9e95">stage2Tlb</a>-&gt;<a class="code" href="classArmISA_1_1TLB.html#a693297f6f1f044fdbfa0a2eca885c215">translateFunctional</a>(req, tc, mode, tranType);</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;    }</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;    <span class="keywordtype">bool</span> delay = <span class="keyword">false</span>;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>)</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;        fault = <a class="code" href="classArmISA_1_1TLB.html#a00c2ea3696e907d8abb8071bfe0a792f">translateFs</a>(req, tc, mode, NULL, delay, <span class="keyword">false</span>, tranType, <span class="keyword">true</span>);</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;   <span class="keywordflow">else</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;        fault = <a class="code" href="classArmISA_1_1TLB.html#a665741be7dddc201dc1cb06d6ad10764">translateSe</a>(req, tc, mode, NULL, delay, <span class="keyword">false</span>);</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;    assert(!delay);</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    <span class="keywordflow">return</span> fault;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;}</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#a075db0577702ddb568e952c223acead5"> 1242</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#a075db0577702ddb568e952c223acead5">TLB::translateTiming</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc,</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;    <a class="code" href="classBaseTLB_1_1Translation.html">Translation</a> *translation, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">TLB::ArmTranslationType</a> tranType)</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;{</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a55ca28e8f7ad5d1230db775656384008">updateMiscReg</a>(tc, tranType);</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a7b17a24fbb93079fdc1173588733bf93">directToStage2</a>) {</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;        assert(<a class="code" href="classArmISA_1_1TLB.html#ac5e8a08134f664d2097e0c77d3eb9e95">stage2Tlb</a>);</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#ac5e8a08134f664d2097e0c77d3eb9e95">stage2Tlb</a>-&gt;<a class="code" href="classArmISA_1_1TLB.html#a075db0577702ddb568e952c223acead5">translateTiming</a>(req, tc, translation, mode, tranType);</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;    }</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;    assert(translation);</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#ad4fc9d38f581f741b1102987ff6b318a">translateComplete</a>(req, tc, translation, mode, tranType, <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>);</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;}</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#ad4fc9d38f581f741b1102987ff6b318a"> 1259</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#ad4fc9d38f581f741b1102987ff6b318a">TLB::translateComplete</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc,</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;        <a class="code" href="classBaseTLB_1_1Translation.html">Translation</a> *translation, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">TLB::ArmTranslationType</a> tranType,</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;        <span class="keywordtype">bool</span> callFromS2)</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;{</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;    <span class="keywordtype">bool</span> delay = <span class="keyword">false</span>;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault;</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>)</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;        fault = <a class="code" href="classArmISA_1_1TLB.html#a00c2ea3696e907d8abb8071bfe0a792f">translateFs</a>(req, tc, mode, translation, delay, <span class="keyword">true</span>, tranType);</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;        fault = <a class="code" href="classArmISA_1_1TLB.html#a665741be7dddc201dc1cb06d6ad10764">translateSe</a>(req, tc, mode, translation, delay, <span class="keyword">true</span>);</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(TLBVerbose, <span class="stringliteral">&quot;Translation returning delay=%d fault=%d\n&quot;</span>, delay, fault !=</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;            <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>);</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    <span class="comment">// If we have a translation, and we&#39;re not in the middle of doing a stage</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    <span class="comment">// 2 translation tell the translation that we&#39;ve either finished or its</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    <span class="comment">// going to take a while. By not doing this when we&#39;re in the middle of a</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    <span class="comment">// stage 2 translation we prevent marking the translation as delayed twice,</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;    <span class="comment">// one when the translation starts and again when the stage 1 translation</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    <span class="comment">// completes.</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;    <span class="keywordflow">if</span> (translation &amp;&amp; (callFromS2 || !<a class="code" href="classArmISA_1_1TLB.html#a0a0d2a49b44f3e54bd986e6c7f0049dc">stage2Req</a> || req-&gt;hasPaddr() || fault != <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>)) {</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;        <span class="keywordflow">if</span> (!delay)</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;            translation-&gt;<a class="code" href="classBaseTLB_1_1Translation.html#a3833ff3494a0d96012d575f12703e2c8">finish</a>(fault, req, tc, mode);</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;            translation-&gt;<a class="code" href="classBaseTLB_1_1Translation.html#a32fb8e6640117528da167bb47f420f7d">markDelayed</a>();</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;    }</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    <span class="keywordflow">return</span> fault;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;}</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<a class="code" href="classPort.html">Port</a> *</div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#a6e1762a518d92a97924ebad87fdafe89"> 1287</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#a6e1762a518d92a97924ebad87fdafe89">TLB::getTableWalkerPort</a>()</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;{</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    <span class="keywordflow">return</span> &amp;<a class="code" href="classArmISA_1_1TLB.html#ace3820ca2b565f0f7201ddad09327be9">stage2Mmu</a>-&gt;<a class="code" href="classArmISA_1_1Stage2MMU.html#aae0f57a034381f881d2fd03d8830fb7a">getDMAPort</a>();</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;}</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#a55ca28e8f7ad5d1230db775656384008"> 1293</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#a55ca28e8f7ad5d1230db775656384008">TLB::updateMiscReg</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">ArmTranslationType</a> tranType)</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;{</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;    <span class="comment">// check if the regs have changed, or the translation mode is different.</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;    <span class="comment">// NOTE: the tran type doesn&#39;t affect stage 2 TLB&#39;s as they only handle</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;    <span class="comment">// one type of translation anyway</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a65b5c9f8eeb6f23d434738badc2e8603">miscRegValid</a> &amp;&amp; <a class="code" href="classArmISA_1_1TLB.html#acf26126260c6082602a74c03df7c8373">miscRegContext</a> == tc-&gt;<a class="code" href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">contextId</a>() &amp;&amp;</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;            ((tranType == <a class="code" href="classArmISA_1_1TLB.html#a5bd475185224b35c02e03006736e87ec">curTranType</a>) || <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>)) {</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    }</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(TLBVerbose, <span class="stringliteral">&quot;TLB variables changed!\n&quot;</span>);</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a81dcd94edd8761d499e290a0d439f12a">cpsr</a> = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;    <span class="comment">// Dependencies: SCR/SCR_EL3, CPSR</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#ad8a6f7b25f21277caa4eb229eda8206d">isSecure</a> = <a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(tc) &amp;&amp;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;        !(tranType &amp; <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a05268cf17df4c0e18959c532f44c02d3">HypMode</a>) &amp;&amp; !(tranType &amp; <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a4ed197054e9e92dcc10ed6a427a1cf21">S1S2NsTran</a>);</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a988fddb2d918607d96728869aa647c88">aarch64EL</a> = <a class="code" href="classArmISA_1_1TLB.html#aa456271155ec77efb84fb0ab21956b3d">tranTypeEL</a>(<a class="code" href="classArmISA_1_1TLB.html#a81dcd94edd8761d499e290a0d439f12a">cpsr</a>, tranType);</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a83ddb4945c39cc32ebc2f89fc4833e5d">aarch64</a> = <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a> ?</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;        <a class="code" href="namespaceArmISA.html#af131e4106f967b76540fcbdd084da71b">ELIs64</a>(tc, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>) :</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;        <a class="code" href="namespaceArmISA.html#af131e4106f967b76540fcbdd084da71b">ELIs64</a>(tc, <a class="code" href="classArmISA_1_1TLB.html#a988fddb2d918607d96728869aa647c88">aarch64EL</a> == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a> ? <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a> : <a class="code" href="classArmISA_1_1TLB.html#a988fddb2d918607d96728869aa647c88">aarch64EL</a>);</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a83ddb4945c39cc32ebc2f89fc4833e5d">aarch64</a>) {  <span class="comment">// AArch64</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;        <span class="comment">// determine EL we need to translate in</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;        <span class="keywordflow">switch</span> (aarch64EL) {</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a>:</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>:</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;            {</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;                <a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a> = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a053ea48f0a33993f665a3583be7cce">MISCREG_SCTLR_EL1</a>);</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;                <a class="code" href="classArmISA_1_1TLB.html#a9938d23242082843b35b595a598c50a7">ttbcr</a> = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca483fe08e0ab9e0d7dccba21804547878">MISCREG_TCR_EL1</a>);</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;                uint64_t ttbr_asid = <a class="code" href="classArmISA_1_1TLB.html#a9938d23242082843b35b595a598c50a7">ttbcr</a>.a1 ?</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;                    tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca50ff79a603fadbd7cac516d7bbf28ee3">MISCREG_TTBR1_EL1</a>) :</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;                    tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8445c66a08413a3565f5796bd9ac2d56">MISCREG_TTBR0_EL1</a>);</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;                <a class="code" href="classArmISA_1_1TLB.html#a215306347fc9bf9463475f67a360eda0">asid</a> = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(ttbr_asid,</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;                            (<a class="code" href="classArmISA_1_1TLB.html#a5ff7c41974308118cb7dcd6376d2a4d0">haveLargeAsid64</a> &amp;&amp; <a class="code" href="classArmISA_1_1TLB.html#a9938d23242082843b35b595a598c50a7">ttbcr</a>.as) ? 63 : 55, 48);</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;            }</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>:</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a> = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4750c028a717da1f74e34035b16b9848">MISCREG_SCTLR_EL2</a>);</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a9938d23242082843b35b595a598c50a7">ttbcr</a> = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caca13cb1ca00fd3bd2130da500c0b92bf">MISCREG_TCR_EL2</a>);</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a215306347fc9bf9463475f67a360eda0">asid</a> = -1;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>:</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a> = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0b410ff413a02c9b8979d026cb151bcc">MISCREG_SCTLR_EL3</a>);</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a9938d23242082843b35b595a598c50a7">ttbcr</a> = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab0af73c5db0f641c99bcdf88b9ad7a60">MISCREG_TCR_EL3</a>);</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a215306347fc9bf9463475f67a360eda0">asid</a> = -1;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;        }</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#acbee2238dee7b765078cf6a7db1e5f94">hcr</a> = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea">MISCREG_HCR_EL2</a>);</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#aef45b64be1c099cf9c7d4d8c3b7193fb">scr</a> = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">MISCREG_SCR_EL3</a>);</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#ad56114d8c8c01ecac6cfcef19cab341a">isPriv</a> = aarch64EL != <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a>;</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a1c4d7213d405a0b53006ea48ba800d0b">haveVirtualization</a>) {</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#ae16d0c7dc782c209abb097a335fe526b">vmid</a>           = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2697fc0a230c6d30c694645d31874b58">MISCREG_VTTBR_EL2</a>), 55, 48);</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a37fb7444e14a925f74644836fe01bb8d">isHyp</a> = aarch64EL == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>;</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;            isHyp |= tranType &amp; <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a05268cf17df4c0e18959c532f44c02d3">HypMode</a>;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;            isHyp &amp;= (tranType &amp; <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a4ed197054e9e92dcc10ed6a427a1cf21">S1S2NsTran</a>) == 0;</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;            isHyp &amp;= (tranType &amp; <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a1d876ec22cd787c6b4c47f2f97c043c0">S1CTran</a>)    == 0;</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;            <span class="comment">// Work out if we should skip the first stage of translation and go</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;            <span class="comment">// directly to stage 2. This value is cached so we don&#39;t have to</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;            <span class="comment">// compute it for every translation.</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a0a0d2a49b44f3e54bd986e6c7f0049dc">stage2Req</a> = <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a> ||</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;                        (<a class="code" href="classArmISA_1_1TLB.html#acbee2238dee7b765078cf6a7db1e5f94">hcr</a>.vm &amp;&amp; !isHyp &amp;&amp; !<a class="code" href="classArmISA_1_1TLB.html#ad8a6f7b25f21277caa4eb229eda8206d">isSecure</a> &amp;&amp;</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;                         !(tranType &amp; <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a1d876ec22cd787c6b4c47f2f97c043c0">S1CTran</a>) &amp;&amp; (aarch64EL &lt; <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>) &amp;&amp;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;                         !(tranType &amp; <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a6851ba4854965621bf3e43a65377e504">S1E1Tran</a>)); <span class="comment">// &lt;--- FIX THIS HACK</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#aa1c8c344c92dcc1582d5420e1427a596">stage2DescReq</a> = <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a> ||  (<a class="code" href="classArmISA_1_1TLB.html#acbee2238dee7b765078cf6a7db1e5f94">hcr</a>.vm &amp;&amp; !isHyp &amp;&amp; !<a class="code" href="classArmISA_1_1TLB.html#ad8a6f7b25f21277caa4eb229eda8206d">isSecure</a> &amp;&amp;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;                            (aarch64EL &lt; <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>));</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a7b17a24fbb93079fdc1173588733bf93">directToStage2</a> = !<a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a> &amp;&amp; <a class="code" href="classArmISA_1_1TLB.html#a0a0d2a49b44f3e54bd986e6c7f0049dc">stage2Req</a> &amp;&amp; !<a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a>.m;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#ae16d0c7dc782c209abb097a335fe526b">vmid</a>           = 0;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a37fb7444e14a925f74644836fe01bb8d">isHyp</a>          = <span class="keyword">false</span>;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a7b17a24fbb93079fdc1173588733bf93">directToStage2</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a0a0d2a49b44f3e54bd986e6c7f0049dc">stage2Req</a>      = <span class="keyword">false</span>;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#aa1c8c344c92dcc1582d5420e1427a596">stage2DescReq</a>  = <span class="keyword">false</span>;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;        }</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;    } <span class="keywordflow">else</span> {  <span class="comment">// AArch32</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a>  = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a10baac3ce487ad2ec76978fcbd740640">snsBankedIndex</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1">MISCREG_SCTLR</a>, tc,</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;                                 !<a class="code" href="classArmISA_1_1TLB.html#ad8a6f7b25f21277caa4eb229eda8206d">isSecure</a>));</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#a9938d23242082843b35b595a598c50a7">ttbcr</a>  = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a10baac3ce487ad2ec76978fcbd740640">snsBankedIndex</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5bfc9d84a913f4403092c34f4fdb68f0">MISCREG_TTBCR</a>, tc,</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;                                 !<a class="code" href="classArmISA_1_1TLB.html#ad8a6f7b25f21277caa4eb229eda8206d">isSecure</a>));</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#aef45b64be1c099cf9c7d4d8c3b7193fb">scr</a>    = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>);</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#ad56114d8c8c01ecac6cfcef19cab341a">isPriv</a> = <a class="code" href="classArmISA_1_1TLB.html#a81dcd94edd8761d499e290a0d439f12a">cpsr</a>.mode != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">MODE_USER</a>;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#a55fd78a34f452df0391bc46926724034">longDescFormatInUse</a>(tc)) {</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;            uint64_t ttbr_asid = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;                <a class="code" href="namespaceArmISA.html#a10baac3ce487ad2ec76978fcbd740640">snsBankedIndex</a>(<a class="code" href="classArmISA_1_1TLB.html#a9938d23242082843b35b595a598c50a7">ttbcr</a>.a1 ? <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac0d0e5ddda9dea55e2ae3223a5f1c9fc">MISCREG_TTBR1</a> :</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;                                          <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a636c5129391c23216bcea3bde6f0f8">MISCREG_TTBR0</a>,</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;                                       tc, !<a class="code" href="classArmISA_1_1TLB.html#ad8a6f7b25f21277caa4eb229eda8206d">isSecure</a>));</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a215306347fc9bf9463475f67a360eda0">asid</a> = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(ttbr_asid, 55, 48);</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;        } <span class="keywordflow">else</span> { <span class="comment">// Short-descriptor translation table format in use</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;            CONTEXTIDR context_id = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a10baac3ce487ad2ec76978fcbd740640">snsBankedIndex</a>(</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;                <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac2263aa3fc056992a20bdd9dce32c61c">MISCREG_CONTEXTIDR</a>, tc,!<a class="code" href="classArmISA_1_1TLB.html#ad8a6f7b25f21277caa4eb229eda8206d">isSecure</a>));</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a215306347fc9bf9463475f67a360eda0">asid</a> = context_id.asid;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;        }</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#a533ccc5fb8ebabb13775922cf63dd680">prrr</a> = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a10baac3ce487ad2ec76978fcbd740640">snsBankedIndex</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca558657ebddea41bb1fc2cf61e725f6a9">MISCREG_PRRR</a>, tc,</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;                               !<a class="code" href="classArmISA_1_1TLB.html#ad8a6f7b25f21277caa4eb229eda8206d">isSecure</a>));</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#a802b10482266c5ce39b638711c88a8b1">nmrr</a> = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a10baac3ce487ad2ec76978fcbd740640">snsBankedIndex</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac979e506d9ce19425eb582d6acd8cee0">MISCREG_NMRR</a>, tc,</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;                               !<a class="code" href="classArmISA_1_1TLB.html#ad8a6f7b25f21277caa4eb229eda8206d">isSecure</a>));</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#ad955d3c1c52d9b45bc86a77f6d145441">dacr</a> = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a10baac3ce487ad2ec76978fcbd740640">snsBankedIndex</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca75883e1c671c8d333ef80bbb64c09233">MISCREG_DACR</a>, tc,</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;                               !<a class="code" href="classArmISA_1_1TLB.html#ad8a6f7b25f21277caa4eb229eda8206d">isSecure</a>));</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#acbee2238dee7b765078cf6a7db1e5f94">hcr</a>  = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71">MISCREG_HCR</a>);</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a1c4d7213d405a0b53006ea48ba800d0b">haveVirtualization</a>) {</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#ae16d0c7dc782c209abb097a335fe526b">vmid</a>   = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb8a6ed844e484a42d84318742e9ad1d">MISCREG_VTTBR</a>), 55, 48);</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a37fb7444e14a925f74644836fe01bb8d">isHyp</a>  = <a class="code" href="classArmISA_1_1TLB.html#a81dcd94edd8761d499e290a0d439f12a">cpsr</a>.mode == <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;            isHyp |=  tranType &amp; <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a05268cf17df4c0e18959c532f44c02d3">HypMode</a>;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;            isHyp &amp;= (tranType &amp; <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a4ed197054e9e92dcc10ed6a427a1cf21">S1S2NsTran</a>) == 0;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;            isHyp &amp;= (tranType &amp; <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a1d876ec22cd787c6b4c47f2f97c043c0">S1CTran</a>)    == 0;</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;            <span class="keywordflow">if</span> (isHyp) {</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;                <a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a> = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5a527cd4f6298497a08d3a0b3ecc9e99">MISCREG_HSCTLR</a>);</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;            }</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;            <span class="comment">// Work out if we should skip the first stage of translation and go</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;            <span class="comment">// directly to stage 2. This value is cached so we don&#39;t have to</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;            <span class="comment">// compute it for every translation.</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a0a0d2a49b44f3e54bd986e6c7f0049dc">stage2Req</a>      = <a class="code" href="classArmISA_1_1TLB.html#acbee2238dee7b765078cf6a7db1e5f94">hcr</a>.vm &amp;&amp; !<a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a> &amp;&amp; !isHyp &amp;&amp; !<a class="code" href="classArmISA_1_1TLB.html#ad8a6f7b25f21277caa4eb229eda8206d">isSecure</a> &amp;&amp;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;                             !(tranType &amp; <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a1d876ec22cd787c6b4c47f2f97c043c0">S1CTran</a>);</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#aa1c8c344c92dcc1582d5420e1427a596">stage2DescReq</a>  = <a class="code" href="classArmISA_1_1TLB.html#acbee2238dee7b765078cf6a7db1e5f94">hcr</a>.vm &amp;&amp; !<a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a> &amp;&amp; !isHyp &amp;&amp; !<a class="code" href="classArmISA_1_1TLB.html#ad8a6f7b25f21277caa4eb229eda8206d">isSecure</a>;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a7b17a24fbb93079fdc1173588733bf93">directToStage2</a> = <a class="code" href="classArmISA_1_1TLB.html#a0a0d2a49b44f3e54bd986e6c7f0049dc">stage2Req</a> &amp;&amp; !<a class="code" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a>.m;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#ae16d0c7dc782c209abb097a335fe526b">vmid</a>           = 0;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a0a0d2a49b44f3e54bd986e6c7f0049dc">stage2Req</a>      = <span class="keyword">false</span>;</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a37fb7444e14a925f74644836fe01bb8d">isHyp</a>          = <span class="keyword">false</span>;</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a7b17a24fbb93079fdc1173588733bf93">directToStage2</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#aa1c8c344c92dcc1582d5420e1427a596">stage2DescReq</a>  = <span class="keyword">false</span>;</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;        }</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    }</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a65b5c9f8eeb6f23d434738badc2e8603">miscRegValid</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#acf26126260c6082602a74c03df7c8373">miscRegContext</a> = tc-&gt;<a class="code" href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">contextId</a>();</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;    <a class="code" href="classArmISA_1_1TLB.html#a5bd475185224b35c02e03006736e87ec">curTranType</a>  = tranType;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;}</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#aa456271155ec77efb84fb0ab21956b3d"> 1423</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#aa456271155ec77efb84fb0ab21956b3d">TLB::tranTypeEL</a>(CPSR <a class="code" href="classArmISA_1_1TLB.html#a81dcd94edd8761d499e290a0d439f12a">cpsr</a>, <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">ArmTranslationType</a> <a class="code" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a>)</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;{</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    <span class="keywordflow">switch</span> (type) {</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094acc2c8710040f040ad076502f846a3c0c">S1E0Tran</a>:</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a3b09ceb8d39172ff3ab7e3007591b5b4">S12E0Tran</a>:</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a>;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a6851ba4854965621bf3e43a65377e504">S1E1Tran</a>:</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a152cc7b0a47819c200bd565b703aeda5">S12E1Tran</a>:</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>;</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094af8e207b43180cfffa6c0ac3f33f96a39">S1E2Tran</a>:</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a8c74aed58c8db07c0410eda9336ca06a">S1E3Tran</a>:</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094aea46ff1625d97c2befb3695ac3bdbeeb">NormalTran</a>:</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a1d876ec22cd787c6b4c47f2f97c043c0">S1CTran</a>:</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a4ed197054e9e92dcc10ed6a427a1cf21">S1S2NsTran</a>:</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a05268cf17df4c0e18959c532f44c02d3">HypMode</a>:</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">currEL</a>(cpsr);</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unknown translation mode!\n&quot;</span>);</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;    }</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;}</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#aed0e93173d9c9bbc752d1348a5904347"> 1452</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#aed0e93173d9c9bbc752d1348a5904347">TLB::getTE</a>(<a class="code" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> **<a class="code" href="namespaceMipsISA.html#a96bd0a55377fd83938867fd4d63d664d">te</a>, <span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>,</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;        <a class="code" href="classBaseTLB_1_1Translation.html">Translation</a> *translation, <span class="keywordtype">bool</span> timing, <span class="keywordtype">bool</span> functional,</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;        <span class="keywordtype">bool</span> is_secure, <a class="code" href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">TLB::ArmTranslationType</a> tranType)</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;{</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;    <span class="comment">// In a 2-stage system, the IPA-&gt;PA translation can be started via this</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;    <span class="comment">// call so make sure the miscRegs are correct.</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>) {</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;        <a class="code" href="classArmISA_1_1TLB.html#a55ca28e8f7ad5d1230db775656384008">updateMiscReg</a>(tc, tranType);</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;    }</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;    <span class="keywordtype">bool</span> is_fetch = (mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b">Execute</a>);</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;    <span class="keywordtype">bool</span> is_write = (mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">Write</a>);</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr_tainted = req-&gt;getVaddr();</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a> = 0;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;    <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ExceptionLevel</a> target_el = <a class="code" href="classArmISA_1_1TLB.html#a83ddb4945c39cc32ebc2f89fc4833e5d">aarch64</a> ? <a class="code" href="classArmISA_1_1TLB.html#a988fddb2d918607d96728869aa647c88">aarch64EL</a> : <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a83ddb4945c39cc32ebc2f89fc4833e5d">aarch64</a>) {</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;        vaddr = <a class="code" href="namespaceArmISA.html#a17830702f2a3c01ca77252e146d45bba">purifyTaggedAddr</a>(vaddr_tainted, tc, target_el, <a class="code" href="classArmISA_1_1TLB.html#a9938d23242082843b35b595a598c50a7">ttbcr</a>);</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;        vaddr = vaddr_tainted;</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;    }</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;    *te = <a class="code" href="classArmISA_1_1TLB.html#ad79204cf0d5c7fb0294f10241e664254">lookup</a>(vaddr, <a class="code" href="classArmISA_1_1TLB.html#a215306347fc9bf9463475f67a360eda0">asid</a>, <a class="code" href="classArmISA_1_1TLB.html#ae16d0c7dc782c209abb097a335fe526b">vmid</a>, <a class="code" href="classArmISA_1_1TLB.html#a37fb7444e14a925f74644836fe01bb8d">isHyp</a>, is_secure, <span class="keyword">false</span>, <span class="keyword">false</span>, target_el);</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;    <span class="keywordflow">if</span> (*te == NULL) {</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;        <span class="keywordflow">if</span> (req-&gt;isPrefetch()) {</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;            <span class="comment">// if the request is a prefetch don&#39;t attempt to fill the TLB or go</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;            <span class="comment">// any further with the memory access (here we can safely use the</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;            <span class="comment">// fault status for the short desc. format in all cases)</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;           <a class="code" href="classArmISA_1_1TLB.html#a6c80b0d2f2e71322dff7ac83e82d5bc1">prefetchFaults</a>++;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;           <span class="keywordflow">return</span> std::make_shared&lt;PrefetchAbort&gt;(</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;               vaddr_tainted, <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba5bb3b59d4db74e7b7d13cbc56db040f1">ArmFault::PrefetchTLBMiss</a>, <a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>);</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;        }</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;        <span class="keywordflow">if</span> (is_fetch)</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a4238723b9727e30dbf6adf684ccb6042">instMisses</a>++;</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (is_write)</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#ac5943c197a782c01a72a16a9921fac3c">writeMisses</a>++;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a664a30b4686cbd47b32c2f3f40b122a7">readMisses</a>++;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;        <span class="comment">// start translation table walk, pass variables rather than</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;        <span class="comment">// re-retreaving in table walker for speed</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classArmISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;TLB Miss: Starting hardware table walker for %#x(%d:%d)\n&quot;</span>,</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;                vaddr_tainted, <a class="code" href="classArmISA_1_1TLB.html#a215306347fc9bf9463475f67a360eda0">asid</a>, <a class="code" href="classArmISA_1_1TLB.html#ae16d0c7dc782c209abb097a335fe526b">vmid</a>);</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;        <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;        fault = <a class="code" href="classArmISA_1_1TLB.html#ac2662183f0b2a9126911b2a57e632c42">tableWalker</a>-&gt;<a class="code" href="classArmISA_1_1TableWalker.html#ac4137cf4bb56dd2e1271b6fa72531719">walk</a>(req, tc, <a class="code" href="classArmISA_1_1TLB.html#a215306347fc9bf9463475f67a360eda0">asid</a>, <a class="code" href="classArmISA_1_1TLB.html#ae16d0c7dc782c209abb097a335fe526b">vmid</a>, <a class="code" href="classArmISA_1_1TLB.html#a37fb7444e14a925f74644836fe01bb8d">isHyp</a>, mode,</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;                                  translation, timing, functional, is_secure,</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;                                  tranType, <a class="code" href="classArmISA_1_1TLB.html#aa1c8c344c92dcc1582d5420e1427a596">stage2DescReq</a>);</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;        <span class="comment">// for timing mode, return and wait for table walk,</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;        <span class="keywordflow">if</span> (timing || fault != <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>) {</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;            <span class="keywordflow">return</span> fault;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;        }</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;        *te = <a class="code" href="classArmISA_1_1TLB.html#ad79204cf0d5c7fb0294f10241e664254">lookup</a>(vaddr, <a class="code" href="classArmISA_1_1TLB.html#a215306347fc9bf9463475f67a360eda0">asid</a>, <a class="code" href="classArmISA_1_1TLB.html#ae16d0c7dc782c209abb097a335fe526b">vmid</a>, <a class="code" href="classArmISA_1_1TLB.html#a37fb7444e14a925f74644836fe01bb8d">isHyp</a>, is_secure, <span class="keyword">false</span>, <span class="keyword">false</span>, target_el);</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;        <span class="keywordflow">if</span> (!*te)</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a42aa74d8010c3452fd75d6daf1ca34fb">printTlb</a>();</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;        assert(*te);</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;        <span class="keywordflow">if</span> (is_fetch)</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a644c4144f756547ac4a633f639472c9f">instHits</a>++;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (is_write)</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a77f188052be9dc8b73d5f57f13c925ad">writeHits</a>++;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;            <a class="code" href="classArmISA_1_1TLB.html#a687ceb21f05a04e8e9939529d680da8e">readHits</a>++;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;    }</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;}</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#ad671af650cec931cd78899f326291039"> 1519</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#ad671af650cec931cd78899f326291039">TLB::getResultTe</a>(<a class="code" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> **<a class="code" href="namespaceMipsISA.html#a96bd0a55377fd83938867fd4d63d664d">te</a>, <span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req,</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;        <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>,</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;        <a class="code" href="classBaseTLB_1_1Translation.html">Translation</a> *translation, <span class="keywordtype">bool</span> timing, <span class="keywordtype">bool</span> functional,</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;        <a class="code" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> *mergeTe)</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;{</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault;</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>) {</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;        <span class="comment">// We are already in the stage 2 TLB. Grab the table entry for stage</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;        <span class="comment">// 2 only. We are here because stage 1 translation is disabled.</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;        <a class="code" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> *s2Te = NULL;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;        <span class="comment">// Get the stage 2 table entry</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;        fault = <a class="code" href="classArmISA_1_1TLB.html#aed0e93173d9c9bbc752d1348a5904347">getTE</a>(&amp;s2Te, req, tc, mode, translation, timing, functional,</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;                      <a class="code" href="classArmISA_1_1TLB.html#ad8a6f7b25f21277caa4eb229eda8206d">isSecure</a>, <a class="code" href="classArmISA_1_1TLB.html#a5bd475185224b35c02e03006736e87ec">curTranType</a>);</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;        <span class="comment">// Check permissions of stage 2</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;        <span class="keywordflow">if</span> ((s2Te != NULL) &amp;&amp; (fault == <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>)) {</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a83ddb4945c39cc32ebc2f89fc4833e5d">aarch64</a>)</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;                fault = <a class="code" href="classArmISA_1_1TLB.html#af7a9bd793244618a6c1241db60de3ae7">checkPermissions64</a>(s2Te, req, mode, tc);</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;                fault = <a class="code" href="classArmISA_1_1TLB.html#ac03f1fd382909668a35b5c70b3157dab">checkPermissions</a>(s2Te, req, mode);</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;        }</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;        *te = s2Te;</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;        <span class="keywordflow">return</span> fault;</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;    }</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    <a class="code" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> *s1Te = NULL;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr_tainted = req-&gt;getVaddr();</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;    <span class="comment">// Get the stage 1 table entry</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;    fault = <a class="code" href="classArmISA_1_1TLB.html#aed0e93173d9c9bbc752d1348a5904347">getTE</a>(&amp;s1Te, req, tc, mode, translation, timing, functional,</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;                  <a class="code" href="classArmISA_1_1TLB.html#ad8a6f7b25f21277caa4eb229eda8206d">isSecure</a>, <a class="code" href="classArmISA_1_1TLB.html#a5bd475185224b35c02e03006736e87ec">curTranType</a>);</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    <span class="comment">// only proceed if we have a valid table entry</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;    <span class="keywordflow">if</span> ((s1Te != NULL) &amp;&amp; (fault == <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>)) {</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;        <span class="comment">// Check stage 1 permissions before checking stage 2</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a83ddb4945c39cc32ebc2f89fc4833e5d">aarch64</a>)</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;            fault = <a class="code" href="classArmISA_1_1TLB.html#af7a9bd793244618a6c1241db60de3ae7">checkPermissions64</a>(s1Te, req, mode, tc);</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;            fault = <a class="code" href="classArmISA_1_1TLB.html#ac03f1fd382909668a35b5c70b3157dab">checkPermissions</a>(s1Te, req, mode);</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a0a0d2a49b44f3e54bd986e6c7f0049dc">stage2Req</a> &amp; (fault == <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>)) {</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;            <a class="code" href="classArmISA_1_1Stage2LookUp.html">Stage2LookUp</a> *s2Lookup = <span class="keyword">new</span> <a class="code" href="classArmISA_1_1Stage2LookUp.html">Stage2LookUp</a>(<span class="keyword">this</span>, <a class="code" href="classArmISA_1_1TLB.html#ac5e8a08134f664d2097e0c77d3eb9e95">stage2Tlb</a>, *s1Te,</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;                req, translation, mode, timing, functional, <a class="code" href="classArmISA_1_1TLB.html#a5bd475185224b35c02e03006736e87ec">curTranType</a>);</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;            fault = s2Lookup-&gt;<a class="code" href="classArmISA_1_1Stage2LookUp.html#a9e5802575393568e2062c3c0a9053b6e">getTe</a>(tc, mergeTe);</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;            <span class="keywordflow">if</span> (s2Lookup-&gt;<a class="code" href="classArmISA_1_1Stage2LookUp.html#aefd79e0cc4067556bf8504a04c035bcb">isComplete</a>()) {</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;                *te = mergeTe;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;                <span class="comment">// We&#39;ve finished with the lookup so delete it</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;                <span class="keyword">delete</span> s2Lookup;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;                <span class="comment">// The lookup hasn&#39;t completed, so we can&#39;t delete it now. We</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;                <span class="comment">// get round this by asking the object to self delete when the</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;                <span class="comment">// translation is complete.</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;                s2Lookup-&gt;<a class="code" href="classArmISA_1_1Stage2LookUp.html#a383a1ad838157a4f8c3414273f242c6e">setSelfDelete</a>();</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;            }</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;            <span class="comment">// This case deals with an S1 hit (or bypass), followed by</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;            <span class="comment">// an S2 hit-but-perms issue</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">isStage2</a>) {</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(TLBVerbose, <span class="stringliteral">&quot;s2TLB: reqVa %#x, reqPa %#x, fault %p\n&quot;</span>,</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;                        vaddr_tainted, req-&gt;hasPaddr() ? req-&gt;getPaddr() : ~0, fault);</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;                <span class="keywordflow">if</span> (fault != <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>) {</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;                    <a class="code" href="classArmISA_1_1ArmFault.html">ArmFault</a> *armFault = <span class="keyword">reinterpret_cast&lt;</span><a class="code" href="classArmISA_1_1ArmFault.html">ArmFault</a> *<span class="keyword">&gt;</span>(fault.get());</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;                    armFault-&gt;<a class="code" href="classArmISA_1_1ArmFault.html#a71a314be8fa2bcbcf7c2c0e8f1646cb2">annotate</a>(<a class="code" href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984a1bbffb23e587ed481e447a5ecc9d1e61">ArmFault::S1PTW</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;                    armFault-&gt;<a class="code" href="classArmISA_1_1ArmFault.html#a71a314be8fa2bcbcf7c2c0e8f1646cb2">annotate</a>(<a class="code" href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984a815fccb247136d28886f2d82805d7bcb">ArmFault::OVA</a>, vaddr_tainted);</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;                }</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;            }</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;            *te = s1Te;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;        }</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;    }</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;    <span class="keywordflow">return</span> fault;</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;}</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#a55f18c02d09ab956fc284647d901e2dc"> 1591</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#a55f18c02d09ab956fc284647d901e2dc">TLB::setTestInterface</a>(<a class="code" href="classSimObject.html">SimObject</a> *_ti)</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;{</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;    <span class="keywordflow">if</span> (!_ti) {</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;        <a class="code" href="structtest.html">test</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;        <a class="code" href="classArmISA_1_1TlbTestInterface.html">TlbTestInterface</a> *<a class="code" href="namespaceMipsISA.html#ac657448272b50721cd3d9954d771db37">ti</a>(dynamic_cast&lt;TlbTestInterface *&gt;(_ti));</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;        <a class="code" href="logging_8hh.html#a2127c4f5f05a25aea5ffc00677fc3ffe">fatal_if</a>(!ti, <span class="stringliteral">&quot;%s is not a valid ARM TLB tester\n&quot;</span>, _ti-&gt;<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>());</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;        <a class="code" href="structtest.html">test</a> = <a class="code" href="namespaceMipsISA.html#ac657448272b50721cd3d9954d771db37">ti</a>;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;    }</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;}</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#adb1abe6667560b6218c76495cfafa0a3"> 1603</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#adb1abe6667560b6218c76495cfafa0a3">TLB::testTranslation</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>,</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;                     <a class="code" href="structArmISA_1_1TlbEntry.html#ae7cd124a4238d7de818f17366b16bb63">TlbEntry::DomainType</a> <a class="code" href="namespaceArmISA.html#a08ca08e977abd83ab95c7c4251ddf90d">domain</a>)</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;{</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="structtest.html">test</a> || !req-&gt;hasSize() || req-&gt;getSize() == 0 ||</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;        req-&gt;isCacheMaintenance()) {</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="structtest.html">test</a>-&gt;translationCheck(req, <a class="code" href="classArmISA_1_1TLB.html#ad56114d8c8c01ecac6cfcef19cab341a">isPriv</a>, mode, domain);</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;    }</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;}</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="classArmISA_1_1TLB.html#af20487eeb44b51e73310496f8c96a045"> 1615</a></span>&#160;<a class="code" href="classArmISA_1_1TLB.html#af20487eeb44b51e73310496f8c96a045">TLB::testWalk</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#a669a5d9343209851e234d5f2f7c573d5">pa</a>, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a>, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">va</a>, <span class="keywordtype">bool</span> is_secure, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>,</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;              <a class="code" href="structArmISA_1_1TlbEntry.html#ae7cd124a4238d7de818f17366b16bb63">TlbEntry::DomainType</a> <a class="code" href="namespaceArmISA.html#a08ca08e977abd83ab95c7c4251ddf90d">domain</a>, <a class="code" href="namespaceArmISA.html#a61e59682673124232fb275589cac9136">LookupLevel</a> lookup_level)</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;{</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="structtest.html">test</a>) {</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="structtest.html">test</a>-&gt;walkCheck(pa, size, va, is_secure, <a class="code" href="classArmISA_1_1TLB.html#ad56114d8c8c01ecac6cfcef19cab341a">isPriv</a>, mode,</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;                               domain, lookup_level);</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;    }</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;}</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<a class="code" href="classArmISA_1_1TLB.html">ArmISA::TLB</a> *</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;ArmTLBParams::create()</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;{</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1TLB.html">ArmISA::TLB</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;}</div><div class="ttc" id="structArmISA_1_1TlbEntry_html_aac52d187ca4ef523ffa9c09e99998a8f"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#aac52d187ca4ef523ffa9c09e99998a8f">ArmISA::TlbEntry::innerAttrs</a></div><div class="ttdeci">uint8_t innerAttrs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00116">pagetable.hh:116</a></div></div>
<div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="str_8hh_html"><div class="ttname"><a href="str_8hh.html">str.hh</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="classRequest_html_aea466660c14a3a08f1d06ff7cedefd27a470b5bfda86638956aae8fe7ab279c74"><div class="ttname"><a href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a470b5bfda86638956aae8fe7ab279c74">Request::GENERIC_IPR</a></div><div class="ttdoc">The request should be handled by the generic IPR code (only valid together with MMAPPED_IPR) ...</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00178">request.hh:178</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a9b0a4d17adecac5e2646491e78bacd39"><div class="ttname"><a href="classArmISA_1_1TLB.html#a9b0a4d17adecac5e2646491e78bacd39">ArmISA::TLB::hits</a></div><div class="ttdeci">Stats::Formula hits</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00190">tlb.hh:190</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8e9e733b717dfca9a1d040f419c2897c"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">ArmISA::TLB::size</a></div><div class="ttdeci">int size</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00152">tlb.hh:152</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a9641876348adabd4a106afbe35c10456"><div class="ttname"><a href="classArmISA_1_1TLB.html#a9641876348adabd4a106afbe35c10456">ArmISA::TLB::ppRefills</a></div><div class="ttdeci">ProbePoints::PMUUPtr ppRefills</div><div class="ttdoc">PMU probe for TLB refills. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00195">tlb.hh:195</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a988fddb2d918607d96728869aa647c88"><div class="ttname"><a href="classArmISA_1_1TLB.html#a988fddb2d918607d96728869aa647c88">ArmISA::TLB::aarch64EL</a></div><div class="ttdeci">ExceptionLevel aarch64EL</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00413">tlb.hh:413</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a83ddb4945c39cc32ebc2f89fc4833e5d"><div class="ttname"><a href="classArmISA_1_1TLB.html#a83ddb4945c39cc32ebc2f89fc4833e5d">ArmISA::TLB::aarch64</a></div><div class="ttdeci">bool aarch64</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00412">tlb.hh:412</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca558657ebddea41bb1fc2cf61e725f6a9"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca558657ebddea41bb1fc2cf61e725f6a9">ArmISA::MISCREG_PRRR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00305">miscregs.hh:305</a></div></div>
<div class="ttc" id="classRequest_html_aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe"><div class="ttname"><a href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe">Request::UNCACHEABLE</a></div><div class="ttdoc">The request is to an uncacheable address. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00114">request.hh:114</a></div></div>
<div class="ttc" id="classPort_html"><div class="ttname"><a href="classPort.html">Port</a></div><div class="ttdoc">Ports are used to interface objects to each other. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00060">port.hh:60</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a9f308820df401a9ecc871942d2b9410d"><div class="ttname"><a href="classArmISA_1_1TLB.html#a9f308820df401a9ecc871942d2b9410d">ArmISA::TLB::m5opRange</a></div><div class="ttdeci">AddrRange m5opRange</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00435">tlb.hh:435</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a075db0577702ddb568e952c223acead5"><div class="ttname"><a href="classArmISA_1_1TLB.html#a075db0577702ddb568e952c223acead5">ArmISA::TLB::translateTiming</a></div><div class="ttdeci">void translateTiming(const RequestPtr &amp;req, ThreadContext *tc, Translation *translation, Mode mode, ArmTranslationType tranType)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l01242">tlb.cc:1242</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aaff4c7c57057268242cad9e94c8ff5d7"><div class="ttname"><a href="namespaceArmISA.html#aaff4c7c57057268242cad9e94c8ff5d7">ArmISA::asid</a></div><div class="ttdeci">asid</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00587">miscregs_types.hh:587</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a96bd0a55377fd83938867fd4d63d664d"><div class="ttname"><a href="namespaceMipsISA.html#a96bd0a55377fd83938867fd4d63d664d">MipsISA::te</a></div><div class="ttdeci">Bitfield&lt; 15 &gt; te</div><div class="ttdef"><b>Definition:</b> <a href="mt__constants_8hh_source.html#l00062">mt_constants.hh:62</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_af7a9bd793244618a6c1241db60de3ae7"><div class="ttname"><a href="classArmISA_1_1TLB.html#af7a9bd793244618a6c1241db60de3ae7">ArmISA::TLB::checkPermissions64</a></div><div class="ttdeci">Fault checkPermissions64(TlbEntry *te, const RequestPtr &amp;req, Mode mode, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00783">tlb.cc:783</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae55c8f9f651c9cec4c0de576544e991ba67e178d678012b0951bfea90f70e7090"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba67e178d678012b0951bfea90f70e7090">ArmISA::ArmFault::PermissionLL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00104">faults.hh:104</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caca13cb1ca00fd3bd2130da500c0b92bf"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caca13cb1ca00fd3bd2130da500c0b92bf">ArmISA::MISCREG_TCR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00487">miscregs.hh:487</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_ad671af650cec931cd78899f326291039"><div class="ttname"><a href="classArmISA_1_1TLB.html#ad671af650cec931cd78899f326291039">ArmISA::TLB::getResultTe</a></div><div class="ttdeci">Fault getResultTe(TlbEntry **te, const RequestPtr &amp;req, ThreadContext *tc, Mode mode, Translation *translation, bool timing, bool functional, TlbEntry *mergeTe)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l01519">tlb.cc:1519</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a42aa74d8010c3452fd75d6daf1ca34fb"><div class="ttname"><a href="classArmISA_1_1TLB.html#a42aa74d8010c3452fd75d6daf1ca34fb">ArmISA::TLB::printTlb</a></div><div class="ttdeci">void printTlb() const</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00225">tlb.cc:225</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a9a8e39bac375fb9c112b3741e3928fb8"><div class="ttname"><a href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a></div><div class="ttdeci">decltype(nullptr) constexpr NoFault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00245">types.hh:245</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a7d0efb0cabf7164c98bf8eddda31c1a8"><div class="ttname"><a href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">ArmISA::currEL</a></div><div class="ttdeci">static ExceptionLevel currEL(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8hh_source.html#l00158">utility.hh:158</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cacc1a75c0a4b9ecbfe29cddd1176f7a3f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc1a75c0a4b9ecbfe29cddd1176f7a3f">ArmISA::MISCREG_ID_AA64MMFR1_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00458">miscregs.hh:458</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a37fb7444e14a925f74644836fe01bb8d"><div class="ttname"><a href="classArmISA_1_1TLB.html#a37fb7444e14a925f74644836fe01bb8d">ArmISA::TLB::isHyp</a></div><div class="ttdeci">bool isHyp</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00418">tlb.hh:418</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_aa48086307b7c0138fd5523586b237ce1"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#aa48086307b7c0138fd5523586b237ce1">ArmISA::TlbEntry::nonCacheable</a></div><div class="ttdeci">bool nonCacheable</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00139">pagetable.hh:139</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a9d8f87cca781927c8e02f95ea719a799"><div class="ttname"><a href="classArmISA_1_1TLB.html#a9d8f87cca781927c8e02f95ea719a799">ArmISA::TLB::~TLB</a></div><div class="ttdeci">virtual ~TLB()</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00098">tlb.cc:98</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_a09583a9463eba49352440586a1b84d2f"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#a09583a9463eba49352440586a1b84d2f">ArmISA::TlbEntry::pxn</a></div><div class="ttdeci">bool pxn</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00147">pagetable.hh:147</a></div></div>
<div class="ttc" id="classSerializable_html_a5360c9a9ee288009ba4abfc0ee0179b4"><div class="ttname"><a href="classSerializable.html#a5360c9a9ee288009ba4abfc0ee0179b4">Serializable::serializeSection</a></div><div class="ttdeci">void serializeSection(CheckpointOut &amp;cp, const char *name) const</div><div class="ttdoc">Serialize an object into a new section. </div><div class="ttdef"><b>Definition:</b> <a href="serialize_8cc_source.html#l00176">serialize.cc:176</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a7b17a24fbb93079fdc1173588733bf93"><div class="ttname"><a href="classArmISA_1_1TLB.html#a7b17a24fbb93079fdc1173588733bf93">ArmISA::TLB::directToStage2</a></div><div class="ttdeci">bool directToStage2</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00160">tlb.hh:160</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_ac5e8a08134f664d2097e0c77d3eb9e95"><div class="ttname"><a href="classArmISA_1_1TLB.html#ac5e8a08134f664d2097e0c77d3eb9e95">ArmISA::TLB::stage2Tlb</a></div><div class="ttdeci">TLB * stage2Tlb</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00164">tlb.hh:164</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8aaaf238d2bfe38a64a59fa71b2c4094a4ed197054e9e92dcc10ed6a427a1cf21"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a4ed197054e9e92dcc10ed6a427a1cf21">ArmISA::TLB::S1S2NsTran</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00130">tlb.hh:130</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6a636c5129391c23216bcea3bde6f0f8"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a636c5129391c23216bcea3bde6f0f8">ArmISA::MISCREG_TTBR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00190">miscregs.hh:190</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab3b9e641a2a1f7851dbd51bd3af42069"><div class="ttname"><a href="namespaceArmISA.html#ab3b9e641a2a1f7851dbd51bd3af42069">ArmISA::m</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; m</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00368">miscregs_types.hh:368</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_aed0e93173d9c9bbc752d1348a5904347"><div class="ttname"><a href="classArmISA_1_1TLB.html#aed0e93173d9c9bbc752d1348a5904347">ArmISA::TLB::getTE</a></div><div class="ttdeci">Fault getTE(TlbEntry **te, const RequestPtr &amp;req, ThreadContext *tc, Mode mode, Translation *translation, bool timing, bool functional, bool is_secure, ArmTranslationType tranType)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l01452">tlb.cc:1452</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">ArmISA::EL0</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00586">types.hh:586</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_af054ab7a21509590993026f4572c91f5"><div class="ttname"><a href="classArmISA_1_1TLB.html#af054ab7a21509590993026f4572c91f5">ArmISA::TLB::flushAllNs</a></div><div class="ttdeci">void flushAllNs(ExceptionLevel target_el, bool ignore_el=false)</div><div class="ttdoc">Remove all entries in the non secure world, depending on whether they were allocated in hyp mode or n...</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00271">tlb.cc:271</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a759d948f320ca08d8f815aaa1e189fd2"><div class="ttname"><a href="classArmISA_1_1TLB.html#a759d948f320ca08d8f815aaa1e189fd2">ArmISA::TLB::flushMva</a></div><div class="ttdeci">void flushMva(Addr mva, bool secure_lookup, ExceptionLevel target_el)</div><div class="ttdoc">Remove all entries that match the va regardless of asn. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00337">tlb.cc:337</a></div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">BaseTLB::Write</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="classArmSystem_html_ab773c6d9d96d769d05a4e90a21efd879"><div class="ttname"><a href="classArmSystem.html#ab773c6d9d96d769d05a4e90a21efd879">ArmSystem::m5opRange</a></div><div class="ttdeci">const AddrRange &amp; m5opRange() const</div><div class="ttdoc">Range used by memory-mapped m5 pseudo-ops if enabled. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00282">system.hh:282</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a9938d23242082843b35b595a598c50a7"><div class="ttname"><a href="classArmISA_1_1TLB.html#a9938d23242082843b35b595a598c50a7">ArmISA::TLB::ttbcr</a></div><div class="ttdeci">TTBCR ttbcr</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00419">tlb.hh:419</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_ae6eada7f8887095fa1e3c6198175814c"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#ae6eada7f8887095fa1e3c6198175814c">ArmISA::TlbEntry::vmid</a></div><div class="ttdeci">uint8_t vmid</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00114">pagetable.hh:114</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">ArmISA::MISCREG_SCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00179">miscregs.hh:179</a></div></div>
<div class="ttc" id="classSerializable_html_ad019457160891a7974f124f1c6899f21"><div class="ttname"><a href="classSerializable.html#ad019457160891a7974f124f1c6899f21">Serializable::unserializeSection</a></div><div class="ttdeci">void unserializeSection(CheckpointIn &amp;cp, const char *name)</div><div class="ttdoc">Unserialize an a child object. </div><div class="ttdef"><b>Definition:</b> <a href="serialize_8cc_source.html#l00183">serialize.cc:183</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_html_aae0f57a034381f881d2fd03d8830fb7a"><div class="ttname"><a href="classArmISA_1_1Stage2MMU.html#aae0f57a034381f881d2fd03d8830fb7a">ArmISA::Stage2MMU::getDMAPort</a></div><div class="ttdeci">DmaPort &amp; getDMAPort()</div><div class="ttdoc">Get the port that ultimately belongs to the stage-two MMU, but is used by the two table walkers...</div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8hh_source.html#l00113">stage2_mmu.hh:113</a></div></div>
<div class="ttc" id="request_8hh_html"><div class="ttname"><a href="request_8hh.html">request.hh</a></div><div class="ttdoc">Declaration of a request, the overall memory request consisting of the parts of the request that are ...</div></div>
<div class="ttc" id="classAddrRange_html_a615f684c623955389a18abc857dc885d"><div class="ttname"><a href="classAddrRange.html#a615f684c623955389a18abc857dc885d">AddrRange::contains</a></div><div class="ttdeci">bool contains(const Addr &amp;a) const</div><div class="ttdoc">Determine if the range contains an address. </div><div class="ttdef"><b>Definition:</b> <a href="addr__range_8hh_source.html#l00406">addr_range.hh:406</a></div></div>
<div class="ttc" id="request_8hh_html_a7b4f6e20c8b9ccdc4518bb61c20fc81c"><div class="ttname"><a href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a></div><div class="ttdeci">std::shared_ptr&lt; Request &gt; RequestPtr</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00082">request.hh:82</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a239a1c1be1e8149df55e22dd2800fb7d"><div class="ttname"><a href="classArmISA_1_1TLB.html#a239a1c1be1e8149df55e22dd2800fb7d">ArmISA::TLB::flushAllSecurity</a></div><div class="ttdeci">void flushAllSecurity(bool secure_lookup, ExceptionLevel target_el, bool ignore_el=false)</div><div class="ttdoc">Reset the entire TLB. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00239">tlb.cc:239</a></div></div>
<div class="ttc" id="classBaseTLB_1_1Translation_html_a32fb8e6640117528da167bb47f420f7d"><div class="ttname"><a href="classBaseTLB_1_1Translation.html#a32fb8e6640117528da167bb47f420f7d">BaseTLB::Translation::markDelayed</a></div><div class="ttdeci">virtual void markDelayed()=0</div><div class="ttdoc">Signal that the translation has been delayed due to a hw page table walk. </div></div>
<div class="ttc" id="classArmISA_1_1TLB_html"><div class="ttname"><a href="classArmISA_1_1TLB.html">ArmISA::TLB</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00102">tlb.hh:102</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="arm_2tlb_8hh_html"><div class="ttname"><a href="arm_2tlb_8hh.html">tlb.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a0a0d2a49b44f3e54bd986e6c7f0049dc"><div class="ttname"><a href="classArmISA_1_1TLB.html#a0a0d2a49b44f3e54bd986e6c7f0049dc">ArmISA::TLB::stage2Req</a></div><div class="ttdeci">bool stage2Req</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00154">tlb.hh:154</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_ad8a6f7b25f21277caa4eb229eda8206d"><div class="ttname"><a href="classArmISA_1_1TLB.html#ad8a6f7b25f21277caa4eb229eda8206d">ArmISA::TLB::isSecure</a></div><div class="ttdeci">bool isSecure</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00417">tlb.hh:417</a></div></div>
<div class="ttc" id="cpu_2base_8hh_html"><div class="ttname"><a href="cpu_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html"><div class="ttname"><a href="classArmISA_1_1ArmFault.html">ArmISA::ArmFault</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00065">faults.hh:65</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8aaaf238d2bfe38a64a59fa71b2c4094a1d876ec22cd787c6b4c47f2f97c043c0"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a1d876ec22cd787c6b4c47f2f97c043c0">ArmISA::TLB::S1CTran</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00126">tlb.hh:126</a></div></div>
<div class="ttc" id="classRequest_html_aea466660c14a3a08f1d06ff7cedefd27ad2411748b1690329af0a0a935912d903"><div class="ttname"><a href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27ad2411748b1690329af0a0a935912d903">Request::STRICT_ORDER</a></div><div class="ttdoc">The request is required to be strictly ordered by CPU models and is non-speculative. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00124">request.hh:124</a></div></div>
<div class="ttc" id="full__system_8hh_html_af929576af6f85c8849704b66d04b8370"><div class="ttname"><a href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></div><div class="ttdeci">bool FullSystem</div><div class="ttdoc">The FullSystem variable can be used to determine the current mode of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="root_8cc_source.html#l00136">root.cc:136</a></div></div>
<div class="ttc" id="classArmISA_1_1TableWalker_html_a7354988e910ae21d7dc0a9896c258566"><div class="ttname"><a href="classArmISA_1_1TableWalker.html#a7354988e910ae21d7dc0a9896c258566">ArmISA::TableWalker::haveLPAE</a></div><div class="ttdeci">bool haveLPAE() const</div><div class="ttdef"><b>Definition:</b> <a href="table__walker_8hh_source.html#l00896">table_walker.hh:896</a></div></div>
<div class="ttc" id="classThreadContext_html_a578034e4f174170011007e9908ca666d"><div class="ttname"><a href="classThreadContext.html#a578034e4f174170011007e9908ca666d">ThreadContext::getProcessPtr</a></div><div class="ttdeci">virtual Process * getProcessPtr()=0</div></div>
<div class="ttc" id="classRequest_html_aea466660c14a3a08f1d06ff7cedefd27a485be8305adfc07759f7a62daa2afac4"><div class="ttname"><a href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a485be8305adfc07759f7a62daa2afac4">Request::SECURE</a></div><div class="ttdoc">The request targets the secure memory space. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00181">request.hh:181</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_aa456271155ec77efb84fb0ab21956b3d"><div class="ttname"><a href="classArmISA_1_1TLB.html#aa456271155ec77efb84fb0ab21956b3d">ArmISA::TLB::tranTypeEL</a></div><div class="ttdeci">static ExceptionLevel tranTypeEL(CPSR cpsr, ArmTranslationType type)</div><div class="ttdoc">Determine the EL to use for the purpose of a translation given a specific translation type...</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l01423">tlb.cc:1423</a></div></div>
<div class="ttc" id="classStats_1_1Group_html_ae51571a9ce454b2b4cb6d1e2d91e03ce"><div class="ttname"><a href="classStats_1_1Group.html#ae51571a9ce454b2b4cb6d1e2d91e03ce">Stats::Group::regStats</a></div><div class="ttdeci">virtual void regStats()</div><div class="ttdoc">Callback to set stat parameters. </div><div class="ttdef"><b>Definition:</b> <a href="group_8cc_source.html#l00066">group.cc:66</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_ab3f1550285f0f8622abfd6fadfe6aa39"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#ab3f1550285f0f8622abfd6fadfe6aa39">ArmISA::TlbEntry::ns</a></div><div class="ttdeci">bool ns</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00132">pagetable.hh:132</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_afb4f14716ae71486c2e8b14a5389fdc6"><div class="ttname"><a href="classArmISA_1_1TLB.html#afb4f14716ae71486c2e8b14a5389fdc6">ArmISA::TLB::unserialize</a></div><div class="ttdeci">void unserialize(CheckpointIn &amp;cp) override</div><div class="ttdoc">Unserialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00425">tlb.cc:425</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdoc">Overload hash function for BasicBlockRange type. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00585">vec_reg.hh:585</a></div></div>
<div class="ttc" id="namespaceArmISA_html"><div class="ttname"><a href="namespaceArmISA.html">ArmISA</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00042">ccregs.hh:42</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_a41ab780c1151cffb9ba2ca1d2af652c8"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#a41ab780c1151cffb9ba2ca1d2af652c8">ArmISA::TlbEntry::print</a></div><div class="ttdeci">std::string print() const</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00287">pagetable.hh:287</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae6dafc1e97284429cc25565e1f683984a1bbffb23e587ed481e447a5ecc9d1e61"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984a1bbffb23e587ed481e447a5ecc9d1e61">ArmISA::ArmFault::S1PTW</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00134">faults.hh:134</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_adab6e305d7437e6cfca84773206471b6"><div class="ttname"><a href="classArmISA_1_1TLB.html#adab6e305d7437e6cfca84773206471b6">ArmISA::TLB::regStats</a></div><div class="ttdeci">void regStats() override</div><div class="ttdoc">Callback to set stat parameters. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00442">tlb.cc:442</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac657448272b50721cd3d9954d771db37"><div class="ttname"><a href="namespaceMipsISA.html#ac657448272b50721cd3d9954d771db37">MipsISA::ti</a></div><div class="ttdeci">Bitfield&lt; 30 &gt; ti</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00178">pra_constants.hh:178</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a6c80b0d2f2e71322dff7ac83e82d5bc1"><div class="ttname"><a href="classArmISA_1_1TLB.html#a6c80b0d2f2e71322dff7ac83e82d5bc1">ArmISA::TLB::prefetchFaults</a></div><div class="ttdeci">Stats::Scalar prefetchFaults</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00183">tlb.hh:183</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a197413c7b18469b1f2130a40ea995cbbaeba3c1af8a692106738171078a0c9415"><div class="ttname"><a href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbaeba3c1af8a692106738171078a0c9415">ArmISA::TLB::AlignmentMask</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00106">tlb.hh:106</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_aa1c8c344c92dcc1582d5420e1427a596"><div class="ttname"><a href="classArmISA_1_1TLB.html#aa1c8c344c92dcc1582d5420e1427a596">ArmISA::TLB::stage2DescReq</a></div><div class="ttdeci">bool stage2DescReq</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00158">tlb.hh:158</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_af18922b22f7a395bfdfd8c5a56aa2efa"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#af18922b22f7a395bfdfd8c5a56aa2efa">ArmISA::TlbEntry::mtype</a></div><div class="ttdeci">MemoryType mtype</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00122">pagetable.hh:122</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aab42c0db74065d35a4e8809e56f72f97"><div class="ttname"><a href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">ArmISA::mode</a></div><div class="ttdeci">Bitfield&lt; 4, 0 &gt; mode</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00073">miscregs_types.hh:73</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_aa22466d8f7fb3b3e4250e0b4285a9a66"><div class="ttname"><a href="classArmISA_1_1TLB.html#aa22466d8f7fb3b3e4250e0b4285a9a66">ArmISA::TLB::checkPAN</a></div><div class="ttdeci">bool checkPAN(ThreadContext *tc, uint8_t ap, const RequestPtr &amp;req, Mode mode)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l01016">tlb.cc:1016</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_ab361c7a7f144cad64d44e716761fac25"><div class="ttname"><a href="classArmISA_1_1TLB.html#ab361c7a7f144cad64d44e716761fac25">ArmISA::TLB::drainResume</a></div><div class="ttdeci">void drainResume() override</div><div class="ttdoc">Resume execution after a successful drain. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00376">tlb.cc:376</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a6e1762a518d92a97924ebad87fdafe89"><div class="ttname"><a href="classArmISA_1_1TLB.html#a6e1762a518d92a97924ebad87fdafe89">ArmISA::TLB::getTableWalkerPort</a></div><div class="ttdeci">Port * getTableWalkerPort() override</div><div class="ttdoc">Get the table walker port. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l01287">tlb.cc:1287</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8aaaf238d2bfe38a64a59fa71b2c4094acc2c8710040f040ad076502f846a3c0c"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094acc2c8710040f040ad076502f846a3c0c">ArmISA::TLB::S1E0Tran</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00135">tlb.hh:135</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_a67cbc74fa97bcec0c50db8a986400a57"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#a67cbc74fa97bcec0c50db8a986400a57">ArmISA::TlbEntry::isHyp</a></div><div class="ttdeci">bool isHyp</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00127">pagetable.hh:127</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classArmISA_1_1TableWalker_html_ac4137cf4bb56dd2e1271b6fa72531719"><div class="ttname"><a href="classArmISA_1_1TableWalker.html#ac4137cf4bb56dd2e1271b6fa72531719">ArmISA::TableWalker::walk</a></div><div class="ttdeci">Fault walk(const RequestPtr &amp;req, ThreadContext *tc, uint16_t asid, uint8_t _vmid, bool _isHyp, TLB::Mode mode, TLB::Translation *_trans, bool timing, bool functional, bool secure, TLB::ArmTranslationType tranType, bool _stage2Req)</div><div class="ttdef"><b>Definition:</b> <a href="table__walker_8cc_source.html#l00191">table_walker.cc:191</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html">ArmISA::TlbEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00086">pagetable.hh:86</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2LookUp_html"><div class="ttname"><a href="classArmISA_1_1Stage2LookUp.html">ArmISA::Stage2LookUp</a></div><div class="ttdef"><b>Definition:</b> <a href="stage2__lookup_8hh_source.html#l00058">stage2_lookup.hh:58</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_ae7cd124a4238d7de818f17366b16bb63"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#ae7cd124a4238d7de818f17366b16bb63">ArmISA::TlbEntry::DomainType</a></div><div class="ttdeci">DomainType</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00095">pagetable.hh:95</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98d"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98d">ArmISA::ExceptionLevel</a></div><div class="ttdeci">ExceptionLevel</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00585">types.hh:585</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ac7119dff39f998f7a72c869891452cd7acb08e0463457bb8896b2d4f021e071f5"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7acb08e0463457bb8896b2d4f021e071f5">ArmISA::ArmFault::LpaeTran</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00152">faults.hh:152</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_a0d8d8291405b1b99f20da1cf5ba7e55a"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#a0d8d8291405b1b99f20da1cf5ba7e55a">ArmISA::TlbEntry::el</a></div><div class="ttdeci">ExceptionLevel el</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00136">pagetable.hh:136</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_af20487eeb44b51e73310496f8c96a045"><div class="ttname"><a href="classArmISA_1_1TLB.html#af20487eeb44b51e73310496f8c96a045">ArmISA::TLB::testWalk</a></div><div class="ttdeci">Fault testWalk(Addr pa, Addr size, Addr va, bool is_secure, Mode mode, TlbEntry::DomainType domain, LookupLevel lookup_level)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l01615">tlb.cc:1615</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a6ef4e4a8d02c9d26a84f8a5d63b9f15b"><div class="ttname"><a href="classArmISA_1_1TLB.html#a6ef4e4a8d02c9d26a84f8a5d63b9f15b">ArmISA::TLB::writeAccesses</a></div><div class="ttdeci">Stats::Formula writeAccesses</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00188">tlb.hh:188</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8aaaf238d2bfe38a64a59fa71b2c4094a6851ba4854965621bf3e43a65377e504"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a6851ba4854965621bf3e43a65377e504">ArmISA::TLB::S1E1Tran</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00136">tlb.hh:136</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_ad56114d8c8c01ecac6cfcef19cab341a"><div class="ttname"><a href="classArmISA_1_1TLB.html#ad56114d8c8c01ecac6cfcef19cab341a">ArmISA::TLB::isPriv</a></div><div class="ttdeci">bool isPriv</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00416">tlb.hh:416</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_ac2662183f0b2a9126911b2a57e632c42"><div class="ttname"><a href="classArmISA_1_1TLB.html#ac2662183f0b2a9126911b2a57e632c42">ArmISA::TLB::tableWalker</a></div><div class="ttdeci">TableWalker * tableWalker</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00163">tlb.hh:163</a></div></div>
<div class="ttc" id="arm_2utility_8hh_html"><div class="ttname"><a href="arm_2utility_8hh.html">utility.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1TableWalker_html_ad04f5fe7fe340c6ed141996140e04d32"><div class="ttname"><a href="classArmISA_1_1TableWalker.html#ad04f5fe7fe340c6ed141996140e04d32">ArmISA::TableWalker::haveVirtualization</a></div><div class="ttdeci">bool haveVirtualization() const</div><div class="ttdef"><b>Definition:</b> <a href="table__walker_8hh_source.html#l00897">table_walker.hh:897</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a3cf686a27a5c5424834fc9e1de4ff870"><div class="ttname"><a href="classArmISA_1_1TLB.html#a3cf686a27a5c5424834fc9e1de4ff870">ArmISA::TLB::flushedEntries</a></div><div class="ttdeci">Stats::Scalar flushedEntries</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00181">tlb.hh:181</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca75883e1c671c8d333ef80bbb64c09233"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca75883e1c671c8d333ef80bbb64c09233">ArmISA::MISCREG_DACR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00201">miscregs.hh:201</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca8445c66a08413a3565f5796bd9ac2d56"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca8445c66a08413a3565f5796bd9ac2d56">ArmISA::MISCREG_TTBR0_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00483">miscregs.hh:483</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a664a30b4686cbd47b32c2f3f40b122a7"><div class="ttname"><a href="classArmISA_1_1TLB.html#a664a30b4686cbd47b32c2f3f40b122a7">ArmISA::TLB::readMisses</a></div><div class="ttdeci">Stats::Scalar readMisses</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00173">tlb.hh:173</a></div></div>
<div class="ttc" id="namespaceArmISA_html_af131e4106f967b76540fcbdd084da71b"><div class="ttname"><a href="namespaceArmISA.html#af131e4106f967b76540fcbdd084da71b">ArmISA::ELIs64</a></div><div class="ttdeci">bool ELIs64(ThreadContext *tc, ExceptionLevel el)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00293">utility.cc:293</a></div></div>
<div class="ttc" id="classBaseTLB_html"><div class="ttname"><a href="classBaseTLB.html">BaseTLB</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00052">tlb.hh:52</a></div></div>
<div class="ttc" id="namespaceGenericISA_html_a79a8335aadefb64d22e7fc06ac063ad0"><div class="ttname"><a href="namespaceGenericISA.html#a79a8335aadefb64d22e7fc06ac063ad0">GenericISA::iprAddressPseudoInst</a></div><div class="ttdeci">Addr iprAddressPseudoInst(uint8_t func, uint8_t subfunc)</div><div class="ttdoc">Generate a generic IPR address that emulates a pseudo inst. </div><div class="ttdef"><b>Definition:</b> <a href="generic_2mmapped__ipr_8hh_source.html#l00084">mmapped_ipr.hh:84</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_afcfd0ae1561036ec2e915c57cc4130e6"><div class="ttname"><a href="classArmISA_1_1TLB.html#afcfd0ae1561036ec2e915c57cc4130e6">ArmISA::TLB::misses</a></div><div class="ttdeci">Stats::Formula misses</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00191">tlb.hh:191</a></div></div>
<div class="ttc" id="arch_2arm_2faults_8hh_html"><div class="ttname"><a href="arch_2arm_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="serialize_8hh_html_a13d18ccba3d8bcbcd5aab2e37c380bff"><div class="ttname"><a href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a></div><div class="ttdeci">#define UNSERIALIZE_SCALAR(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00645">serialize.hh:645</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a0929e6a0471942ee7968c26aa92d15ff"><div class="ttname"><a href="namespaceArmISA.html#a0929e6a0471942ee7968c26aa92d15ff">ArmISA::ns</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; ns</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00311">miscregs_types.hh:311</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ac7119dff39f998f7a72c869891452cd7a0cafd1f4e2d0ba7ab9f0dbb0a16d16f9"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7a0cafd1f4e2d0ba7ab9f0dbb0a16d16f9">ArmISA::ArmFault::VmsaTran</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00153">faults.hh:153</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8aaaf238d2bfe38a64a59fa71b2c4094a05268cf17df4c0e18959c532f44c02d3"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a05268cf17df4c0e18959c532f44c02d3">ArmISA::TLB::HypMode</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00127">tlb.hh:127</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a65b5c9f8eeb6f23d434738badc2e8603"><div class="ttname"><a href="classArmISA_1_1TLB.html#a65b5c9f8eeb6f23d434738badc2e8603">ArmISA::TLB::miscRegValid</a></div><div class="ttdeci">bool miscRegValid</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00426">tlb.hh:426</a></div></div>
<div class="ttc" id="classArmISA_1_1TableWalker_html_a290cf1297274587c29d0ecde63ce144b"><div class="ttname"><a href="classArmISA_1_1TableWalker.html#a290cf1297274587c29d0ecde63ce144b">ArmISA::TableWalker::haveLargeAsid64</a></div><div class="ttdeci">bool haveLargeAsid64() const</div><div class="ttdef"><b>Definition:</b> <a href="table__walker_8hh_source.html#l00898">table_walker.hh:898</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea">ArmISA::MISCREG_HCR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00472">miscregs.hh:472</a></div></div>
<div class="ttc" id="sim_2process_8hh_html"><div class="ttname"><a href="sim_2process_8hh.html">process.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">ArmISA::EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00589">types.hh:589</a></div></div>
<div class="ttc" id="inet_8hh_html_a1d127017fb298b889f4ba24752d08b8e"><div class="ttname"><a href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a></div><div class="ttdeci">uint8_t type</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00333">inet.hh:333</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2LookUp_html_a9e5802575393568e2062c3c0a9053b6e"><div class="ttname"><a href="classArmISA_1_1Stage2LookUp.html#a9e5802575393568e2062c3c0a9053b6e">ArmISA::Stage2LookUp::getTe</a></div><div class="ttdeci">Fault getTe(ThreadContext *tc, TlbEntry *destTe)</div><div class="ttdef"><b>Definition:</b> <a href="stage2__lookup_8cc_source.html#l00057">stage2_lookup.cc:57</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_ac9a64d325d3e604472105aa60aa823f6"><div class="ttname"><a href="classArmISA_1_1TLB.html#ac9a64d325d3e604472105aa60aa823f6">ArmISA::TLB::finalizePhysical</a></div><div class="ttdeci">Fault finalizePhysical(const RequestPtr &amp;req, ThreadContext *tc, Mode mode) const override</div><div class="ttdoc">Do post-translation physical address finalization. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00136">tlb.cc:136</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a536bb38d0b4534415c908e6796c9685b"><div class="ttname"><a href="namespaceArmISA.html#a536bb38d0b4534415c908e6796c9685b">ArmISA::el</a></div><div class="ttdeci">Bitfield&lt; 3, 2 &gt; el</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00072">miscregs_types.hh:72</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_acbee2238dee7b765078cf6a7db1e5f94"><div class="ttname"><a href="classArmISA_1_1TLB.html#acbee2238dee7b765078cf6a7db1e5f94">ArmISA::TLB::hcr</a></div><div class="ttdeci">HCR hcr</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00424">tlb.hh:424</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac979e506d9ce19425eb582d6acd8cee0"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac979e506d9ce19425eb582d6acd8cee0">ArmISA::MISCREG_NMRR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00311">miscregs.hh:311</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_aa96037381db38a7f5f9f4cf72b73a999"><div class="ttname"><a href="classArmISA_1_1TLB.html#aa96037381db38a7f5f9f4cf72b73a999">ArmISA::TLB::permsFaults</a></div><div class="ttdeci">Stats::Scalar permsFaults</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00185">tlb.hh:185</a></div></div>
<div class="ttc" id="cprintf_8hh_html_a848c8ad3ab12f32c2d70d72701307be2"><div class="ttname"><a href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a></div><div class="ttdeci">std::string csprintf(const char *format, const Args &amp;...args)</div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8hh_source.html#l00162">cprintf.hh:162</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae55c8f9f651c9cec4c0de576544e991ba5bb3b59d4db74e7b7d13cbc56db040f1"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba5bb3b59d4db74e7b7d13cbc56db040f1">ArmISA::ArmFault::PrefetchTLBMiss</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00116">faults.hh:116</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_a2a7854669dc5b8b98ab1febded9b6e28a102749f425ed26636003d09513782bdb"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#a2a7854669dc5b8b98ab1febded9b6e28a102749f425ed26636003d09513782bdb">ArmISA::TlbEntry::MemoryType::StronglyOrdered</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_ab9c80953ba1c13b5952117b5c8d38c3a"><div class="ttname"><a href="classArmISA_1_1TLB.html#ab9c80953ba1c13b5952117b5c8d38c3a">ArmISA::TLB::rangeMRU</a></div><div class="ttdeci">int rangeMRU</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00197">tlb.hh:197</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_ac5943c197a782c01a72a16a9921fac3c"><div class="ttname"><a href="classArmISA_1_1TLB.html#ac5943c197a782c01a72a16a9921fac3c">ArmISA::TLB::writeMisses</a></div><div class="ttdeci">Stats::Scalar writeMisses</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00175">tlb.hh:175</a></div></div>
<div class="ttc" id="compiler_8hh_html_af11a60640164f7def0b5a1dac3cdb63b"><div class="ttname"><a href="compiler_8hh.html#af11a60640164f7def0b5a1dac3cdb63b">M5_FALLTHROUGH</a></div><div class="ttdeci">#define M5_FALLTHROUGH</div><div class="ttdef"><b>Definition:</b> <a href="compiler_8hh_source.html#l00086">compiler.hh:86</a></div></div>
<div class="ttc" id="classEmulationPageTable_html_a5c973bd7a9d131af58ff448ec8c54190"><div class="ttname"><a href="classEmulationPageTable.html#a5c973bd7a9d131af58ff448ec8c54190">EmulationPageTable::translate</a></div><div class="ttdeci">bool translate(Addr vaddr, Addr &amp;paddr)</div><div class="ttdoc">Translate function. </div><div class="ttdef"><b>Definition:</b> <a href="page__table_8cc_source.html#l00144">page_table.cc:144</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a1c4d7213d405a0b53006ea48ba800d0b"><div class="ttname"><a href="classArmISA_1_1TLB.html#a1c4d7213d405a0b53006ea48ba800d0b">ArmISA::TLB::haveVirtualization</a></div><div class="ttdeci">bool haveVirtualization</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00432">tlb.hh:432</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a4238723b9727e30dbf6adf684ccb6042"><div class="ttname"><a href="classArmISA_1_1TLB.html#a4238723b9727e30dbf6adf684ccb6042">ArmISA::TLB::instMisses</a></div><div class="ttdeci">Stats::Scalar instMisses</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00171">tlb.hh:171</a></div></div>
<div class="ttc" id="classFlags_html"><div class="ttname"><a href="classFlags.html">Flags&lt; FlagsType &gt;</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_abc6b8edbee21c2179ed41657a5f88008"><div class="ttname"><a href="classArmISA_1_1TLB.html#abc6b8edbee21c2179ed41657a5f88008">ArmISA::TLB::_flushMva</a></div><div class="ttdeci">void _flushMva(Addr mva, uint64_t asn, bool secure_lookup, bool ignore_asn, ExceptionLevel target_el)</div><div class="ttdoc">Remove any entries that match both a va and asn. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00346">tlb.cc:346</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a71a314be8fa2bcbcf7c2c0e8f1646cb2"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a71a314be8fa2bcbcf7c2c0e8f1646cb2">ArmISA::ArmFault::annotate</a></div><div class="ttdeci">virtual void annotate(AnnotationIDs id, uint64_t val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00225">faults.hh:225</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_a63c7605dfb1cbdc03f2d2ba6d39c6488"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#a63c7605dfb1cbdc03f2d2ba6d39c6488">ArmISA::TlbEntry::xn</a></div><div class="ttdeci">bool xn</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00146">pagetable.hh:146</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a215306347fc9bf9463475f67a360eda0"><div class="ttname"><a href="classArmISA_1_1TLB.html#a215306347fc9bf9463475f67a360eda0">ArmISA::TLB::asid</a></div><div class="ttdeci">uint16_t asid</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00420">tlb.hh:420</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_aedb93fe334b406f6a0f048636578186b"><div class="ttname"><a href="classArmISA_1_1TLB.html#aedb93fe334b406f6a0f048636578186b">ArmISA::TLB::flushAsid</a></div><div class="ttdeci">void flushAsid(uint64_t asn, bool secure_lookup, ExceptionLevel target_el)</div><div class="ttdoc">Remove any entries that match the asn. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00313">tlb.cc:313</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71">ArmISA::MISCREG_HCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00184">miscregs.hh:184</a></div></div>
<div class="ttc" id="classArmISA_1_1TableWalker_html_aed73caf7e44f5e37c524ae37624fb26d"><div class="ttname"><a href="classArmISA_1_1TableWalker.html#aed73caf7e44f5e37c524ae37624fb26d">ArmISA::TableWalker::setMMU</a></div><div class="ttdeci">void setMMU(Stage2MMU *m, MasterID master_id)</div><div class="ttdef"><b>Definition:</b> <a href="table__walker_8cc_source.html#l00102">table_walker.cc:102</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_afb996c55e70b44cd2d69669a4281037c"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#afb996c55e70b44cd2d69669a4281037c">ArmISA::TlbEntry::N</a></div><div class="ttdeci">uint8_t N</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00115">pagetable.hh:115</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_a9613e3bef8f31852c9d632313686495d"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#a9613e3bef8f31852c9d632313686495d">ArmISA::TlbEntry::longDescFormat</a></div><div class="ttdeci">bool longDescFormat</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00125">pagetable.hh:125</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a9bab751e4fa25d88bf84ee970a01a641"><div class="ttname"><a href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">MipsISA::vaddr</a></div><div class="ttdeci">vaddr</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00277">pra_constants.hh:277</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae55c8f9f651c9cec4c0de576544e991ba3d1db89a45ca3fb55f537b6409d3c4bd"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba3d1db89a45ca3fb55f537b6409d3c4bd">ArmISA::ArmFault::DomainLL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00103">faults.hh:103</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a533ccc5fb8ebabb13775922cf63dd680"><div class="ttname"><a href="classArmISA_1_1TLB.html#a533ccc5fb8ebabb13775922cf63dd680">ArmISA::TLB::prrr</a></div><div class="ttdeci">PRRR prrr</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00422">tlb.hh:422</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a0588d04a47d488e874e7034d5878c51b"><div class="ttname"><a href="classArmISA_1_1TLB.html#a0588d04a47d488e874e7034d5878c51b">ArmISA::TLB::inserts</a></div><div class="ttdeci">Stats::Scalar inserts</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00176">tlb.hh:176</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a669a5d9343209851e234d5f2f7c573d5"><div class="ttname"><a href="namespaceArmISA.html#a669a5d9343209851e234d5f2f7c573d5">ArmISA::pa</a></div><div class="ttdeci">Bitfield&lt; 39, 12 &gt; pa</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00626">miscregs_types.hh:626</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a5ff7c41974308118cb7dcd6376d2a4d0"><div class="ttname"><a href="classArmISA_1_1TLB.html#a5ff7c41974308118cb7dcd6376d2a4d0">ArmISA::TLB::haveLargeAsid64</a></div><div class="ttdeci">bool haveLargeAsid64</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00433">tlb.hh:433</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_a1025b4849b1a01fa997a2e90c9a51ac8"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#a1025b4849b1a01fa997a2e90c9a51ac8">ArmISA::TlbEntry::global</a></div><div class="ttdeci">bool global</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00128">pagetable.hh:128</a></div></div>
<div class="ttc" id="arm_2pagetable_8hh_html"><div class="ttname"><a href="arm_2pagetable_8hh.html">pagetable.hh</a></div></div>
<div class="ttc" id="stage2__mmu_8hh_html"><div class="ttname"><a href="stage2__mmu_8hh.html">stage2_mmu.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_ab2b9dac041d03c3526507570622785f8"><div class="ttname"><a href="classArmISA_1_1TLB.html#ab2b9dac041d03c3526507570622785f8">ArmISA::TLB::domainFaults</a></div><div class="ttdeci">Stats::Scalar domainFaults</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00184">tlb.hh:184</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac2263aa3fc056992a20bdd9dce32c61c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac2263aa3fc056992a20bdd9dce32c61c">ArmISA::MISCREG_CONTEXTIDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00335">miscregs.hh:335</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a55ca28e8f7ad5d1230db775656384008"><div class="ttname"><a href="classArmISA_1_1TLB.html#a55ca28e8f7ad5d1230db775656384008">ArmISA::TLB::updateMiscReg</a></div><div class="ttdeci">void updateMiscReg(ThreadContext *tc, ArmTranslationType tranType=NormalTran)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l01293">tlb.cc:1293</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_ad955d3c1c52d9b45bc86a77f6d145441"><div class="ttname"><a href="classArmISA_1_1TLB.html#ad955d3c1c52d9b45bc86a77f6d145441">ArmISA::TLB::dacr</a></div><div class="ttdeci">uint32_t dacr</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00425">tlb.hh:425</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1">ArmISA::MISCREG_SCTLR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00172">miscregs.hh:172</a></div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b">BaseTLB::Execute</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a197413c7b18469b1f2130a40ea995cbba3b6e86a4a2b30349df260f325e251c35"><div class="ttname"><a href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba3b6e86a4a2b30349df260f325e251c35">ArmISA::TLB::UserMode</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00117">tlb.hh:117</a></div></div>
<div class="ttc" id="logging_8hh_html_a2127c4f5f05a25aea5ffc00677fc3ffe"><div class="ttname"><a href="logging_8hh.html#a2127c4f5f05a25aea5ffc00677fc3ffe">fatal_if</a></div><div class="ttdeci">#define fatal_if(cond,...)</div><div class="ttdoc">Conditional fatal macro that checks the supplied condition and only causes a fatal error if the condi...</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00203">logging.hh:203</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a00c2ea3696e907d8abb8071bfe0a792f"><div class="ttname"><a href="classArmISA_1_1TLB.html#a00c2ea3696e907d8abb8071bfe0a792f">ArmISA::TLB::translateFs</a></div><div class="ttdeci">Fault translateFs(const RequestPtr &amp;req, ThreadContext *tc, Mode mode, Translation *translation, bool &amp;delay, bool timing, ArmTranslationType tranType, bool functional=false)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l01036">tlb.cc:1036</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6a053ea48f0a33993f665a3583be7cce"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a053ea48f0a33993f665a3583be7cce">ArmISA::MISCREG_SCTLR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00467">miscregs.hh:467</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a3c3acc97fbea659dbde9afcf8ecd1380"><div class="ttname"><a href="namespaceMipsISA.html#a3c3acc97fbea659dbde9afcf8ecd1380">MipsISA::r</a></div><div class="ttdeci">r</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00097">pra_constants.hh:97</a></div></div>
<div class="ttc" id="classBaseTLB_1_1Translation_html_a3833ff3494a0d96012d575f12703e2c8"><div class="ttname"><a href="classBaseTLB_1_1Translation.html#a3833ff3494a0d96012d575f12703e2c8">BaseTLB::Translation::finish</a></div><div class="ttdeci">virtual void finish(const Fault &amp;fault, const RequestPtr &amp;req, ThreadContext *tc, Mode mode)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca0b410ff413a02c9b8979d026cb151bcc"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0b410ff413a02c9b8979d026cb151bcc">ArmISA::MISCREG_SCTLR_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00477">miscregs.hh:477</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_html"><div class="ttname"><a href="classArmISA_1_1Stage2MMU.html">ArmISA::Stage2MMU</a></div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8hh_source.html#l00052">stage2_mmu.hh:52</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_af6df132e2a23b78772b11debb9782c59"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#af6df132e2a23b78772b11debb9782c59">ArmISA::TlbEntry::checkELMatch</a></div><div class="ttdeci">bool checkELMatch(ExceptionLevel target_el) const</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00222">pagetable.hh:222</a></div></div>
<div class="ttc" id="classRequest_html_aea466660c14a3a08f1d06ff7cedefd27a450fdf86e23bd408c25aff98abcc242c"><div class="ttname"><a href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a450fdf86e23bd408c25aff98abcc242c">Request::MMAPPED_IPR</a></div><div class="ttdoc">This request is to a memory mapped register. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00126">request.hh:126</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_a001118c9e846a860827799669b467039"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#a001118c9e846a860827799669b467039">ArmISA::TlbEntry::attributes</a></div><div class="ttdeci">uint64_t attributes</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00106">pagetable.hh:106</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca5a527cd4f6298497a08d3a0b3ecc9e99"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5a527cd4f6298497a08d3a0b3ecc9e99">ArmISA::MISCREG_HSCTLR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00182">miscregs.hh:182</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_ace3820ca2b565f0f7201ddad09327be9"><div class="ttname"><a href="classArmISA_1_1TLB.html#ace3820ca2b565f0f7201ddad09327be9">ArmISA::TLB::stage2Mmu</a></div><div class="ttdeci">Stage2MMU * stage2Mmu</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00165">tlb.hh:165</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">ArmISA::EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00588">types.hh:588</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_a0de098a8a1e8fe2c9c299979c722c03b"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#a0de098a8a1e8fe2c9c299979c722c03b">ArmISA::TlbEntry::shareable</a></div><div class="ttdeci">bool shareable</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00142">pagetable.hh:142</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_a408161c6955bd620fe2ef927c6f2902d"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#a408161c6955bd620fe2ef927c6f2902d">ArmISA::TlbEntry::pAddr</a></div><div class="ttdeci">Addr pAddr(Addr va) const</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00232">pagetable.hh:232</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a693297f6f1f044fdbfa0a2eca885c215"><div class="ttname"><a href="classArmISA_1_1TLB.html#a693297f6f1f044fdbfa0a2eca885c215">ArmISA::TLB::translateFunctional</a></div><div class="ttdeci">bool translateFunctional(ThreadContext *tc, Addr vaddr, Addr &amp;paddr)</div><div class="ttdoc">Do a functional lookup on the TLB (for debugging) and don&amp;#39;t modify any internal state. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00118">tlb.cc:118</a></div></div>
<div class="ttc" id="classArmSystem_html_a51a4ad0c83ab4119e940d3ca38ea3061"><div class="ttname"><a href="classArmSystem.html#a51a4ad0c83ab4119e940d3ca38ea3061">ArmSystem::haveVirtualization</a></div><div class="ttdeci">bool haveVirtualization() const</div><div class="ttdoc">Returns true if this system implements the virtualization Extensions. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00200">system.hh:200</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_aff27599d4e6fb38eedadb1180d78dd09"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#aff27599d4e6fb38eedadb1180d78dd09">ArmISA::TlbEntry::valid</a></div><div class="ttdeci">bool valid</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00129">pagetable.hh:129</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8aaaf238d2bfe38a64a59fa71b2c4094"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094">ArmISA::TLB::ArmTranslationType</a></div><div class="ttdeci">ArmTranslationType</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00124">tlb.hh:124</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_abbf89a8639f14e61b3b9a72ea14a06a8"><div class="ttname"><a href="namespaceMipsISA.html#abbf89a8639f14e61b3b9a72ea14a06a8">MipsISA::w</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; w</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00280">pra_constants.hh:280</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="inifile_8hh_html"><div class="ttname"><a href="inifile_8hh.html">inifile.hh</a></div><div class="ttdoc">Declaration of IniFile object. </div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_aa8727837f6a8c6b89e4a529cd0355165"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#aa8727837f6a8c6b89e4a529cd0355165">ArmISA::TlbEntry::outerAttrs</a></div><div class="ttdeci">uint8_t outerAttrs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00117">pagetable.hh:117</a></div></div>
<div class="ttc" id="request_8hh_html_ac366b729262fd8e7cbd3283da6f775cf"><div class="ttname"><a href="request_8hh.html#ac366b729262fd8e7cbd3283da6f775cf">MasterID</a></div><div class="ttdeci">uint16_t MasterID</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00085">request.hh:85</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_a975082bed51810d0cb2953d4e4361ccb"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#a975082bed51810d0cb2953d4e4361ccb">ArmISA::TlbEntry::vpn</a></div><div class="ttdeci">Addr vpn</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00105">pagetable.hh:105</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_ac03f1fd382909668a35b5c70b3157dab"><div class="ttname"><a href="classArmISA_1_1TLB.html#ac03f1fd382909668a35b5c70b3157dab">ArmISA::TLB::checkPermissions</a></div><div class="ttdeci">Fault checkPermissions(TlbEntry *te, const RequestPtr &amp;req, Mode mode)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00605">tlb.cc:605</a></div></div>
<div class="ttc" id="classSimObject_html_ac6bf42a0c7d51f21477fc064f75178c1"><div class="ttname"><a href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">SimObject::name</a></div><div class="ttdeci">virtual const std::string name() const</div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00120">sim_object.hh:120</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_ac124897414ac526a624ea559da1ae7e4"><div class="ttname"><a href="classArmISA_1_1TLB.html#ac124897414ac526a624ea559da1ae7e4">ArmISA::TLB::haveLPAE</a></div><div class="ttdeci">bool haveLPAE</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00431">tlb.hh:431</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8aaaf238d2bfe38a64a59fa71b2c4094af8e207b43180cfffa6c0ac3f33f96a39"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094af8e207b43180cfffa6c0ac3f33f96a39">ArmISA::TLB::S1E2Tran</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00137">tlb.hh:137</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a77f188052be9dc8b73d5f57f13c925ad"><div class="ttname"><a href="classArmISA_1_1TLB.html#a77f188052be9dc8b73d5f57f13c925ad">ArmISA::TLB::writeHits</a></div><div class="ttdeci">Stats::Scalar writeHits</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00174">tlb.hh:174</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aa9331aab1c34d5babc25ea53e521b708"><div class="ttname"><a href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">ArmISA::va</a></div><div class="ttdeci">Bitfield&lt; 8 &gt; va</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00263">miscregs_types.hh:263</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a410e54735bc35f30c89980cbb28570e1"><div class="ttname"><a href="classArmISA_1_1TLB.html#a410e54735bc35f30c89980cbb28570e1">ArmISA::TLB::flushTlbMva</a></div><div class="ttdeci">Stats::Scalar flushTlbMva</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00178">tlb.hh:178</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a79293aabe9972f917d751c5072e55a48"><div class="ttname"><a href="namespaceArmISA.html#a79293aabe9972f917d751c5072e55a48">ArmISA::aarch64</a></div><div class="ttdeci">Bitfield&lt; 34 &gt; aarch64</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00091">types.hh:91</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_a7e7354fa4ecc350cd54e8f61d6dd2395"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#a7e7354fa4ecc350cd54e8f61d6dd2395">ArmISA::TlbEntry::ap</a></div><div class="ttdeci">uint8_t ap</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00118">pagetable.hh:118</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a308fed48bf22f2d4f188eb4d68c11a2a"><div class="ttname"><a href="classArmISA_1_1TLB.html#a308fed48bf22f2d4f188eb4d68c11a2a">ArmISA::TLB::init</a></div><div class="ttdeci">void init() override</div><div class="ttdoc">setup all the back pointers </div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00104">tlb.cc:104</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a644c4144f756547ac4a633f639472c9f"><div class="ttname"><a href="classArmISA_1_1TLB.html#a644c4144f756547ac4a633f639472c9f">ArmISA::TLB::instHits</a></div><div class="ttdeci">Stats::Scalar instHits</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00170">tlb.hh:170</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae6dafc1e97284429cc25565e1f683984a815fccb247136d28886f2d82805d7bcb"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984a815fccb247136d28886f2d82805d7bcb">ArmISA::ArmFault::OVA</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00135">faults.hh:135</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab0af73c5db0f641c99bcdf88b9ad7a60"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab0af73c5db0f641c99bcdf88b9ad7a60">ArmISA::MISCREG_TCR_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00491">miscregs.hh:491</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_aa74953c7b78eb906dc1631733682eb82"><div class="ttname"><a href="classArmISA_1_1TLB.html#aa74953c7b78eb906dc1631733682eb82">ArmISA::TLB::accesses</a></div><div class="ttdeci">Stats::Formula accesses</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00192">tlb.hh:192</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2LookUp_html_aefd79e0cc4067556bf8504a04c035bcb"><div class="ttname"><a href="classArmISA_1_1Stage2LookUp.html#aefd79e0cc4067556bf8504a04c035bcb">ArmISA::Stage2LookUp::isComplete</a></div><div class="ttdeci">bool isComplete() const</div><div class="ttdef"><b>Definition:</b> <a href="stage2__lookup_8hh_source.html#l00096">stage2_lookup.hh:96</a></div></div>
<div class="ttc" id="serialize_8hh_html_a49163149ec656ffecff0e46aee418e29"><div class="ttname"><a href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a></div><div class="ttdeci">#define SERIALIZE_SCALAR(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00643">serialize.hh:643</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae55c8f9f651c9cec4c0de576544e991ba6d768f0e624f74c08959bf971eb97589"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba6d768f0e624f74c08959bf971eb97589">ArmISA::ArmFault::AlignmentFault</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00097">faults.hh:97</a></div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585e"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">BaseTLB::Mode</a></div><div class="ttdeci">Mode</div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a35b6a93ff8375b07eede7bc89d888cbe"><div class="ttname"><a href="classArmISA_1_1TLB.html#a35b6a93ff8375b07eede7bc89d888cbe">ArmISA::TLB::flushTlbMvaAsid</a></div><div class="ttdeci">Stats::Scalar flushTlbMvaAsid</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00179">tlb.hh:179</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a300e2be8a75f735b68e3d6c321c28cd2"><div class="ttname"><a href="namespaceArmISA.html#a300e2be8a75f735b68e3d6c321c28cd2">ArmISA::e</a></div><div class="ttdeci">Bitfield&lt; 9 &gt; e</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00064">miscregs_types.hh:64</a></div></div>
<div class="ttc" id="classStats_1_1DataWrap_html_a8f6effeadf113613c8e96c732bef7228"><div class="ttname"><a href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">Stats::DataWrap::name</a></div><div class="ttdeci">Derived &amp; name(const std::string &amp;name)</div><div class="ttdoc">Set the name and marks this stat to print at the end of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l00279">statistics.hh:279</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_a9607ccefc09fb169e27a383368f2bfa2"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#a9607ccefc09fb169e27a383368f2bfa2">ArmISA::TlbEntry::asid</a></div><div class="ttdeci">uint16_t asid</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00113">pagetable.hh:113</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_a5154283ada4bfe1ba2db4a2087cd3ea9"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#a5154283ada4bfe1ba2db4a2087cd3ea9">ArmISA::TlbEntry::hap</a></div><div class="ttdeci">uint8_t hap</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00119">pagetable.hh:119</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_a4afe677a2787de7618c9ae0c7ac52d55"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#a4afe677a2787de7618c9ae0c7ac52d55">ArmISA::TlbEntry::pfn</a></div><div class="ttdeci">Addr pfn</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00103">pagetable.hh:103</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ac7119dff39f998f7a72c869891452cd7"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7">ArmISA::ArmFault::TranMethod</a></div><div class="ttdeci">TranMethod</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00150">faults.hh:150</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a6ec1ce85d329fbd19234e06640582237"><div class="ttname"><a href="classArmISA_1_1TLB.html#a6ec1ce85d329fbd19234e06640582237">ArmISA::TLB::_attr</a></div><div class="ttdeci">uint64_t _attr</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00159">tlb.hh:159</a></div></div>
<div class="ttc" id="classProbePointArg_html"><div class="ttname"><a href="classProbePointArg.html">ProbePointArg</a></div><div class="ttdoc">ProbePointArg generates a point for the class of Arg. </div><div class="ttdef"><b>Definition:</b> <a href="thermal__domain_8hh_source.html#l00052">thermal_domain.hh:52</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_ae0d2e56f0968eb90e4f4d32cb04e8919"><div class="ttname"><a href="classArmISA_1_1TLB.html#ae0d2e56f0968eb90e4f4d32cb04e8919">ArmISA::TLB::flushIpaVmid</a></div><div class="ttdeci">void flushIpaVmid(Addr ipa, bool secure_lookup, ExceptionLevel target_el)</div><div class="ttdoc">Invalidate all entries in the stage 2 TLB that match the given ipa and the current VMID...</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00369">tlb.cc:369</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a9fbd9eee78e1b023b096b9ca893d1aa7"><div class="ttname"><a href="classArmISA_1_1TLB.html#a9fbd9eee78e1b023b096b9ca893d1aa7">ArmISA::TLB::readAccesses</a></div><div class="ttdeci">Stats::Formula readAccesses</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00187">tlb.hh:187</a></div></div>
<div class="ttc" id="classProcess_html_aeb1f0636e741b206059ffdbbc72bcf01"><div class="ttname"><a href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">Process::pTable</a></div><div class="ttdeci">EmulationPageTable * pTable</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00182">process.hh:182</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8aaaf238d2bfe38a64a59fa71b2c4094a8c74aed58c8db07c0410eda9336ca06a"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a8c74aed58c8db07c0410eda9336ca06a">ArmISA::TLB::S1E3Tran</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00138">tlb.hh:138</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a655dd5813d52b551be565206abb14b41"><div class="ttname"><a href="classArmISA_1_1TLB.html#a655dd5813d52b551be565206abb14b41">ArmISA::TLB::alignFaults</a></div><div class="ttdeci">Stats::Scalar alignFaults</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00182">tlb.hh:182</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a288136ca86b2b4ba0c13f805b69cb627"><div class="ttname"><a href="classArmISA_1_1TLB.html#a288136ca86b2b4ba0c13f805b69cb627">ArmISA::TLB::flushMvaAsid</a></div><div class="ttdeci">void flushMvaAsid(Addr mva, uint64_t asn, bool secure_lookup, ExceptionLevel target_el)</div><div class="ttdoc">Remove any entries that match both a va and asn. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00302">tlb.cc:302</a></div></div>
<div class="ttc" id="arch_2arm_2system_8hh_html"><div class="ttname"><a href="arch_2arm_2system_8hh.html">system.hh</a></div></div>
<div class="ttc" id="page__table_8hh_html"><div class="ttname"><a href="page__table_8hh.html">page_table.hh</a></div><div class="ttdoc">Declarations of a non-full system Page Table. </div></div>
<div class="ttc" id="namespaceArmISA_html_a55fd78a34f452df0391bc46926724034"><div class="ttname"><a href="namespaceArmISA.html#a55fd78a34f452df0391bc46926724034">ArmISA::longDescFormatInUse</a></div><div class="ttdeci">bool longDescFormatInUse(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00228">utility.cc:228</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a08ca08e977abd83ab95c7c4251ddf90d"><div class="ttname"><a href="namespaceArmISA.html#a08ca08e977abd83ab95c7c4251ddf90d">ArmISA::domain</a></div><div class="ttdeci">Bitfield&lt; 7, 4 &gt; domain</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00397">miscregs_types.hh:397</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca5bfc9d84a913f4403092c34f4fdb68f0"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5bfc9d84a913f4403092c34f4fdb68f0">ArmISA::MISCREG_TTBCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00196">miscregs.hh:196</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_ad79204cf0d5c7fb0294f10241e664254"><div class="ttname"><a href="classArmISA_1_1TLB.html#ad79204cf0d5c7fb0294f10241e664254">ArmISA::TLB::lookup</a></div><div class="ttdeci">TlbEntry * lookup(Addr vpn, uint16_t asn, uint8_t vmid, bool hyp, bool secure, bool functional, bool ignore_asn, ExceptionLevel target_el)</div><div class="ttdoc">Lookup an entry in the TLB. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00152">tlb.cc:152</a></div></div>
<div class="ttc" id="classRequest_html_aea466660c14a3a08f1d06ff7cedefd27a98f157d292241d979495e47e8d24ef2c"><div class="ttname"><a href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a98f157d292241d979495e47e8d24ef2c">Request::CACHE_BLOCK_ZERO</a></div><div class="ttdoc">This is a write that is targeted and zeroing an entire cache block. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00134">request.hh:134</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a687ceb21f05a04e8e9939529d680da8e"><div class="ttname"><a href="classArmISA_1_1TLB.html#a687ceb21f05a04e8e9939529d680da8e">ArmISA::TLB::readHits</a></div><div class="ttdeci">Stats::Scalar readHits</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00172">tlb.hh:172</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8aaaf238d2bfe38a64a59fa71b2c4094aea46ff1625d97c2befb3695ac3bdbeeb"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094aea46ff1625d97c2befb3695ac3bdbeeb">ArmISA::TLB::NormalTran</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00125">tlb.hh:125</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a32a7397627c69aa473125fb40ea7beac"><div class="ttname"><a href="classArmISA_1_1TLB.html#a32a7397627c69aa473125fb40ea7beac">ArmISA::TLB::insert</a></div><div class="ttdeci">void insert(Addr vaddr, TlbEntry &amp;pte)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00195">tlb.cc:195</a></div></div>
<div class="ttc" id="structtest_html"><div class="ttname"><a href="structtest.html">test</a></div><div class="ttdef"><b>Definition:</b> <a href="misc_2stars_2star103601-2_2test_8h_source.html#l00038">test.h:38</a></div></div>
<div class="ttc" id="generic_2mmapped__ipr_8hh_html"><div class="ttname"><a href="generic_2mmapped__ipr_8hh.html">mmapped_ipr.hh</a></div><div class="ttdoc">ISA-generic helper functions for memory mapped IPR accesses. </div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a835392a8c96f1c5d0eb3eeb5652095dd"><div class="ttname"><a href="classArmISA_1_1TLB.html#a835392a8c96f1c5d0eb3eeb5652095dd">ArmISA::TLB::regProbePoints</a></div><div class="ttdeci">void regProbePoints() override</div><div class="ttdoc">Register probe points for this object. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00559">tlb.cc:559</a></div></div>
<div class="ttc" id="classBaseTLB_1_1Translation_html"><div class="ttname"><a href="classBaseTLB_1_1Translation.html">BaseTLB::Translation</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00061">tlb.hh:61</a></div></div>
<div class="ttc" id="classArmISA_1_1TlbTestInterface_html"><div class="ttname"><a href="classArmISA_1_1TlbTestInterface.html">ArmISA::TlbTestInterface</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00066">tlb.hh:66</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca483fe08e0ab9e0d7dccba21804547878"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca483fe08e0ab9e0d7dccba21804547878">ArmISA::MISCREG_TCR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00485">miscregs.hh:485</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8aaaf238d2bfe38a64a59fa71b2c4094a152cc7b0a47819c200bd565b703aeda5"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a152cc7b0a47819c200bd565b703aeda5">ArmISA::TLB::S12E1Tran</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00140">tlb.hh:140</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2697fc0a230c6d30c694645d31874b58"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2697fc0a230c6d30c694645d31874b58">ArmISA::MISCREG_VTTBR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00488">miscregs.hh:488</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a665741be7dddc201dc1cb06d6ad10764"><div class="ttname"><a href="classArmISA_1_1TLB.html#a665741be7dddc201dc1cb06d6ad10764">ArmISA::TLB::translateSe</a></div><div class="ttdeci">Fault translateSe(const RequestPtr &amp;req, ThreadContext *tc, Mode mode, Translation *translation, bool &amp;delay, bool timing)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00565">tlb.cc:565</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8b1b779e7ad9164503afa65f537b67d6"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8b1b779e7ad9164503afa65f537b67d6">ArmISA::TLB::setMMU</a></div><div class="ttdeci">void setMMU(Stage2MMU *m, MasterID master_id)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00111">tlb.cc:111</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_a2a7854669dc5b8b98ab1febded9b6e28a960b44c579bc2f6818d2daaf9e4c16f0"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#a2a7854669dc5b8b98ab1febded9b6e28a960b44c579bc2f6818d2daaf9e4c16f0">ArmISA::TlbEntry::MemoryType::Normal</a></div></div>
<div class="ttc" id="classSimObject_html_ab6f8b1c9e7c8239917c9b27254c5fe82"><div class="ttname"><a href="classSimObject.html#ab6f8b1c9e7c8239917c9b27254c5fe82">SimObject::getProbeManager</a></div><div class="ttdeci">ProbeManager * getProbeManager()</div><div class="ttdoc">Get the probe manager for this object. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8cc_source.html#l00120">sim_object.cc:120</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab"><div class="ttname"><a href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">ArmISA::TLB::MustBeOne</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00121">tlb.hh:121</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_a94f98aa8eec65aacfcfccd40a4aea72e"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#a94f98aa8eec65aacfcfccd40a4aea72e">ArmISA::TlbEntry::domain</a></div><div class="ttdeci">DomainType domain</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00120">pagetable.hh:120</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a10baac3ce487ad2ec76978fcbd740640"><div class="ttname"><a href="namespaceArmISA.html#a10baac3ce487ad2ec76978fcbd740640">ArmISA::snsBankedIndex</a></div><div class="ttdeci">int snsBankedIndex(MiscRegIndex reg, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="miscregs_8cc_source.html#l01063">miscregs.cc:1063</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a802b10482266c5ce39b638711c88a8b1"><div class="ttname"><a href="classArmISA_1_1TLB.html#a802b10482266c5ce39b638711c88a8b1">ArmISA::TLB::nmrr</a></div><div class="ttdeci">NMRR nmrr</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00423">tlb.hh:423</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a197413c7b18469b1f2130a40ea995cbbad5c5b8facc5c439d3a76a30e9437a063"><div class="ttname"><a href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbad5c5b8facc5c439d3a76a30e9437a063">ArmISA::TLB::AllowUnaligned</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00115">tlb.hh:115</a></div></div>
<div class="ttc" id="classThreadContext_html_af8521a9f618db8c70a3291240a166abf"><div class="ttname"><a href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">ThreadContext::contextId</a></div><div class="ttdeci">virtual ContextID contextId() const =0</div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a6906bf5d24cb0bb244cdd49d9cb0a2e0"><div class="ttname"><a href="classArmISA_1_1TLB.html#a6906bf5d24cb0bb244cdd49d9cb0a2e0">ArmISA::TLB::instAccesses</a></div><div class="ttdeci">Stats::Formula instAccesses</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00189">tlb.hh:189</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">ArmISA::EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00587">types.hh:587</a></div></div>
<div class="ttc" id="classProcess_html"><div class="ttname"><a href="classProcess.html">Process</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00064">process.hh:64</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_aebc0eb37921c57c4e952693f513d0d2c"><div class="ttname"><a href="classArmISA_1_1TLB.html#aebc0eb37921c57c4e952693f513d0d2c">ArmISA::TLB::serialize</a></div><div class="ttdeci">void serialize(CheckpointOut &amp;cp) const override</div><div class="ttdoc">Serialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00408">tlb.cc:408</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a448c01daf789a2211c750a16e1e3831b"><div class="ttname"><a href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">ArmISA::TLB::sctlr</a></div><div class="ttdeci">SCTLR sctlr</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00414">tlb.hh:414</a></div></div>
<div class="ttc" id="classArmISA_1_1TableWalker_html_af69a12f3372cc5b478e33f135c744bae"><div class="ttname"><a href="classArmISA_1_1TableWalker.html#af69a12f3372cc5b478e33f135c744bae">ArmISA::TableWalker::setTlb</a></div><div class="ttdeci">void setTlb(TLB *_tlb)</div><div class="ttdef"><b>Definition:</b> <a href="table__walker_8hh_source.html#l00915">table_walker.hh:915</a></div></div>
<div class="ttc" id="classArmSystem_html"><div class="ttname"><a href="classArmSystem.html">ArmSystem</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00060">system.hh:60</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a17830702f2a3c01ca77252e146d45bba"><div class="ttname"><a href="namespaceArmISA.html#a17830702f2a3c01ca77252e146d45bba">ArmISA::purifyTaggedAddr</a></div><div class="ttdeci">Addr purifyTaggedAddr(Addr addr, ThreadContext *tc, ExceptionLevel el, TTBCR tcr)</div><div class="ttdoc">Removes the tag from tagged addresses if that mode is enabled. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00394">utility.cc:394</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aedf8742bbf65a60cf102a4b3f9ba3d68"><div class="ttname"><a href="namespaceArmISA.html#aedf8742bbf65a60cf102a4b3f9ba3d68">ArmISA::mask</a></div><div class="ttdeci">Bitfield&lt; 3, 0 &gt; mask</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00064">types.hh:64</a></div></div>
<div class="ttc" id="classStats_1_1DataWrap_html_a21c87112d21fd2a0caa14aaa343d8bc1"><div class="ttname"><a href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">Stats::DataWrap::desc</a></div><div class="ttdeci">Derived &amp; desc(const std::string &amp;_desc)</div><div class="ttdoc">Set the description and marks this stat to print at the end of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l00312">statistics.hh:312</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caad87337169ced79741200c7319ef71811">ArmISA::MODE_USER</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00600">types.hh:600</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a81dcd94edd8761d499e290a0d439f12a"><div class="ttname"><a href="classArmISA_1_1TLB.html#a81dcd94edd8761d499e290a0d439f12a">ArmISA::TLB::cpsr</a></div><div class="ttdeci">CPSR cpsr</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00411">tlb.hh:411</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a28d619726ce2410f006a43af332ca8e1"><div class="ttname"><a href="classArmISA_1_1TLB.html#a28d619726ce2410f006a43af332ca8e1">ArmISA::TLB::flushTlbAsid</a></div><div class="ttdeci">Stats::Scalar flushTlbAsid</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00180">tlb.hh:180</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac0d0e5ddda9dea55e2ae3223a5f1c9fc"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac0d0e5ddda9dea55e2ae3223a5f1c9fc">ArmISA::MISCREG_TTBR1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00193">miscregs.hh:193</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abb263f4ec2a2852ac26b5c33c6f5897b"><div class="ttname"><a href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">ArmISA::inSecureState</a></div><div class="ttdeci">bool inSecureState(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00205">utility.cc:205</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_ad4fc9d38f581f741b1102987ff6b318a"><div class="ttname"><a href="classArmISA_1_1TLB.html#ad4fc9d38f581f741b1102987ff6b318a">ArmISA::TLB::translateComplete</a></div><div class="ttdeci">Fault translateComplete(const RequestPtr &amp;req, ThreadContext *tc, Translation *translation, Mode mode, ArmTranslationType tranType, bool callFromS2)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l01259">tlb.cc:1259</a></div></div>
<div class="ttc" id="arch_2x86_2process_8cc_html_a4a522b8848c4afad8c6404708a44a05f"><div class="ttname"><a href="arch_2x86_2process_8cc.html#a4a522b8848c4afad8c6404708a44a05f">M5_VAR_USED</a></div><div class="ttdeci">static const int NumArgumentRegs M5_VAR_USED</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l00084">process.cc:84</a></div></div>
<div class="ttc" id="bitfield_8hh_html_a037aa50d964c15b87b49ca219fd62d85"><div class="ttname"><a href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a></div><div class="ttdeci">T bits(T val, int first, int last)</div><div class="ttdoc">Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; and right justify it...</div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00072">bitfield.hh:72</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">ArmISA::MISCREG_SCR_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00479">miscregs.hh:479</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a35b967abd2dc4f269c17461ffa42a19f"><div class="ttname"><a href="classArmISA_1_1TLB.html#a35b967abd2dc4f269c17461ffa42a19f">ArmISA::TLB::takeOverFrom</a></div><div class="ttdeci">void takeOverFrom(BaseTLB *otlb) override</div><div class="ttdoc">Take over from an old tlb context. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l00384">tlb.cc:384</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_a3912aad9279d0750e45c3cb6d062cf4b"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#a3912aad9279d0750e45c3cb6d062cf4b">ArmISA::TlbEntry::nstid</a></div><div class="ttdeci">bool nstid</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00134">pagetable.hh:134</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a5bd475185224b35c02e03006736e87ec"><div class="ttname"><a href="classArmISA_1_1TLB.html#a5bd475185224b35c02e03006736e87ec">ArmISA::TLB::curTranType</a></div><div class="ttdeci">ArmTranslationType curTranType</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00428">tlb.hh:428</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_af71162bb150f89b360b71f0f4c4bc6cb"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#af71162bb150f89b360b71f0f4c4bc6cb">ArmISA::TlbEntry::lookupLevel</a></div><div class="ttdeci">LookupLevel lookupLevel</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00108">pagetable.hh:108</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="classThreadContext_html_adc42524bb7da19f70adecbafc401edea"><div class="ttname"><a href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg</a></div><div class="ttdeci">virtual RegVal readMiscReg(RegIndex misc_reg)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a61e59682673124232fb275589cac9136"><div class="ttname"><a href="namespaceArmISA.html#a61e59682673124232fb275589cac9136">ArmISA::LookupLevel</a></div><div class="ttdeci">LookupLevel</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00077">pagetable.hh:77</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae55c8f9f651c9cec4c0de576544e991ba704b8418e7ba5995513a2412f32ddf2e"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba704b8418e7ba5995513a2412f32ddf2e">ArmISA::ArmFault::PrefetchUncacheable</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00117">faults.hh:117</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a0aec5ee396ee2840c29facb40fa90530"><div class="ttname"><a href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">X86ISA::x</a></div><div class="ttdeci">Bitfield&lt; 1 &gt; x</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00105">types.hh:105</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_aead531369fa0aab3365098fe114a13e1"><div class="ttname"><a href="classArmISA_1_1TLB.html#aead531369fa0aab3365098fe114a13e1">ArmISA::TLB::setAttr</a></div><div class="ttdeci">void setAttr(uint64_t attr)</div><div class="ttdoc">Accessor functions for memory attributes for last accessed TLB entry. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00343">tlb.hh:343</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ad087a0d09df82734e1a2ac73150696de"><div class="ttname"><a href="namespaceMipsISA.html#ad087a0d09df82734e1a2ac73150696de">MipsISA::pfn</a></div><div class="ttdeci">Bitfield&lt; 29, 6 &gt; pfn</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00057">pra_constants.hh:57</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">ArmISA::MISCREG_CPSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00058">miscregs.hh:58</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_afabd3b92b2b5d6eeda1749cb593e90fc"><div class="ttname"><a href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">ArmISA::TLB::table</a></div><div class="ttdeci">TlbEntry * table</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00151">tlb.hh:151</a></div></div>
<div class="ttc" id="table__walker_8hh_html"><div class="ttname"><a href="table__walker_8hh.html">table_walker.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_addd775a3d6ebc85a119006391e3ff2b0"><div class="ttname"><a href="classArmISA_1_1TLB.html#addd775a3d6ebc85a119006391e3ff2b0">ArmISA::TLB::translateAtomic</a></div><div class="ttdeci">Fault translateAtomic(const RequestPtr &amp;req, ThreadContext *tc, Mode mode, ArmTranslationType tranType)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l01200">tlb.cc:1200</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_a868dd527cef0bd3922b729e8662dbef5"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#a868dd527cef0bd3922b729e8662dbef5">ArmISA::TlbEntry::size</a></div><div class="ttdeci">Addr size</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00104">pagetable.hh:104</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2LookUp_html_a383a1ad838157a4f8c3414273f242c6e"><div class="ttname"><a href="classArmISA_1_1Stage2LookUp.html#a383a1ad838157a4f8c3414273f242c6e">ArmISA::Stage2LookUp::setSelfDelete</a></div><div class="ttdeci">void setSelfDelete()</div><div class="ttdef"><b>Definition:</b> <a href="stage2__lookup_8hh_source.html#l00094">stage2_lookup.hh:94</a></div></div>
<div class="ttc" id="classSimObject_html"><div class="ttname"><a href="classSimObject.html">SimObject</a></div><div class="ttdoc">Abstract superclass for simulation objects. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00096">sim_object.hh:96</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca50ff79a603fadbd7cac516d7bbf28ee3"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca50ff79a603fadbd7cac516d7bbf28ee3">ArmISA::MISCREG_TTBR1_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00484">miscregs.hh:484</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a8aaaf238d2bfe38a64a59fa71b2c4094a3b09ceb8d39172ff3ab7e3007591b5b4"><div class="ttname"><a href="classArmISA_1_1TLB.html#a8aaaf238d2bfe38a64a59fa71b2c4094a3b09ceb8d39172ff3ab7e3007591b5b4">ArmISA::TLB::S12E0Tran</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00139">tlb.hh:139</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_ad2a3ec67a52ee644564143b7ca918516"><div class="ttname"><a href="classArmISA_1_1TLB.html#ad2a3ec67a52ee644564143b7ca918516">ArmISA::TLB::flushTlb</a></div><div class="ttdeci">Stats::Scalar flushTlb</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00177">tlb.hh:177</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_ae7cd124a4238d7de818f17366b16bb63a88a12f09800c497f30b98781952b50f2"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#ae7cd124a4238d7de818f17366b16bb63a88a12f09800c497f30b98781952b50f2">ArmISA::TlbEntry::DomainType::NoAccess</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca4750c028a717da1f74e34035b16b9848"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4750c028a717da1f74e34035b16b9848">ArmISA::MISCREG_SCTLR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00470">miscregs.hh:470</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_ae16d0c7dc782c209abb097a335fe526b"><div class="ttname"><a href="classArmISA_1_1TLB.html#ae16d0c7dc782c209abb097a335fe526b">ArmISA::TLB::vmid</a></div><div class="ttdeci">uint8_t vmid</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00421">tlb.hh:421</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_a22a3864819a9ff13ffd7b22c66f44456"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#a22a3864819a9ff13ffd7b22c66f44456">ArmISA::TlbEntry::setAttributes</a></div><div class="ttdeci">void setAttributes(bool lpae)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00280">pagetable.hh:280</a></div></div>
<div class="ttc" id="full__system_8hh_html"><div class="ttname"><a href="full__system_8hh.html">full_system.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caeb8a6ed844e484a42d84318742e9ad1d"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caeb8a6ed844e484a42d84318742e9ad1d">ArmISA::MISCREG_VTTBR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00374">miscregs.hh:374</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a55f18c02d09ab956fc284647d901e2dc"><div class="ttname"><a href="classArmISA_1_1TLB.html#a55f18c02d09ab956fc284647d901e2dc">ArmISA::TLB::setTestInterface</a></div><div class="ttdeci">void setTestInterface(SimObject *ti)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l01591">tlb.cc:1591</a></div></div>
<div class="ttc" id="classArmISA_1_1Stage2MMU_html_a8d317ba017a57a191eb74020ba267114"><div class="ttname"><a href="classArmISA_1_1Stage2MMU.html#a8d317ba017a57a191eb74020ba267114">ArmISA::Stage2MMU::stage2Tlb</a></div><div class="ttdeci">TLB * stage2Tlb() const</div><div class="ttdef"><b>Definition:</b> <a href="stage2__mmu_8hh_source.html#l00122">stage2_mmu.hh:122</a></div></div>
<div class="ttc" id="structArmISA_1_1TlbEntry_html_a1bfeab33f2cbc192d6ce8fc94f3b65c6"><div class="ttname"><a href="structArmISA_1_1TlbEntry.html#a1bfeab33f2cbc192d6ce8fc94f3b65c6">ArmISA::TlbEntry::outerShareable</a></div><div class="ttdeci">bool outerShareable</div><div class="ttdef"><b>Definition:</b> <a href="arm_2pagetable_8hh_source.html#l00143">pagetable.hh:143</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_a9d7e3d09542f34515f4534db59d2b30c"><div class="ttname"><a href="classArmISA_1_1TLB.html#a9d7e3d09542f34515f4534db59d2b30c">ArmISA::TLB::isStage2</a></div><div class="ttdeci">bool isStage2</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00153">tlb.hh:153</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_acf26126260c6082602a74c03df7c8373"><div class="ttname"><a href="classArmISA_1_1TLB.html#acf26126260c6082602a74c03df7c8373">ArmISA::TLB::miscRegContext</a></div><div class="ttdeci">ContextID miscRegContext</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00427">tlb.hh:427</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">ArmISA::MODE_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00606">types.hh:606</a></div></div>
<div class="ttc" id="stage2__lookup_8hh_html"><div class="ttname"><a href="stage2__lookup_8hh.html">stage2_lookup.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_aef45b64be1c099cf9c7d4d8c3b7193fb"><div class="ttname"><a href="classArmISA_1_1TLB.html#aef45b64be1c099cf9c7d4d8c3b7193fb">ArmISA::TLB::scr</a></div><div class="ttdeci">SCR scr</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00415">tlb.hh:415</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html_adb1abe6667560b6218c76495cfafa0a3"><div class="ttname"><a href="classArmISA_1_1TLB.html#adb1abe6667560b6218c76495cfafa0a3">ArmISA::TLB::testTranslation</a></div><div class="ttdeci">Fault testTranslation(const RequestPtr &amp;req, Mode mode, TlbEntry::DomainType domain)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8cc_source.html#l01603">tlb.cc:1603</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
