$date
	Wed Oct 01 13:38:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % rst $end
$var reg 1 & set $end
$scope module d1 $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 % rst $end
$var wire 1 & set $end
$var reg 1 " q $end
$var reg 1 ! q_bar $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
x%
x$
0#
x"
x!
$end
#5
1#
#10
0#
#15
1#
#20
0#
0&
#23
0!
#24
1"
#25
1#
#30
0#
#35
1#
#40
0#
1&
#45
1#
#48
x!
#49
x"
#50
0#
#55
1#
#60
0#
0%
#63
1!
#64
0"
#65
1#
#70
0#
#75
1#
#80
0#
1%
#85
1#
#88
x!
#89
x"
#90
0#
#95
1#
#100
0#
1$
#105
1#
#108
0!
#109
1"
#110
0#
#115
1#
#120
0#
0$
#125
1#
#128
1!
#129
0"
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
#170
0#
#175
1#
#180
0#
#185
1#
#190
0#
#195
1#
#200
0#
