Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jan  4 19:34:05 2024
| Host         : LAPTOP-05MN756V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 322 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: rst_n (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: c/btn_out_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: l/btn_out_reg/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: ml/bpm/clk_bpm_reg/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: ml/lern_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ml/lib_index_reg[0]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ml/lib_index_reg[0]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ml/lib_index_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ml/lib_index_reg[1]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ml/lib_index_reg[1]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ml/lib_index_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/lib_index_reg[3]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ml/lib_index_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ml/lib_index_reg[4]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ml/lib_index_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/library/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/library/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/library/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/library/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[16] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/library/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[17] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/library/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[18] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/library/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[19] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/library/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[20] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/library/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[24] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/library/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[25] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/library/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[26] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/library/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[27] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/library/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOADO[28] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/library/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/library/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/library/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/library/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/library/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[16] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/library/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/library/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/library/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/library/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/library/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ml/library/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOBDO[9] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: r/btn_out_reg/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: s/stt_reg[0]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: s/stt_reg[1]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: s/stt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sl/clkout_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sr/clkout_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sr/scan_cnt_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sr/scan_cnt_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1116 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.032        0.000                      0                   32        0.163        0.000                      0                   32        3.000        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
ttt/clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out3_clk_wiz_0      {0.000 20.211}     40.421          24.740          
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ttt/clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out3_clk_wiz_0           30.032        0.000                      0                   32        0.163        0.000                      0                   32       19.711        0.000                       0                    68  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ttt/clk_wiz/inst/clk_in1
  To Clock:  ttt/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ttt/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ttt/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ttt/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ttt/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ttt/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ttt/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ttt/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ttt/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.032ns  (required time - arrival time)
  Source:                 ttt/vga_ctrl_inst/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Destination:            ttt/u1/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.421ns  (clk_out3_clk_wiz_0 rise@40.421ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 1.586ns (15.432%)  route 8.691ns (84.568%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.873 - 40.421 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.575     1.575    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          1.635     1.635    ttt/vga_ctrl_inst/clk_out3
    SLICE_X58Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.419     2.054 f  ttt/vga_ctrl_inst/cnt_v_reg[3]/Q
                         net (fo=18, routed)          1.635     3.689    ttt/vga_ctrl_inst/cnt_v_reg[3]
    SLICE_X59Y38         LUT3 (Prop_lut3_I1_O)        0.299     3.988 r  ttt/vga_ctrl_inst/vga_r_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.798     4.787    ttt/vga_ctrl_inst/vga_r_OBUF[3]_inst_i_7_n_1
    SLICE_X58Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.911 r  ttt/vga_ctrl_inst/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           1.259     6.170    ttt/vga_ctrl_inst/vga_r_OBUF[3]_inst_i_3_n_1
    SLICE_X54Y36         LUT5 (Prop_lut5_I3_O)        0.124     6.294 r  ttt/vga_ctrl_inst/pix_data[11]_i_103/O
                         net (fo=69, routed)          2.337     8.631    ttt/vga_ctrl_inst/pix_data_reg[4][0]
    SLICE_X54Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.755 r  ttt/vga_ctrl_inst/pix_data[11]_i_123/O
                         net (fo=1, routed)           0.689     9.444    ttt/vga_ctrl_inst/pix_data[11]_i_123_n_1
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.568 r  ttt/vga_ctrl_inst/pix_data[11]_i_65/O
                         net (fo=2, routed)           0.653    10.221    ttt/vga_ctrl_inst/pix_data[11]_i_65_n_1
    SLICE_X55Y42         LUT6 (Prop_lut6_I1_O)        0.124    10.345 r  ttt/vga_ctrl_inst/pix_data[11]_i_25/O
                         net (fo=1, routed)           0.628    10.974    ttt/vga_ctrl_inst/pix_data[11]_i_25_n_1
    SLICE_X56Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.098 r  ttt/vga_ctrl_inst/pix_data[11]_i_6/O
                         net (fo=2, routed)           0.691    11.789    ttt/vga_ctrl_inst/pix_data[11]_i_6_n_1
    SLICE_X56Y41         LUT6 (Prop_lut6_I3_O)        0.124    11.913 r  ttt/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000    11.913    ttt/u1/D[1]
    SLICE_X56Y41         FDCE                                         r  ttt/u1/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.421    40.421 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.457    41.878    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    38.749 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    40.330    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.421 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          1.452    41.873    ttt/u1/clk_out3
    SLICE_X56Y41         FDCE                                         r  ttt/u1/pix_data_reg[11]/C
                         clock pessimism              0.080    41.953    
                         clock uncertainty           -0.086    41.868    
    SLICE_X56Y41         FDCE (Setup_fdce_C_D)        0.077    41.945    ttt/u1/pix_data_reg[11]
  -------------------------------------------------------------------
                         required time                         41.945    
                         arrival time                         -11.913    
  -------------------------------------------------------------------
                         slack                                 30.032    

Slack (MET) :             30.046ns  (required time - arrival time)
  Source:                 ttt/vga_ctrl_inst/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Destination:            ttt/u1/pix_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.421ns  (clk_out3_clk_wiz_0 rise@40.421ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.267ns  (logic 1.586ns (15.447%)  route 8.681ns (84.553%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.873 - 40.421 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.575     1.575    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          1.635     1.635    ttt/vga_ctrl_inst/clk_out3
    SLICE_X58Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.419     2.054 f  ttt/vga_ctrl_inst/cnt_v_reg[3]/Q
                         net (fo=18, routed)          1.635     3.689    ttt/vga_ctrl_inst/cnt_v_reg[3]
    SLICE_X59Y38         LUT3 (Prop_lut3_I1_O)        0.299     3.988 r  ttt/vga_ctrl_inst/vga_r_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.798     4.787    ttt/vga_ctrl_inst/vga_r_OBUF[3]_inst_i_7_n_1
    SLICE_X58Y38         LUT6 (Prop_lut6_I2_O)        0.124     4.911 r  ttt/vga_ctrl_inst/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           1.259     6.170    ttt/vga_ctrl_inst/vga_r_OBUF[3]_inst_i_3_n_1
    SLICE_X54Y36         LUT5 (Prop_lut5_I3_O)        0.124     6.294 r  ttt/vga_ctrl_inst/pix_data[11]_i_103/O
                         net (fo=69, routed)          2.337     8.631    ttt/vga_ctrl_inst/pix_data_reg[4][0]
    SLICE_X54Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.755 f  ttt/vga_ctrl_inst/pix_data[11]_i_123/O
                         net (fo=1, routed)           0.689     9.444    ttt/vga_ctrl_inst/pix_data[11]_i_123_n_1
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.568 f  ttt/vga_ctrl_inst/pix_data[11]_i_65/O
                         net (fo=2, routed)           0.653    10.221    ttt/vga_ctrl_inst/pix_data[11]_i_65_n_1
    SLICE_X55Y42         LUT6 (Prop_lut6_I1_O)        0.124    10.345 f  ttt/vga_ctrl_inst/pix_data[11]_i_25/O
                         net (fo=1, routed)           0.628    10.974    ttt/vga_ctrl_inst/pix_data[11]_i_25_n_1
    SLICE_X56Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.098 f  ttt/vga_ctrl_inst/pix_data[11]_i_6/O
                         net (fo=2, routed)           0.681    11.779    ttt/vga_ctrl_inst/pix_data[11]_i_6_n_1
    SLICE_X56Y41         LUT6 (Prop_lut6_I4_O)        0.124    11.903 r  ttt/vga_ctrl_inst/pix_data[4]_i_1/O
                         net (fo=1, routed)           0.000    11.903    ttt/u1/D[0]
    SLICE_X56Y41         FDCE                                         r  ttt/u1/pix_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.421    40.421 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.457    41.878    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    38.749 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    40.330    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.421 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          1.452    41.873    ttt/u1/clk_out3
    SLICE_X56Y41         FDCE                                         r  ttt/u1/pix_data_reg[4]/C
                         clock pessimism              0.080    41.953    
                         clock uncertainty           -0.086    41.868    
    SLICE_X56Y41         FDCE (Setup_fdce_C_D)        0.081    41.949    ttt/u1/pix_data_reg[4]
  -------------------------------------------------------------------
                         required time                         41.949    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                 30.046    

Slack (MET) :             34.783ns  (required time - arrival time)
  Source:                 ttt/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Destination:            ttt/vga_ctrl_inst/cnt_v_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.421ns  (clk_out3_clk_wiz_0 rise@40.421ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 1.042ns (19.554%)  route 4.287ns (80.446%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.936 - 40.421 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.575     1.575    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          1.564     1.564    ttt/vga_ctrl_inst/clk_out3
    SLICE_X56Y34         FDCE                                         r  ttt/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.518     2.082 f  ttt/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=24, routed)          1.157     3.239    ttt/vga_ctrl_inst/cnt_h_reg_n_1_[2]
    SLICE_X57Y36         LUT4 (Prop_lut4_I1_O)        0.124     3.363 r  ttt/vga_ctrl_inst/cnt_v[9]_i_9/O
                         net (fo=2, routed)           0.682     4.045    ttt/vga_ctrl_inst/cnt_v[9]_i_9_n_1
    SLICE_X57Y36         LUT5 (Prop_lut5_I0_O)        0.124     4.169 r  ttt/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           1.010     5.179    ttt/vga_ctrl_inst/cnt_v[9]_i_6_n_1
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124     5.303 f  ttt/vga_ctrl_inst/cnt_v[9]_i_3/O
                         net (fo=11, routed)          1.092     6.395    ttt/vga_ctrl_inst/cnt_v1__21
    SLICE_X58Y38         LUT3 (Prop_lut3_I2_O)        0.152     6.547 r  ttt/vga_ctrl_inst/cnt_v[1]_i_1/O
                         net (fo=1, routed)           0.346     6.893    ttt/vga_ctrl_inst/cnt_v[1]_i_1_n_1
    SLICE_X58Y38         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.421    40.421 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.457    41.878    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    38.749 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    40.330    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.421 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          1.515    41.936    ttt/vga_ctrl_inst/clk_out3
    SLICE_X58Y38         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[1]/C
                         clock pessimism              0.080    42.016    
                         clock uncertainty           -0.086    41.931    
    SLICE_X58Y38         FDCE (Setup_fdce_C_D)       -0.255    41.676    ttt/vga_ctrl_inst/cnt_v_reg[1]
  -------------------------------------------------------------------
                         required time                         41.676    
                         arrival time                          -6.893    
  -------------------------------------------------------------------
                         slack                                 34.783    

Slack (MET) :             34.793ns  (required time - arrival time)
  Source:                 ttt/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Destination:            ttt/vga_ctrl_inst/cnt_v_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.421ns  (clk_out3_clk_wiz_0 rise@40.421ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.014ns (18.890%)  route 4.354ns (81.110%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.936 - 40.421 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.575     1.575    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          1.564     1.564    ttt/vga_ctrl_inst/clk_out3
    SLICE_X56Y34         FDCE                                         r  ttt/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.518     2.082 r  ttt/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=24, routed)          1.157     3.239    ttt/vga_ctrl_inst/cnt_h_reg_n_1_[2]
    SLICE_X57Y36         LUT4 (Prop_lut4_I1_O)        0.124     3.363 f  ttt/vga_ctrl_inst/cnt_v[9]_i_9/O
                         net (fo=2, routed)           0.682     4.045    ttt/vga_ctrl_inst/cnt_v[9]_i_9_n_1
    SLICE_X57Y36         LUT5 (Prop_lut5_I0_O)        0.124     4.169 f  ttt/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           1.010     5.179    ttt/vga_ctrl_inst/cnt_v[9]_i_6_n_1
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124     5.303 r  ttt/vga_ctrl_inst/cnt_v[9]_i_3/O
                         net (fo=11, routed)          0.475     5.778    ttt/vga_ctrl_inst/cnt_v1__21
    SLICE_X55Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.902 r  ttt/vga_ctrl_inst/cnt_v[9]_i_1/O
                         net (fo=10, routed)          1.031     6.932    ttt/vga_ctrl_inst/cnt_v0
    SLICE_X58Y38         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.421    40.421 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.457    41.878    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    38.749 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    40.330    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.421 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          1.515    41.936    ttt/vga_ctrl_inst/clk_out3
    SLICE_X58Y38         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[1]/C
                         clock pessimism              0.080    42.016    
                         clock uncertainty           -0.086    41.931    
    SLICE_X58Y38         FDCE (Setup_fdce_C_CE)      -0.205    41.726    ttt/vga_ctrl_inst/cnt_v_reg[1]
  -------------------------------------------------------------------
                         required time                         41.726    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                 34.793    

Slack (MET) :             34.793ns  (required time - arrival time)
  Source:                 ttt/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Destination:            ttt/vga_ctrl_inst/cnt_v_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.421ns  (clk_out3_clk_wiz_0 rise@40.421ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 1.014ns (18.890%)  route 4.354ns (81.110%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.936 - 40.421 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.575     1.575    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          1.564     1.564    ttt/vga_ctrl_inst/clk_out3
    SLICE_X56Y34         FDCE                                         r  ttt/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.518     2.082 r  ttt/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=24, routed)          1.157     3.239    ttt/vga_ctrl_inst/cnt_h_reg_n_1_[2]
    SLICE_X57Y36         LUT4 (Prop_lut4_I1_O)        0.124     3.363 f  ttt/vga_ctrl_inst/cnt_v[9]_i_9/O
                         net (fo=2, routed)           0.682     4.045    ttt/vga_ctrl_inst/cnt_v[9]_i_9_n_1
    SLICE_X57Y36         LUT5 (Prop_lut5_I0_O)        0.124     4.169 f  ttt/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           1.010     5.179    ttt/vga_ctrl_inst/cnt_v[9]_i_6_n_1
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124     5.303 r  ttt/vga_ctrl_inst/cnt_v[9]_i_3/O
                         net (fo=11, routed)          0.475     5.778    ttt/vga_ctrl_inst/cnt_v1__21
    SLICE_X55Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.902 r  ttt/vga_ctrl_inst/cnt_v[9]_i_1/O
                         net (fo=10, routed)          1.031     6.932    ttt/vga_ctrl_inst/cnt_v0
    SLICE_X58Y38         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.421    40.421 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.457    41.878    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    38.749 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    40.330    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.421 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          1.515    41.936    ttt/vga_ctrl_inst/clk_out3
    SLICE_X58Y38         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[5]/C
                         clock pessimism              0.080    42.016    
                         clock uncertainty           -0.086    41.931    
    SLICE_X58Y38         FDCE (Setup_fdce_C_CE)      -0.205    41.726    ttt/vga_ctrl_inst/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                         41.726    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                 34.793    

Slack (MET) :             34.935ns  (required time - arrival time)
  Source:                 ttt/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Destination:            ttt/vga_ctrl_inst/cnt_v_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.421ns  (clk_out3_clk_wiz_0 rise@40.421ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 1.014ns (19.399%)  route 4.213ns (80.601%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 41.937 - 40.421 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.575     1.575    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          1.564     1.564    ttt/vga_ctrl_inst/clk_out3
    SLICE_X56Y34         FDCE                                         r  ttt/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.518     2.082 r  ttt/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=24, routed)          1.157     3.239    ttt/vga_ctrl_inst/cnt_h_reg_n_1_[2]
    SLICE_X57Y36         LUT4 (Prop_lut4_I1_O)        0.124     3.363 f  ttt/vga_ctrl_inst/cnt_v[9]_i_9/O
                         net (fo=2, routed)           0.682     4.045    ttt/vga_ctrl_inst/cnt_v[9]_i_9_n_1
    SLICE_X57Y36         LUT5 (Prop_lut5_I0_O)        0.124     4.169 f  ttt/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           1.010     5.179    ttt/vga_ctrl_inst/cnt_v[9]_i_6_n_1
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124     5.303 r  ttt/vga_ctrl_inst/cnt_v[9]_i_3/O
                         net (fo=11, routed)          0.475     5.778    ttt/vga_ctrl_inst/cnt_v1__21
    SLICE_X55Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.902 r  ttt/vga_ctrl_inst/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.890     6.791    ttt/vga_ctrl_inst/cnt_v0
    SLICE_X58Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.421    40.421 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.457    41.878    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    38.749 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    40.330    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.421 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          1.516    41.937    ttt/vga_ctrl_inst/clk_out3
    SLICE_X58Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[2]/C
                         clock pessimism              0.080    42.017    
                         clock uncertainty           -0.086    41.932    
    SLICE_X58Y39         FDCE (Setup_fdce_C_CE)      -0.205    41.727    ttt/vga_ctrl_inst/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                         41.727    
                         arrival time                          -6.791    
  -------------------------------------------------------------------
                         slack                                 34.935    

Slack (MET) :             34.935ns  (required time - arrival time)
  Source:                 ttt/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Destination:            ttt/vga_ctrl_inst/cnt_v_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.421ns  (clk_out3_clk_wiz_0 rise@40.421ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 1.014ns (19.399%)  route 4.213ns (80.601%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 41.937 - 40.421 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.575     1.575    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          1.564     1.564    ttt/vga_ctrl_inst/clk_out3
    SLICE_X56Y34         FDCE                                         r  ttt/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.518     2.082 r  ttt/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=24, routed)          1.157     3.239    ttt/vga_ctrl_inst/cnt_h_reg_n_1_[2]
    SLICE_X57Y36         LUT4 (Prop_lut4_I1_O)        0.124     3.363 f  ttt/vga_ctrl_inst/cnt_v[9]_i_9/O
                         net (fo=2, routed)           0.682     4.045    ttt/vga_ctrl_inst/cnt_v[9]_i_9_n_1
    SLICE_X57Y36         LUT5 (Prop_lut5_I0_O)        0.124     4.169 f  ttt/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           1.010     5.179    ttt/vga_ctrl_inst/cnt_v[9]_i_6_n_1
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124     5.303 r  ttt/vga_ctrl_inst/cnt_v[9]_i_3/O
                         net (fo=11, routed)          0.475     5.778    ttt/vga_ctrl_inst/cnt_v1__21
    SLICE_X55Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.902 r  ttt/vga_ctrl_inst/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.890     6.791    ttt/vga_ctrl_inst/cnt_v0
    SLICE_X58Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.421    40.421 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.457    41.878    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    38.749 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    40.330    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.421 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          1.516    41.937    ttt/vga_ctrl_inst/clk_out3
    SLICE_X58Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[3]/C
                         clock pessimism              0.080    42.017    
                         clock uncertainty           -0.086    41.932    
    SLICE_X58Y39         FDCE (Setup_fdce_C_CE)      -0.205    41.727    ttt/vga_ctrl_inst/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         41.727    
                         arrival time                          -6.791    
  -------------------------------------------------------------------
                         slack                                 34.935    

Slack (MET) :             34.935ns  (required time - arrival time)
  Source:                 ttt/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Destination:            ttt/vga_ctrl_inst/cnt_v_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.421ns  (clk_out3_clk_wiz_0 rise@40.421ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 1.014ns (19.399%)  route 4.213ns (80.601%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 41.937 - 40.421 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.575     1.575    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          1.564     1.564    ttt/vga_ctrl_inst/clk_out3
    SLICE_X56Y34         FDCE                                         r  ttt/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.518     2.082 r  ttt/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=24, routed)          1.157     3.239    ttt/vga_ctrl_inst/cnt_h_reg_n_1_[2]
    SLICE_X57Y36         LUT4 (Prop_lut4_I1_O)        0.124     3.363 f  ttt/vga_ctrl_inst/cnt_v[9]_i_9/O
                         net (fo=2, routed)           0.682     4.045    ttt/vga_ctrl_inst/cnt_v[9]_i_9_n_1
    SLICE_X57Y36         LUT5 (Prop_lut5_I0_O)        0.124     4.169 f  ttt/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           1.010     5.179    ttt/vga_ctrl_inst/cnt_v[9]_i_6_n_1
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124     5.303 r  ttt/vga_ctrl_inst/cnt_v[9]_i_3/O
                         net (fo=11, routed)          0.475     5.778    ttt/vga_ctrl_inst/cnt_v1__21
    SLICE_X55Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.902 r  ttt/vga_ctrl_inst/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.890     6.791    ttt/vga_ctrl_inst/cnt_v0
    SLICE_X58Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.421    40.421 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.457    41.878    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    38.749 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    40.330    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.421 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          1.516    41.937    ttt/vga_ctrl_inst/clk_out3
    SLICE_X58Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[4]/C
                         clock pessimism              0.080    42.017    
                         clock uncertainty           -0.086    41.932    
    SLICE_X58Y39         FDCE (Setup_fdce_C_CE)      -0.205    41.727    ttt/vga_ctrl_inst/cnt_v_reg[4]
  -------------------------------------------------------------------
                         required time                         41.727    
                         arrival time                          -6.791    
  -------------------------------------------------------------------
                         slack                                 34.935    

Slack (MET) :             35.142ns  (required time - arrival time)
  Source:                 ttt/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Destination:            ttt/vga_ctrl_inst/cnt_v_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.421ns  (clk_out3_clk_wiz_0 rise@40.421ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 1.014ns (20.264%)  route 3.990ns (79.736%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.872 - 40.421 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.575     1.575    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          1.564     1.564    ttt/vga_ctrl_inst/clk_out3
    SLICE_X56Y34         FDCE                                         r  ttt/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.518     2.082 r  ttt/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=24, routed)          1.157     3.239    ttt/vga_ctrl_inst/cnt_h_reg_n_1_[2]
    SLICE_X57Y36         LUT4 (Prop_lut4_I1_O)        0.124     3.363 f  ttt/vga_ctrl_inst/cnt_v[9]_i_9/O
                         net (fo=2, routed)           0.682     4.045    ttt/vga_ctrl_inst/cnt_v[9]_i_9_n_1
    SLICE_X57Y36         LUT5 (Prop_lut5_I0_O)        0.124     4.169 f  ttt/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           1.010     5.179    ttt/vga_ctrl_inst/cnt_v[9]_i_6_n_1
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124     5.303 r  ttt/vga_ctrl_inst/cnt_v[9]_i_3/O
                         net (fo=11, routed)          0.475     5.778    ttt/vga_ctrl_inst/cnt_v1__21
    SLICE_X55Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.902 r  ttt/vga_ctrl_inst/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.667     6.568    ttt/vga_ctrl_inst/cnt_v0
    SLICE_X56Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.421    40.421 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.457    41.878    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    38.749 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    40.330    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.421 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          1.451    41.872    ttt/vga_ctrl_inst/clk_out3
    SLICE_X56Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[6]/C
                         clock pessimism              0.093    41.965    
                         clock uncertainty           -0.086    41.880    
    SLICE_X56Y39         FDCE (Setup_fdce_C_CE)      -0.169    41.711    ttt/vga_ctrl_inst/cnt_v_reg[6]
  -------------------------------------------------------------------
                         required time                         41.711    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                 35.142    

Slack (MET) :             35.255ns  (required time - arrival time)
  Source:                 ttt/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Destination:            ttt/vga_ctrl_inst/cnt_v_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.421ns  (clk_out3_clk_wiz_0 rise@40.421ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 1.014ns (20.885%)  route 3.841ns (79.115%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.872 - 40.421 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.575     1.575    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.333    -1.757 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -0.096    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          1.564     1.564    ttt/vga_ctrl_inst/clk_out3
    SLICE_X56Y34         FDCE                                         r  ttt/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.518     2.082 r  ttt/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=24, routed)          1.157     3.239    ttt/vga_ctrl_inst/cnt_h_reg_n_1_[2]
    SLICE_X57Y36         LUT4 (Prop_lut4_I1_O)        0.124     3.363 f  ttt/vga_ctrl_inst/cnt_v[9]_i_9/O
                         net (fo=2, routed)           0.682     4.045    ttt/vga_ctrl_inst/cnt_v[9]_i_9_n_1
    SLICE_X57Y36         LUT5 (Prop_lut5_I0_O)        0.124     4.169 f  ttt/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           1.010     5.179    ttt/vga_ctrl_inst/cnt_v[9]_i_6_n_1
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124     5.303 r  ttt/vga_ctrl_inst/cnt_v[9]_i_3/O
                         net (fo=11, routed)          0.475     5.778    ttt/vga_ctrl_inst/cnt_v1__21
    SLICE_X55Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.902 r  ttt/vga_ctrl_inst/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.518     6.420    ttt/vga_ctrl_inst/cnt_v0
    SLICE_X57Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.421    40.421 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.421 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         1.457    41.878    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.129    38.749 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    40.330    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.421 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          1.451    41.872    ttt/vga_ctrl_inst/clk_out3
    SLICE_X57Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[9]/C
                         clock pessimism              0.093    41.965    
                         clock uncertainty           -0.086    41.880    
    SLICE_X57Y39         FDCE (Setup_fdce_C_CE)      -0.205    41.675    ttt/vga_ctrl_inst/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                         41.675    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                 35.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ttt/vga_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Destination:            ttt/vga_ctrl_inst/cnt_h_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.549     0.549    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          0.562     0.562    ttt/vga_ctrl_inst/clk_out3
    SLICE_X55Y35         FDCE                                         r  ttt/vga_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  ttt/vga_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=25, routed)          0.110     0.813    ttt/vga_ctrl_inst/cnt_h_reg_n_1_[8]
    SLICE_X54Y35         LUT6 (Prop_lut6_I1_O)        0.045     0.858 r  ttt/vga_ctrl_inst/cnt_h[3]_i_1/O
                         net (fo=1, routed)           0.000     0.858    ttt/vga_ctrl_inst/cnt_h[3]
    SLICE_X54Y35         FDCE                                         r  ttt/vga_ctrl_inst/cnt_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.817     0.817    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          0.832     0.832    ttt/vga_ctrl_inst/clk_out3
    SLICE_X54Y35         FDCE                                         r  ttt/vga_ctrl_inst/cnt_h_reg[3]/C
                         clock pessimism             -0.257     0.575    
    SLICE_X54Y35         FDCE (Hold_fdce_C_D)         0.120     0.695    ttt/vga_ctrl_inst/cnt_h_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ttt/vga_ctrl_inst/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Destination:            ttt/vga_ctrl_inst/cnt_v_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.275%)  route 0.133ns (41.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.549     0.549    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          0.566     0.566    ttt/vga_ctrl_inst/clk_out3
    SLICE_X57Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.141     0.707 r  ttt/vga_ctrl_inst/cnt_v_reg[9]/Q
                         net (fo=7, routed)           0.133     0.840    ttt/vga_ctrl_inst/cnt_v_reg[9]
    SLICE_X57Y39         LUT6 (Prop_lut6_I0_O)        0.045     0.885 r  ttt/vga_ctrl_inst/cnt_v[9]_i_2/O
                         net (fo=1, routed)           0.000     0.885    ttt/vga_ctrl_inst/cnt_v[9]_i_2_n_1
    SLICE_X57Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.817     0.817    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          0.835     0.835    ttt/vga_ctrl_inst/clk_out3
    SLICE_X57Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[9]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X57Y39         FDCE (Hold_fdce_C_D)         0.091     0.657    ttt/vga_ctrl_inst/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ttt/vga_ctrl_inst/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Destination:            ttt/vga_ctrl_inst/cnt_v_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.227ns (68.081%)  route 0.106ns (31.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.549     0.549    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          0.592     0.592    ttt/vga_ctrl_inst/clk_out3
    SLICE_X58Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.128     0.720 r  ttt/vga_ctrl_inst/cnt_v_reg[3]/Q
                         net (fo=18, routed)          0.106     0.826    ttt/vga_ctrl_inst/cnt_v_reg[3]
    SLICE_X58Y39         LUT6 (Prop_lut6_I1_O)        0.099     0.925 r  ttt/vga_ctrl_inst/cnt_v[4]_i_1/O
                         net (fo=1, routed)           0.000     0.925    ttt/vga_ctrl_inst/cnt_v[4]_i_1_n_1
    SLICE_X58Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.817     0.817    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          0.862     0.862    ttt/vga_ctrl_inst/clk_out3
    SLICE_X58Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[4]/C
                         clock pessimism             -0.270     0.592    
    SLICE_X58Y39         FDCE (Hold_fdce_C_D)         0.092     0.684    ttt/vga_ctrl_inst/cnt_v_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 ttt/vga_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Destination:            ttt/vga_ctrl_inst/cnt_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.796%)  route 0.239ns (56.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.549     0.549    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          0.562     0.562    ttt/vga_ctrl_inst/clk_out3
    SLICE_X55Y35         FDCE                                         r  ttt/vga_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  ttt/vga_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=25, routed)          0.239     0.941    ttt/vga_ctrl_inst/cnt_h_reg_n_1_[8]
    SLICE_X56Y35         LUT6 (Prop_lut6_I1_O)        0.045     0.986 r  ttt/vga_ctrl_inst/cnt_h[4]_i_1/O
                         net (fo=1, routed)           0.000     0.986    ttt/vga_ctrl_inst/cnt_h[4]
    SLICE_X56Y35         FDCE                                         r  ttt/vga_ctrl_inst/cnt_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.817     0.817    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          0.832     0.832    ttt/vga_ctrl_inst/clk_out3
    SLICE_X56Y35         FDCE                                         r  ttt/vga_ctrl_inst/cnt_h_reg[4]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X56Y35         FDCE (Hold_fdce_C_D)         0.120     0.718    ttt/vga_ctrl_inst/cnt_h_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ttt/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Destination:            ttt/vga_ctrl_inst/cnt_v_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.106%)  route 0.193ns (50.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.549     0.549    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          0.592     0.592    ttt/vga_ctrl_inst/clk_out3
    SLICE_X58Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.141     0.733 r  ttt/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=20, routed)          0.193     0.925    ttt/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X58Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.970 r  ttt/vga_ctrl_inst/cnt_v[5]_i_1/O
                         net (fo=1, routed)           0.000     0.970    ttt/vga_ctrl_inst/cnt_v[5]_i_1_n_1
    SLICE_X58Y38         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.817     0.817    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          0.862     0.862    ttt/vga_ctrl_inst/clk_out3
    SLICE_X58Y38         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[5]/C
                         clock pessimism             -0.254     0.608    
    SLICE_X58Y38         FDCE (Hold_fdce_C_D)         0.091     0.699    ttt/vga_ctrl_inst/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 ttt/vga_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Destination:            ttt/vga_ctrl_inst/cnt_h_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.549     0.549    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          0.562     0.562    ttt/vga_ctrl_inst/clk_out3
    SLICE_X55Y35         FDCE                                         r  ttt/vga_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  ttt/vga_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=25, routed)          0.179     0.882    ttt/vga_ctrl_inst/cnt_h_reg_n_1_[8]
    SLICE_X55Y35         LUT6 (Prop_lut6_I1_O)        0.045     0.927 r  ttt/vga_ctrl_inst/cnt_h[8]_i_1/O
                         net (fo=1, routed)           0.000     0.927    ttt/vga_ctrl_inst/cnt_h[8]
    SLICE_X55Y35         FDCE                                         r  ttt/vga_ctrl_inst/cnt_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.817     0.817    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          0.832     0.832    ttt/vga_ctrl_inst/clk_out3
    SLICE_X55Y35         FDCE                                         r  ttt/vga_ctrl_inst/cnt_h_reg[8]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X55Y35         FDCE (Hold_fdce_C_D)         0.091     0.653    ttt/vga_ctrl_inst/cnt_h_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 ttt/vga_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Destination:            ttt/vga_ctrl_inst/cnt_h_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.318%)  route 0.234ns (55.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.549     0.549    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          0.562     0.562    ttt/vga_ctrl_inst/clk_out3
    SLICE_X55Y35         FDCE                                         r  ttt/vga_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  ttt/vga_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=25, routed)          0.234     0.936    ttt/vga_ctrl_inst/cnt_h_reg_n_1_[8]
    SLICE_X57Y35         LUT6 (Prop_lut6_I1_O)        0.045     0.981 r  ttt/vga_ctrl_inst/cnt_h[5]_i_1/O
                         net (fo=1, routed)           0.000     0.981    ttt/vga_ctrl_inst/cnt_h[5]
    SLICE_X57Y35         FDCE                                         r  ttt/vga_ctrl_inst/cnt_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.817     0.817    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          0.832     0.832    ttt/vga_ctrl_inst/clk_out3
    SLICE_X57Y35         FDCE                                         r  ttt/vga_ctrl_inst/cnt_h_reg[5]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X57Y35         FDCE (Hold_fdce_C_D)         0.091     0.689    ttt/vga_ctrl_inst/cnt_h_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 ttt/vga_ctrl_inst/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Destination:            ttt/vga_ctrl_inst/cnt_h_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.159%)  route 0.266ns (58.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.549     0.549    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          0.562     0.562    ttt/vga_ctrl_inst/clk_out3
    SLICE_X55Y36         FDCE                                         r  ttt/vga_ctrl_inst/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  ttt/vga_ctrl_inst/cnt_h_reg[6]/Q
                         net (fo=26, routed)          0.266     0.969    ttt/vga_ctrl_inst/cnt_h_reg_n_1_[6]
    SLICE_X56Y34         LUT6 (Prop_lut6_I2_O)        0.045     1.014 r  ttt/vga_ctrl_inst/cnt_h[9]_i_1/O
                         net (fo=1, routed)           0.000     1.014    ttt/vga_ctrl_inst/cnt_h[9]
    SLICE_X56Y34         FDCE                                         r  ttt/vga_ctrl_inst/cnt_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.817     0.817    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          0.831     0.831    ttt/vga_ctrl_inst/clk_out3
    SLICE_X56Y34         FDCE                                         r  ttt/vga_ctrl_inst/cnt_h_reg[9]/C
                         clock pessimism             -0.234     0.597    
    SLICE_X56Y34         FDCE (Hold_fdce_C_D)         0.121     0.718    ttt/vga_ctrl_inst/cnt_h_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 ttt/vga_ctrl_inst/cnt_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Destination:            ttt/vga_ctrl_inst/cnt_v_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.549     0.549    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          0.566     0.566    ttt/vga_ctrl_inst/clk_out3
    SLICE_X56Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDCE (Prop_fdce_C_Q)         0.164     0.730 r  ttt/vga_ctrl_inst/cnt_v_reg[6]/Q
                         net (fo=11, routed)          0.211     0.940    ttt/vga_ctrl_inst/cnt_v_reg[6]
    SLICE_X56Y39         LUT3 (Prop_lut3_I0_O)        0.045     0.985 r  ttt/vga_ctrl_inst/cnt_v[6]_i_1/O
                         net (fo=1, routed)           0.000     0.985    ttt/vga_ctrl_inst/cnt_v[6]_i_1_n_1
    SLICE_X56Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.817     0.817    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          0.835     0.835    ttt/vga_ctrl_inst/clk_out3
    SLICE_X56Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[6]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X56Y39         FDCE (Hold_fdce_C_D)         0.120     0.686    ttt/vga_ctrl_inst/cnt_v_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 ttt/vga_ctrl_inst/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Destination:            ttt/vga_ctrl_inst/cnt_v_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.211ns period=40.421ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.606%)  route 0.205ns (52.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.549     0.549    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          0.564     0.564    ttt/vga_ctrl_inst/clk_out3
    SLICE_X55Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDCE (Prop_fdce_C_Q)         0.141     0.705 f  ttt/vga_ctrl_inst/cnt_v_reg[0]/Q
                         net (fo=13, routed)          0.205     0.909    ttt/vga_ctrl_inst/cnt_v_reg[0]
    SLICE_X55Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.954 r  ttt/vga_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=1, routed)           0.000     0.954    ttt/vga_ctrl_inst/cnt_v[0]_i_1_n_1
    SLICE_X55Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=324, routed)         0.817     0.817    ttt/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    ttt/clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  ttt/clk_wiz/inst/clkout3_buf/O
                         net (fo=66, routed)          0.835     0.835    ttt/vga_ctrl_inst/clk_out3
    SLICE_X55Y39         FDCE                                         r  ttt/vga_ctrl_inst/cnt_v_reg[0]/C
                         clock pessimism             -0.271     0.564    
    SLICE_X55Y39         FDCE (Hold_fdce_C_D)         0.091     0.655    ttt/vga_ctrl_inst/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.211 }
Period(ns):         40.421
Sources:            { ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.421      38.266     BUFGCTRL_X0Y2    ttt/clk_wiz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.421      39.172     MMCME2_ADV_X1Y0  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         40.421      39.421     SLICE_X58Y38     ttt/vga_ctrl_inst/cnt_v_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.421      39.421     SLICE_X56Y39     ttt/vga_ctrl_inst/cnt_v_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.421      39.421     SLICE_X56Y38     ttt/vga_ctrl_inst/cnt_v_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.421      39.421     SLICE_X56Y38     ttt/vga_ctrl_inst/cnt_v_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.421      39.421     SLICE_X57Y39     ttt/vga_ctrl_inst/cnt_v_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.421      39.421     SLICE_X52Y36     ttt/u1/char_2_reg[10][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.421      39.421     SLICE_X52Y38     ttt/u1/char_2_reg[10][11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.421      39.421     SLICE_X51Y37     ttt/u1/char_2_reg[10][12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.421      172.939    MMCME2_ADV_X1Y0  ttt/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.211      19.711     SLICE_X56Y38     ttt/vga_ctrl_inst/cnt_v_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.211      19.711     SLICE_X56Y38     ttt/vga_ctrl_inst/cnt_v_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.211      19.711     SLICE_X52Y36     ttt/u1/char_2_reg[10][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.211      19.711     SLICE_X52Y38     ttt/u1/char_2_reg[10][11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.211      19.711     SLICE_X51Y37     ttt/u1/char_2_reg[10][12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.211      19.711     SLICE_X48Y36     ttt/u1/char_2_reg[10][26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.211      19.711     SLICE_X50Y36     ttt/u1/char_2_reg[11][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.211      19.711     SLICE_X52Y37     ttt/u1/char_2_reg[12][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.211      19.711     SLICE_X49Y35     ttt/u1/char_2_reg[12][25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.211      19.711     SLICE_X51Y38     ttt/u1/char_2_reg[12][9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.211      19.711     SLICE_X58Y38     ttt/vga_ctrl_inst/cnt_v_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.211      19.711     SLICE_X58Y38     ttt/vga_ctrl_inst/cnt_v_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.211      19.711     SLICE_X56Y39     ttt/vga_ctrl_inst/cnt_v_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.211      19.711     SLICE_X56Y39     ttt/vga_ctrl_inst/cnt_v_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.211      19.711     SLICE_X56Y38     ttt/vga_ctrl_inst/cnt_v_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.211      19.711     SLICE_X56Y38     ttt/vga_ctrl_inst/cnt_v_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.211      19.711     SLICE_X56Y38     ttt/vga_ctrl_inst/cnt_v_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.211      19.711     SLICE_X56Y38     ttt/vga_ctrl_inst/cnt_v_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.211      19.711     SLICE_X57Y39     ttt/vga_ctrl_inst/cnt_v_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.211      19.711     SLICE_X57Y39     ttt/vga_ctrl_inst/cnt_v_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ttt/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    ttt/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ttt/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ttt/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ttt/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ttt/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



