

================================================================
== Vitis HLS Report for 'PNA_compute_one_graph_Pipeline_VITIS_LOOP_523_10_VITIS_LOOP_525_11'
================================================================
* Date:           Thu Nov  4 13:54:17 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        pna_hls_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.439 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1524|     1524|  6.096 us|  6.096 us|  1524|  1524|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_523_10_VITIS_LOOP_525_11  |     1522|     1522|         4|          1|          1|  1520|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      152|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       98|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       98|      224|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln523_1_fu_124_p2     |         +|   0|  0|  18|          11|           1|
    |add_ln523_fu_136_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln525_fu_164_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln712_6_fu_228_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln712_7_fu_216_p2     |         +|   0|  0|  17|          12|          12|
    |add_ln712_fu_207_p2       |         +|   0|  0|  17|          12|          12|
    |icmp_ln523_fu_118_p2      |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln525_fu_142_p2      |      icmp|   0|  0|  10|           7|           7|
    |select_ln523_1_fu_156_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln523_fu_148_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 152|         100|          85|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten20_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load                 |   9|          2|    7|         14|
    |i_fu_62                                 |   9|          2|    5|         10|
    |indvar_flatten20_fu_66                  |   9|          2|   11|         22|
    |j_fu_58                                 |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   48|         96|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln712_6_reg_281               |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |h_4_V_addr_reg_275                |  12|   0|   16|          4|
    |h_4_V_addr_reg_275_pp0_iter2_reg  |  12|   0|   16|          4|
    |i_fu_62                           |   5|   0|    5|          0|
    |indvar_flatten20_fu_66            |  11|   0|   11|          0|
    |j_fu_58                           |   7|   0|    7|          0|
    |select_ln523_1_reg_264            |   5|   0|    5|          0|
    |select_ln523_reg_259              |   7|   0|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  98|   0|  106|          8|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+----------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  PNA_compute_one_graph_Pipeline_VITIS_LOOP_523_10_VITIS_LOOP_525_11|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  PNA_compute_one_graph_Pipeline_VITIS_LOOP_523_10_VITIS_LOOP_525_11|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  PNA_compute_one_graph_Pipeline_VITIS_LOOP_523_10_VITIS_LOOP_525_11|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  PNA_compute_one_graph_Pipeline_VITIS_LOOP_523_10_VITIS_LOOP_525_11|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  PNA_compute_one_graph_Pipeline_VITIS_LOOP_523_10_VITIS_LOOP_525_11|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  PNA_compute_one_graph_Pipeline_VITIS_LOOP_523_10_VITIS_LOOP_525_11|  return value|
|h_4_V_address0  |  out|   16|   ap_memory|                                                               h_4_V|         array|
|h_4_V_ce0       |  out|    1|   ap_memory|                                                               h_4_V|         array|
|h_4_V_q0        |   in|   32|   ap_memory|                                                               h_4_V|         array|
|h_4_V_address1  |  out|   16|   ap_memory|                                                               h_4_V|         array|
|h_4_V_ce1       |  out|    1|   ap_memory|                                                               h_4_V|         array|
|h_4_V_we1       |  out|    1|   ap_memory|                                                               h_4_V|         array|
|h_4_V_d1        |  out|   32|   ap_memory|                                                               h_4_V|         array|
|h_3_V_address0  |  out|   16|   ap_memory|                                                               h_3_V|         array|
|h_3_V_ce0       |  out|    1|   ap_memory|                                                               h_3_V|         array|
|h_3_V_q0        |   in|   32|   ap_memory|                                                               h_3_V|         array|
+----------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

