#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Apr 12 20:30:09 2022
# Process ID: 15948
# Current directory: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/IP/SCPU_ctrl_Int
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26140 C:\Users\lenovo\Desktop\Computer Organization Lab\Lab4\Lab4_final\IP\SCPU_ctrl_Int\SCPU_ctrl_Int.xpr
# Log file: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/IP/SCPU_ctrl_Int/vivado.log
# Journal file: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/IP/SCPU_ctrl_Int\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/IP/SCPU_ctrl_Int/SCPU_ctrl_Int.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/IP/SCPU_ctrl_Int'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/IP/SCPU_ctrl_Int/SCPU_ctrl_Int.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 732.375 ; gain = 69.398
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 12 20:45:49 2022...
ation lab/lab4/lab4_final/ip/scpu_ctrl_int/scpu_ctrl_int.srcs/sources_1/new} -vendor xilinx.com -library user -taxonomy /UserIP -force
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {c:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/IP/SCPU_ctrl_Int/SCPU_ctrl_Int.srcs/sources_1/new}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/IP/SCPU_ctrl_Int/SCPU_ctrl_Int.srcs/sources_1/new'
close_project
open_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/SCPU/SCPU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/SCPU/SCPU.srcs/sources_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'SCPU_ctrl_Int_0' is locked:
* IP definition 'SCPU_ctrl_Int_v1_0 (1.0)' for IP 'SCPU_ctrl_Int_0' (customized with software release 2017.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:user:SCPU_ctrl_Int:1.0 [get_ips  SCPU_ctrl_Int_0] -log ip_upgrade.log
Upgrading 'SCPU_ctrl_Int_0'
INFO: [IP_Flow 19-3422] Upgraded SCPU_ctrl_Int_0 (SCPU_ctrl_Int_v1_0 1.0) from revision 3 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SCPU_ctrl_Int_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/SCPU/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips SCPU_ctrl_Int_0] -no_script -sync -force -quiet
set_property generate_synth_checkpoint true [get_files  {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/SCPU/SCPU.srcs/sources_1/ip/SCPU_ctrl_Int_0/SCPU_ctrl_Int_0.xci}}]
generate_target all [get_files  {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/SCPU/SCPU.srcs/sources_1/ip/SCPU_ctrl_Int_0/SCPU_ctrl_Int_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SCPU_ctrl_Int_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SCPU_ctrl_Int_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SCPU_ctrl_Int_0'...
catch { config_ip_cache -export [get_ips -all SCPU_ctrl_Int_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/SCPU/SCPU.srcs/sources_1/ip/SCPU_ctrl_Int_0/SCPU_ctrl_Int_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/SCPU/SCPU.srcs/sources_1/ip/SCPU_ctrl_Int_0/SCPU_ctrl_Int_0.xci}}]
launch_runs -jobs 4 SCPU_ctrl_Int_0_synth_1
[Tue Apr 12 20:33:08 2022] Launched SCPU_ctrl_Int_0_synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/SCPU/SCPU.runs/SCPU_ctrl_Int_0_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/SCPU/SCPU.srcs/sources_1/ip/SCPU_ctrl_Int_0/SCPU_ctrl_Int_0.xci}}] -directory {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/SCPU/SCPU.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/SCPU/SCPU.ip_user_files} -ipstatic_source_dir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/SCPU/SCPU.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/SCPU/SCPU.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/SCPU/SCPU.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/SCPU/SCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/SCPU/SCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_project
open_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab2/IP2SOC/IP2SOC.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab2/IP'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab2/IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab2/IP2SOC'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/SCPU'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'SCPU_1' is locked:
* IP 'SCPU_1' contains one or more locked subcores.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 916.184 ; gain = 10.395
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:user:SCPU:1.0 [get_ips  SCPU_1] -log ip_upgrade.log
Upgrading 'SCPU_1'
INFO: [IP_Flow 19-1972] Upgraded SCPU_1 from SCPU_v1_0 1.0 to SCPU_v1_0 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SCPU_1'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab2/IP2SOC/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips SCPU_1] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab2/IP2SOC/IP2SOC.srcs/sources_1/ip/SCPU_1/SCPU_1.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SCPU_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SCPU_1'...
export_ip_user_files -of_objects [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab2/IP2SOC/IP2SOC.srcs/sources_1/ip/SCPU_1/SCPU_1.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab2/IP2SOC/IP2SOC.srcs/sources_1/ip/SCPU_1/SCPU_1.xci}}] -directory {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab2/IP2SOC/IP2SOC.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab2/IP2SOC/IP2SOC.ip_user_files} -ipstatic_source_dir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab2/IP2SOC/IP2SOC.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab2/IP2SOC/IP2SOC.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab2/IP2SOC/IP2SOC.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab2/IP2SOC/IP2SOC.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab2/IP2SOC/IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Apr 12 20:37:08 2022] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab2/IP2SOC/IP2SOC.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Apr 12 20:38:28 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab2/IP2SOC/IP2SOC.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 12 20:40:36 2022] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab2/IP2SOC/IP2SOC.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab2/IP2SOC/IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab2/IP2SOC/IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1540.629 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/201706300081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
INFO: [Labtools 27-1435] Device xc7k160t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab2/IP2SOC/IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1435] Device xc7k160t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab2/IP2SOC/IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1548.527 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_final'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'SCPU_0' is locked:
* IP 'SCPU_0' contains one or more locked subcores.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1570.238 ; gain = 20.703
current_project IP2SOC
close_project
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:user:SCPU:1.0 [get_ips  SCPU_0] -log ip_upgrade.log
Upgrading 'SCPU_0'
INFO: [IP_Flow 19-1972] Upgraded SCPU_0 from SCPU_v1_0 1.0 to SCPU_v1_0 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SCPU_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips SCPU_0] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/SCPU_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SCPU_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SCPU_0'...
export_ip_user_files -of_objects [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/SCPU_0.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/SCPU_0.xci}}] -directory {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.ip_user_files} -ipstatic_source_dir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.sim/sim_1/behav/xsim/I_int.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/RV_Int_0/RV_Int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV_Int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/RV_Int_0/sim/RV_Int_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV_Int_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/REG32_0/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/REG32_0/sim/REG32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/ALU_0_1/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/ALU_0_1/sources_1/new/ALU.v:24]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/ALU_0_1/sources_1/new/ALU.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/ALU_0_1/sim/ALU_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/Regs_0/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/Regs_0/sim/Regs_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/MUX2T1_32_0/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/MUX2T1_32_0/sim/MUX2T1_32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/MUX4T1_32_1/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/MUX4T1_32_1/sim/MUX4T1_32_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/MUX4T1_32_0/sim/MUX4T1_32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/MUX2T1_32_1/sim/MUX2T1_32_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/add_32_1/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/add_32_1/sim/add_32_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/add_32_0/sim/add_32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/ImmGen_0/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/ImmGen_0/sim/ImmGen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/new/DataPath_Int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_more
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/sim/DataPath_more_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_more_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/SCPU_ctrl_Int_0/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_Int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/SCPU_ctrl_Int_0/sim/SCPU_ctrl_Int_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_Int_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/new/SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/sim/SCPU_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/ROM_D/sim/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lkj
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1572.562 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0ad7e43f411c447dbf7fed0256198e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port ImmSel [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/new/SCPU.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Jump [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/new/SCPU.v:62]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port ALU_Control [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/new/SCPU.v:67]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port ALU_Control [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/new/SCPU.v:78]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port ImmSel [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/new/SCPU.v:83]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Jump [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/new/SCPU.v:84]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/ALU_0_1/sources_1/new/ALU.v:24]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/ALU_0_1/sources_1/new/ALU.v:25]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/test_tb_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1572.762 ; gain = 0.199
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.sim/sim_1/behav/xsim/I_int.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/RV_Int_0/RV_Int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV_Int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/RV_Int_0/sim/RV_Int_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV_Int_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/REG32_0/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/REG32_0/sim/REG32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/ALU_0_1/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/ALU_0_1/sources_1/new/ALU.v:24]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/ALU_0_1/sources_1/new/ALU.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/ALU_0_1/sim/ALU_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/Regs_0/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/Regs_0/sim/Regs_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/MUX2T1_32_0/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/MUX2T1_32_0/sim/MUX2T1_32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/MUX4T1_32_1/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/MUX4T1_32_1/sim/MUX4T1_32_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/MUX4T1_32_0/sim/MUX4T1_32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/MUX2T1_32_1/sim/MUX2T1_32_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/add_32_1/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/add_32_1/sim/add_32_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/add_32_0/sim/add_32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/ImmGen_0/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/ImmGen_0/sim/ImmGen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/new/DataPath_Int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_more
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/sim/DataPath_more_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_more_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/SCPU_ctrl_Int_0/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_Int
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/SCPU_ctrl_Int_0/sim/SCPU_ctrl_Int_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_Int_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/new/SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/sim/SCPU_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/ROM_D/sim/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lkj
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1576.246 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0ad7e43f411c447dbf7fed0256198e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port ImmSel [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/new/SCPU.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Jump [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/new/SCPU.v:62]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port ALU_Control [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/new/SCPU.v:67]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port ALU_Control [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/new/SCPU.v:78]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port ImmSel [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/new/SCPU.v:83]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Jump [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/new/SCPU.v:84]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/ALU_0_1/sources_1/new/ALU.v:24]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.srcs/sources_1/ip/SCPU_0/ip/DataPath_more_0/ip/ALU_0_1/sources_1/new/ALU.v:25]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/test_tb_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab4/Lab4_test/Lab4_test/Lab4_test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1576.246 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 23:33:02 2022...
