Classic Timing Analyzer report for DE2Bot
Wed Nov 26 14:31:53 2014
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'
  7. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'
  8. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'
  9. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'
 10. Clock Setup: 'AUD_DACLR'
 11. Clock Setup: 'AUD_BCLK'
 12. Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'
 13. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'
 14. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'
 15. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'
 16. tsu
 17. tco
 18. tpd
 19. th
 20. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Type                                                        ; Slack     ; Required Time                     ; Actual Time                                    ; From                                                                                                                                                  ; To                                                                                                                                  ; From Clock                                   ; To Clock                                     ; Failed Paths ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Worst-case tsu                                              ; N/A       ; None                              ; 8.769 ns                                       ; SONAR_ECHO                                                                                                                                            ; SONAR:inst54|SONAR_INT                                                                                                              ; --                                           ; CLOCK_50                                     ; 0            ;
; Worst-case tco                                              ; N/A       ; None                              ; 14.543 ns                                      ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]                                                                                                        ; HEX7[1]                                                                                                                             ; CLOCK_50                                     ; --                                           ; 0            ;
; Worst-case tpd                                              ; N/A       ; None                              ; 11.295 ns                                      ; PWR_FAIL                                                                                                                                              ; LEDG[8]                                                                                                                             ; --                                           ; --                                           ; 0            ;
; Worst-case th                                               ; N/A       ; None                              ; 2.273 ns                                       ; SW[6]                                                                                                                                                 ; DIG_IN:inst5|B_DI[6]                                                                                                                ; --                                           ; CLOCK_50                                     ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'   ; -0.984 ns ; 25.00 MHz ( period = 40.000 ns )  ; N/A                                            ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                     ; VEL_CONTROL:inst52|MOTOR_CMD[13]                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0   ; altpll0:inst|altpll:altpll_component|_clk1   ; 237          ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'   ; 0.476 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; VEL_CONTROL:inst51|MOTOR_CMD[12]                                                                                                                      ; VEL_CONTROL:inst51|MOTOR_PHASE                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'   ; 8.732 ns  ; 12.50 MHz ( period = 80.000 ns )  ; N/A                                            ; TIMER:inst20|COUNT[14]                                                                                                                                ; VEL_CONTROL:inst51|IO_DATA_INT[5]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk0   ; 0            ;
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0' ; 63.922 ns ; 14.73 MHz ( period = 67.901 ns )  ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'AUD_DACLR'                                    ; N/A       ; None                              ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                                     ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLR                                    ; AUD_DACLR                                    ; 0            ;
; Clock Setup: 'AUD_BCLK'                                     ; N/A       ; None                              ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                                                   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                                 ; AUD_BCLK                                     ; AUD_BCLK                                     ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'    ; -3.044 ns ; 12.50 MHz ( period = 80.000 ns )  ; N/A                                            ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]                          ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                           ; altpll0:inst|altpll:altpll_component|_clk0   ; altpll0:inst|altpll:altpll_component|_clk0   ; 327          ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'    ; -1.721 ns ; 25.00 MHz ( period = 40.000 ns )  ; N/A                                            ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                                                    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                                   ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk1   ; 6            ;
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 14.73 MHz ( period = 67.901 ns )  ; N/A                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'    ; 0.527 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]                                                                             ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]                                                           ; altpll0:inst|altpll:altpll_component|_clk2   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Total number of failed paths                                ;           ;                                   ;                                                ;                                                                                                                                                       ;                                                                                                                                     ;                                              ;                                              ; 570          ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; On                 ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_qtl1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_qtl1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                            ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name                              ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; altpll1:inst11|altpll:altpll_component|_clk0 ;                    ; PLL output ; 14.73 MHz        ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 6                     ; 11                  ; AUTO   ;              ;
; altpll1:inst11|altpll:altpll_component|_clk1 ;                    ; PLL output ; 12.0 MHz         ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 4                     ; 9                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk0   ;                    ; PLL output ; 12.5 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 4                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk1   ;                    ; PLL output ; 25.0 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 2                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk2   ;                    ; PLL output ; 100.0 MHz        ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 2                     ; 1                   ; AUTO   ;              ;
; CLOCK_27                                     ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLOCK_50                                     ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[17]                                       ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AUD_DACLR                                    ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AUD_BCLK                                     ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                  ; To                                                                                                                                                      ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 63.922 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.719 ns                ;
; 63.922 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.719 ns                ;
; 63.922 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.719 ns                ;
; 63.922 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.719 ns                ;
; 63.991 ns                               ; 255.75 MHz ( period = 3.910 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.704 ns                ;
; 63.993 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.648 ns                ;
; 63.993 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.648 ns                ;
; 63.993 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.648 ns                ;
; 63.993 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.648 ns                ;
; 63.994 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.647 ns                ;
; 63.994 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.647 ns                ;
; 63.994 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.647 ns                ;
; 63.994 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.647 ns                ;
; 63.995 ns                               ; 256.02 MHz ( period = 3.906 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.700 ns                ;
; 63.996 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.645 ns                ;
; 63.996 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.645 ns                ;
; 63.996 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.645 ns                ;
; 63.996 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.645 ns                ;
; 63.998 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.643 ns                ;
; 63.998 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.643 ns                ;
; 63.998 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.643 ns                ;
; 63.998 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.643 ns                ;
; 64.001 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.640 ns                ;
; 64.001 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.640 ns                ;
; 64.001 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.640 ns                ;
; 64.001 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.640 ns                ;
; 64.003 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.638 ns                ;
; 64.003 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.638 ns                ;
; 64.003 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.638 ns                ;
; 64.003 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.638 ns                ;
; 64.042 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.599 ns                ;
; 64.042 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.599 ns                ;
; 64.042 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.599 ns                ;
; 64.042 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.641 ns                 ; 3.599 ns                ;
; 64.068 ns                               ; 260.89 MHz ( period = 3.833 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.615 ns                ;
; 64.071 ns                               ; 261.10 MHz ( period = 3.830 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.612 ns                ;
; 64.264 ns                               ; 274.95 MHz ( period = 3.637 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.697 ns                 ; 3.433 ns                ;
; 64.267 ns                               ; 275.18 MHz ( period = 3.634 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.422 ns                ;
; 64.268 ns                               ; 275.25 MHz ( period = 3.633 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.697 ns                 ; 3.429 ns                ;
; 64.275 ns                               ; 275.79 MHz ( period = 3.626 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.410 ns                ;
; 64.321 ns                               ; 279.33 MHz ( period = 3.580 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.364 ns                ;
; 64.341 ns                               ; 280.90 MHz ( period = 3.560 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.344 ns                ;
; 64.344 ns                               ; 281.14 MHz ( period = 3.557 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.341 ns                ;
; 64.372 ns                               ; 283.37 MHz ( period = 3.529 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.323 ns                ;
; 64.372 ns                               ; 283.37 MHz ( period = 3.529 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.323 ns                ;
; 64.372 ns                               ; 283.37 MHz ( period = 3.529 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.323 ns                ;
; 64.372 ns                               ; 283.37 MHz ( period = 3.529 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.323 ns                ;
; 64.372 ns                               ; 283.37 MHz ( period = 3.529 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.323 ns                ;
; 64.372 ns                               ; 283.37 MHz ( period = 3.529 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.323 ns                ;
; 64.372 ns                               ; 283.37 MHz ( period = 3.529 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.323 ns                ;
; 64.372 ns                               ; 283.37 MHz ( period = 3.529 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.323 ns                ;
; 64.427 ns                               ; 287.85 MHz ( period = 3.474 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.260 ns                ;
; 64.427 ns                               ; 287.85 MHz ( period = 3.474 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.260 ns                ;
; 64.427 ns                               ; 287.85 MHz ( period = 3.474 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.260 ns                ;
; 64.427 ns                               ; 287.85 MHz ( period = 3.474 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.260 ns                ;
; 64.427 ns                               ; 287.85 MHz ( period = 3.474 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.260 ns                ;
; 64.427 ns                               ; 287.85 MHz ( period = 3.474 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.260 ns                ;
; 64.427 ns                               ; 287.85 MHz ( period = 3.474 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.260 ns                ;
; 64.440 ns                               ; 288.93 MHz ( period = 3.461 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.245 ns                ;
; 64.457 ns                               ; 290.36 MHz ( period = 3.444 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.232 ns                ;
; 64.473 ns                               ; 291.72 MHz ( period = 3.428 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.214 ns                ;
; 64.473 ns                               ; 291.72 MHz ( period = 3.428 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.214 ns                ;
; 64.473 ns                               ; 291.72 MHz ( period = 3.428 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.214 ns                ;
; 64.473 ns                               ; 291.72 MHz ( period = 3.428 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.214 ns                ;
; 64.473 ns                               ; 291.72 MHz ( period = 3.428 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.214 ns                ;
; 64.473 ns                               ; 291.72 MHz ( period = 3.428 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.214 ns                ;
; 64.473 ns                               ; 291.72 MHz ( period = 3.428 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.214 ns                ;
; 64.537 ns                               ; 297.27 MHz ( period = 3.364 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.697 ns                 ; 3.160 ns                ;
; 64.540 ns                               ; 297.53 MHz ( period = 3.361 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.149 ns                ;
; 64.541 ns                               ; 297.62 MHz ( period = 3.360 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.697 ns                 ; 3.156 ns                ;
; 64.562 ns                               ; 299.49 MHz ( period = 3.339 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.123 ns                ;
; 64.562 ns                               ; 299.49 MHz ( period = 3.339 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.133 ns                ;
; 64.562 ns                               ; 299.49 MHz ( period = 3.339 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.133 ns                ;
; 64.562 ns                               ; 299.49 MHz ( period = 3.339 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.133 ns                ;
; 64.562 ns                               ; 299.49 MHz ( period = 3.339 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.133 ns                ;
; 64.562 ns                               ; 299.49 MHz ( period = 3.339 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.133 ns                ;
; 64.562 ns                               ; 299.49 MHz ( period = 3.339 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.133 ns                ;
; 64.562 ns                               ; 299.49 MHz ( period = 3.339 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.133 ns                ;
; 64.562 ns                               ; 299.49 MHz ( period = 3.339 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.133 ns                ;
; 64.568 ns                               ; 300.03 MHz ( period = 3.333 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.121 ns                ;
; 64.569 ns                               ; 300.12 MHz ( period = 3.332 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 3.124 ns                ;
; 64.569 ns                               ; 300.12 MHz ( period = 3.332 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 3.124 ns                ;
; 64.569 ns                               ; 300.12 MHz ( period = 3.332 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 3.124 ns                ;
; 64.569 ns                               ; 300.12 MHz ( period = 3.332 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 3.124 ns                ;
; 64.569 ns                               ; 300.12 MHz ( period = 3.332 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 3.124 ns                ;
; 64.569 ns                               ; 300.12 MHz ( period = 3.332 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 3.124 ns                ;
; 64.569 ns                               ; 300.12 MHz ( period = 3.332 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.693 ns                 ; 3.124 ns                ;
; 64.571 ns                               ; 300.30 MHz ( period = 3.330 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.118 ns                ;
; 64.578 ns                               ; 300.93 MHz ( period = 3.323 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 3.111 ns                ;
; 64.592 ns                               ; 302.21 MHz ( period = 3.309 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.095 ns                ;
; 64.592 ns                               ; 302.21 MHz ( period = 3.309 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.095 ns                ;
; 64.592 ns                               ; 302.21 MHz ( period = 3.309 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.095 ns                ;
; 64.592 ns                               ; 302.21 MHz ( period = 3.309 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.095 ns                ;
; 64.592 ns                               ; 302.21 MHz ( period = 3.309 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.095 ns                ;
; 64.592 ns                               ; 302.21 MHz ( period = 3.309 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.095 ns                ;
; 64.592 ns                               ; 302.21 MHz ( period = 3.309 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.095 ns                ;
; 64.614 ns                               ; 304.23 MHz ( period = 3.287 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.071 ns                ;
; 64.617 ns                               ; 304.51 MHz ( period = 3.284 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.068 ns                ;
; 64.662 ns                               ; 308.74 MHz ( period = 3.239 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.033 ns                ;
; 64.669 ns                               ; 309.41 MHz ( period = 3.232 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.026 ns                ;
; 64.672 ns                               ; 309.69 MHz ( period = 3.229 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.023 ns                ;
; 64.672 ns                               ; 309.69 MHz ( period = 3.229 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.023 ns                ;
; 64.672 ns                               ; 309.69 MHz ( period = 3.229 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.023 ns                ;
; 64.672 ns                               ; 309.69 MHz ( period = 3.229 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.023 ns                ;
; 64.672 ns                               ; 309.69 MHz ( period = 3.229 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.023 ns                ;
; 64.672 ns                               ; 309.69 MHz ( period = 3.229 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.023 ns                ;
; 64.672 ns                               ; 309.69 MHz ( period = 3.229 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.023 ns                ;
; 64.672 ns                               ; 309.69 MHz ( period = 3.229 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.023 ns                ;
; 64.678 ns                               ; 310.27 MHz ( period = 3.223 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.017 ns                ;
; 64.679 ns                               ; 310.37 MHz ( period = 3.222 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.016 ns                ;
; 64.679 ns                               ; 310.37 MHz ( period = 3.222 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.016 ns                ;
; 64.679 ns                               ; 310.37 MHz ( period = 3.222 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.016 ns                ;
; 64.679 ns                               ; 310.37 MHz ( period = 3.222 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.016 ns                ;
; 64.679 ns                               ; 310.37 MHz ( period = 3.222 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.016 ns                ;
; 64.679 ns                               ; 310.37 MHz ( period = 3.222 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.016 ns                ;
; 64.679 ns                               ; 310.37 MHz ( period = 3.222 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.016 ns                ;
; 64.679 ns                               ; 310.37 MHz ( period = 3.222 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 3.016 ns                ;
; 64.704 ns                               ; 312.79 MHz ( period = 3.197 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 2.985 ns                ;
; 64.704 ns                               ; 312.79 MHz ( period = 3.197 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 2.985 ns                ;
; 64.704 ns                               ; 312.79 MHz ( period = 3.197 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 2.985 ns                ;
; 64.704 ns                               ; 312.79 MHz ( period = 3.197 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 2.985 ns                ;
; 64.704 ns                               ; 312.79 MHz ( period = 3.197 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 2.985 ns                ;
; 64.704 ns                               ; 312.79 MHz ( period = 3.197 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 2.985 ns                ;
; 64.704 ns                               ; 312.79 MHz ( period = 3.197 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 2.985 ns                ;
; 64.708 ns                               ; 313.19 MHz ( period = 3.193 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.980 ns                ;
; 64.708 ns                               ; 313.19 MHz ( period = 3.193 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.980 ns                ;
; 64.708 ns                               ; 313.19 MHz ( period = 3.193 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.980 ns                ;
; 64.708 ns                               ; 313.19 MHz ( period = 3.193 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.980 ns                ;
; 64.708 ns                               ; 313.19 MHz ( period = 3.193 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.980 ns                ;
; 64.708 ns                               ; 313.19 MHz ( period = 3.193 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.980 ns                ;
; 64.708 ns                               ; 313.19 MHz ( period = 3.193 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.688 ns                 ; 2.980 ns                ;
; 64.714 ns                               ; 313.77 MHz ( period = 3.187 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.973 ns                ;
; 64.714 ns                               ; 313.77 MHz ( period = 3.187 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.973 ns                ;
; 64.714 ns                               ; 313.77 MHz ( period = 3.187 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.973 ns                ;
; 64.714 ns                               ; 313.77 MHz ( period = 3.187 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.973 ns                ;
; 64.714 ns                               ; 313.77 MHz ( period = 3.187 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.973 ns                ;
; 64.714 ns                               ; 313.77 MHz ( period = 3.187 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.973 ns                ;
; 64.714 ns                               ; 313.77 MHz ( period = 3.187 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.973 ns                ;
; 64.728 ns                               ; 315.16 MHz ( period = 3.173 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 2.961 ns                ;
; 64.730 ns                               ; 315.36 MHz ( period = 3.171 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 2.959 ns                ;
; 64.733 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg7  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.953 ns                ;
; 64.733 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg6  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.953 ns                ;
; 64.733 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg5  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.953 ns                ;
; 64.733 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg4  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.953 ns                ;
; 64.733 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg3  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.953 ns                ;
; 64.733 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg2  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.953 ns                ;
; 64.733 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg1  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.953 ns                ;
; 64.733 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg5 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.954 ns                ;
; 64.733 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg4 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.954 ns                ;
; 64.733 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg3 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.954 ns                ;
; 64.733 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg2 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.954 ns                ;
; 64.733 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg1 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.954 ns                ;
; 64.733 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.954 ns                ;
; 64.733 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg0  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.953 ns                ;
; 64.733 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_we_reg       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.954 ns                ;
; 64.736 ns                               ; 315.96 MHz ( period = 3.165 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 2.953 ns                ;
; 64.747 ns                               ; 317.06 MHz ( period = 3.154 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 2.936 ns                ;
; 64.747 ns                               ; 317.06 MHz ( period = 3.154 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 2.936 ns                ;
; 64.752 ns                               ; 317.56 MHz ( period = 3.149 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 2.931 ns                ;
; 64.758 ns                               ; 318.17 MHz ( period = 3.143 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 2.931 ns                ;
; 64.782 ns                               ; 320.62 MHz ( period = 3.119 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.701 ns                 ; 2.919 ns                ;
; 64.782 ns                               ; 320.62 MHz ( period = 3.119 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.701 ns                 ; 2.919 ns                ;
; 64.782 ns                               ; 320.62 MHz ( period = 3.119 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.701 ns                 ; 2.919 ns                ;
; 64.782 ns                               ; 320.62 MHz ( period = 3.119 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.701 ns                 ; 2.919 ns                ;
; 64.782 ns                               ; 320.62 MHz ( period = 3.119 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.701 ns                 ; 2.919 ns                ;
; 64.782 ns                               ; 320.62 MHz ( period = 3.119 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.701 ns                 ; 2.919 ns                ;
; 64.782 ns                               ; 320.62 MHz ( period = 3.119 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.701 ns                 ; 2.919 ns                ;
; 64.782 ns                               ; 320.62 MHz ( period = 3.119 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.701 ns                 ; 2.919 ns                ;
; 64.794 ns                               ; 321.85 MHz ( period = 3.107 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.893 ns                ;
; 64.794 ns                               ; 321.85 MHz ( period = 3.107 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.893 ns                ;
; 64.794 ns                               ; 321.85 MHz ( period = 3.107 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.893 ns                ;
; 64.794 ns                               ; 321.85 MHz ( period = 3.107 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.893 ns                ;
; 64.794 ns                               ; 321.85 MHz ( period = 3.107 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.893 ns                ;
; 64.794 ns                               ; 321.85 MHz ( period = 3.107 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.893 ns                ;
; 64.794 ns                               ; 321.85 MHz ( period = 3.107 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 2.893 ns                ;
; 64.825 ns                               ; 325.10 MHz ( period = 3.076 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 2.858 ns                ;
; 64.833 ns                               ; 325.95 MHz ( period = 3.068 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 2.862 ns                ;
; 64.833 ns                               ; 325.95 MHz ( period = 3.068 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 2.862 ns                ;
; 64.833 ns                               ; 325.95 MHz ( period = 3.068 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 2.862 ns                ;
; 64.833 ns                               ; 325.95 MHz ( period = 3.068 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 2.862 ns                ;
; 64.833 ns                               ; 325.95 MHz ( period = 3.068 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 2.862 ns                ;
; 64.833 ns                               ; 325.95 MHz ( period = 3.068 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 2.862 ns                ;
; 64.833 ns                               ; 325.95 MHz ( period = 3.068 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 2.862 ns                ;
; 64.833 ns                               ; 325.95 MHz ( period = 3.068 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 2.862 ns                ;
; 64.837 ns                               ; 326.37 MHz ( period = 3.064 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 2.858 ns                ;
; 64.837 ns                               ; 326.37 MHz ( period = 3.064 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 2.858 ns                ;
; 64.837 ns                               ; 326.37 MHz ( period = 3.064 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 2.858 ns                ;
; 64.837 ns                               ; 326.37 MHz ( period = 3.064 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 2.858 ns                ;
; 64.837 ns                               ; 326.37 MHz ( period = 3.064 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 2.858 ns                ;
; 64.837 ns                               ; 326.37 MHz ( period = 3.064 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 2.858 ns                ;
; 64.837 ns                               ; 326.37 MHz ( period = 3.064 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 2.858 ns                ;
; 64.837 ns                               ; 326.37 MHz ( period = 3.064 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 2.858 ns                ;
; 64.838 ns                               ; 326.48 MHz ( period = 3.063 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|parity11                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 2.857 ns                ;
; 64.842 ns                               ; 326.90 MHz ( period = 3.059 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|parity11                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.695 ns                 ; 2.853 ns                ;
; 64.843 ns                               ; 327.01 MHz ( period = 3.058 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.848 ns                ;
; 64.844 ns                               ; 327.12 MHz ( period = 3.057 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 2.845 ns                ;
; 64.845 ns                               ; 327.23 MHz ( period = 3.056 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 2.844 ns                ;
; 64.851 ns                               ; 327.87 MHz ( period = 3.050 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.689 ns                 ; 2.838 ns                ;
; 64.870 ns                               ; 329.92 MHz ( period = 3.031 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.691 ns                 ; 2.821 ns                ;
; 64.872 ns                               ; 330.14 MHz ( period = 3.029 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.692 ns                 ; 2.820 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                       ;                                                                                                                                                         ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                   ; To                                ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 8.732 ns                                ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 11.222 ns               ;
; 8.935 ns                                ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 11.019 ns               ;
; 9.056 ns                                ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 10.898 ns               ;
; 9.254 ns                                ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 10.700 ns               ;
; 9.436 ns                                ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 10.518 ns               ;
; 9.457 ns                                ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 10.497 ns               ;
; 9.548 ns                                ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 10.406 ns               ;
; 9.634 ns                                ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 10.320 ns               ;
; 9.642 ns                                ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 10.312 ns               ;
; 9.655 ns                                ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 10.299 ns               ;
; 9.694 ns                                ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 10.260 ns               ;
; 9.713 ns                                ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 10.241 ns               ;
; 9.722 ns                                ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 10.232 ns               ;
; 9.819 ns                                ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 10.135 ns               ;
; 9.838 ns                                ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 10.116 ns               ;
; 9.847 ns                                ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 10.107 ns               ;
; 9.860 ns                                ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 10.094 ns               ;
; 9.869 ns                                ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 10.085 ns               ;
; 9.879 ns                                ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 10.075 ns               ;
; 9.888 ns                                ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 10.066 ns               ;
; 9.933 ns                                ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 10.021 ns               ;
; 9.969 ns                                ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.985 ns                ;
; 10.071 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.883 ns                ;
; 10.094 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.860 ns                ;
; 10.135 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.819 ns                ;
; 10.178 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.776 ns                ;
; 10.249 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.705 ns                ;
; 10.270 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.684 ns                ;
; 10.274 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.680 ns                ;
; 10.276 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.678 ns                ;
; 10.313 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.641 ns                ;
; 10.323 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.631 ns                ;
; 10.334 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.620 ns                ;
; 10.342 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.612 ns                ;
; 10.351 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.603 ns                ;
; 10.355 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.599 ns                ;
; 10.439 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.515 ns                ;
; 10.536 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.418 ns                ;
; 10.549 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; SCOMP:inst8|AC[2][12]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.230 ns                 ; 6.681 ns                ;
; 10.598 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.356 ns                ;
; 10.617 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.337 ns                ;
; 10.636 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.318 ns                ;
; 10.645 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.309 ns                ;
; 10.716 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.238 ns                ;
; 10.735 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.219 ns                ;
; 10.756 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.198 ns                ;
; 10.808 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; SCOMP:inst8|AC[2][8]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.239 ns                 ; 6.431 ns                ;
; 10.819 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.135 ns                ;
; 10.821 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; SCOMP:inst8|AC[1][8]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.238 ns                 ; 6.417 ns                ;
; 10.823 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.131 ns                ;
; 10.840 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.114 ns                ;
; 10.848 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.106 ns                ;
; 10.848 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.106 ns                ;
; 10.860 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; SCOMP:inst8|AC[1][12]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.232 ns                 ; 6.372 ns                ;
; 10.867 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.087 ns                ;
; 10.867 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.087 ns                ;
; 10.874 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; SCOMP:inst8|AC[0][12]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.228 ns                 ; 6.354 ns                ;
; 10.876 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.078 ns                ;
; 10.876 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.078 ns                ;
; 10.887 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.067 ns                ;
; 10.892 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.062 ns                ;
; 10.908 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; SCOMP:inst8|AC[2][10]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.235 ns                 ; 6.327 ns                ;
; 10.943 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.011 ns                ;
; 10.948 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 9.006 ns                ;
; 10.981 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.973 ns                ;
; 10.989 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.965 ns                ;
; 11.096 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.858 ns                ;
; 11.106 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; SCOMP:inst8|AC[3][8]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.239 ns                 ; 6.133 ns                ;
; 11.117 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.837 ns                ;
; 11.123 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.831 ns                ;
; 11.123 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.831 ns                ;
; 11.137 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; SCOMP:inst8|AC[3][12]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.232 ns                 ; 6.095 ns                ;
; 11.141 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.813 ns                ;
; 11.212 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; SCOMP:inst8|AC[0][3]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.228 ns                 ; 6.016 ns                ;
; 11.220 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; SCOMP:inst8|AC[1][10]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.234 ns                 ; 6.014 ns                ;
; 11.221 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; SCOMP:inst8|AC[3][10]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.234 ns                 ; 6.013 ns                ;
; 11.221 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; SCOMP:inst8|AC[2][7]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.234 ns                 ; 6.013 ns                ;
; 11.265 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; SCOMP:inst8|AC[0][7]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.229 ns                 ; 5.964 ns                ;
; 11.278 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.676 ns                ;
; 11.297 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.657 ns                ;
; 11.306 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.648 ns                ;
; 11.316 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; SCOMP:inst8|AC[0][8]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.227 ns                 ; 5.911 ns                ;
; 11.330 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; SCOMP:inst8|AC[0][9]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.228 ns                 ; 5.898 ns                ;
; 11.443 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; SCOMP:inst8|AC[1][7]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.235 ns                 ; 5.792 ns                ;
; 11.443 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; SCOMP:inst8|AC[3][7]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.235 ns                 ; 5.792 ns                ;
; 11.450 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; SCOMP:inst8|AC[3][11]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.235 ns                 ; 5.785 ns                ;
; 11.452 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.502 ns                ;
; 11.454 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; SCOMP:inst8|AC[0][10]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.229 ns                 ; 5.775 ns                ;
; 11.463 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.491 ns                ;
; 11.491 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; SCOMP:inst8|AC[3][9]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.233 ns                 ; 5.742 ns                ;
; 11.517 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.437 ns                ;
; 11.517 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.957 ns                ;
; 11.529 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; SCOMP:inst8|AC[0][13]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.224 ns                 ; 5.695 ns                ;
; 11.542 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.412 ns                ;
; 11.553 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.401 ns                ;
; 11.570 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.904 ns                ;
; 11.584 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.890 ns                ;
; 11.588 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.366 ns                ;
; 11.591 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; SCOMP:inst8|AC[3][14]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.240 ns                 ; 5.649 ns                ;
; 11.603 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.351 ns                ;
; 11.615 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.339 ns                ;
; 11.629 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.325 ns                ;
; 11.630 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; SCOMP:inst8|AC[1][14]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.241 ns                 ; 5.611 ns                ;
; 11.643 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.831 ns                ;
; 11.660 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; SCOMP:inst8|AC[0][6]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.229 ns                 ; 5.569 ns                ;
; 11.666 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; SCOMP:inst8|AC[3][13]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.237 ns                 ; 5.571 ns                ;
; 11.679 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.795 ns                ;
; 11.689 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; SCOMP:inst8|AC[0][11]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.228 ns                 ; 5.539 ns                ;
; 11.710 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; SCOMP:inst8|AC[1][13]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.237 ns                 ; 5.527 ns                ;
; 11.720 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.754 ns                ;
; 11.728 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.226 ns                ;
; 11.738 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.736 ns                ;
; 11.745 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.209 ns                ;
; 11.746 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.208 ns                ;
; 11.747 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; SCOMP:inst8|AC[0][4]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.225 ns                 ; 5.478 ns                ;
; 11.755 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; SCOMP:inst8|AC[1][11]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.235 ns                 ; 5.480 ns                ;
; 11.756 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.198 ns                ;
; 11.766 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.188 ns                ;
; 11.766 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; SCOMP:inst8|AC[2][14]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.240 ns                 ; 5.474 ns                ;
; 11.768 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; SCOMP:inst8|AC[2][11]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.234 ns                 ; 5.466 ns                ;
; 11.769 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.185 ns                ;
; 11.773 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.701 ns                ;
; 11.782 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.692 ns                ;
; 11.790 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.684 ns                ;
; 11.795 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; SCOMP:inst8|AC[1][9]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.233 ns                 ; 5.438 ns                ;
; 11.796 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; SCOMP:inst8|AC[2][9]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.230 ns                 ; 5.434 ns                ;
; 11.804 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.670 ns                ;
; 11.820 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.134 ns                ;
; 11.841 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.633 ns                ;
; 11.845 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.629 ns                ;
; 11.856 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; SCOMP:inst8|AC[2][13]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.237 ns                 ; 5.381 ns                ;
; 11.875 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 8.079 ns                ;
; 11.900 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.958 ns                 ; 8.058 ns                ;
; 11.915 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.559 ns                ;
; 11.919 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.958 ns                 ; 8.039 ns                ;
; 11.928 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.958 ns                 ; 8.030 ns                ;
; 11.930 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; SCOMP:inst8|AC[0][1]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.228 ns                 ; 5.298 ns                ;
; 11.941 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.533 ns                ;
; 11.956 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.518 ns                ;
; 11.969 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 7.985 ns                ;
; 11.977 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 7.977 ns                ;
; 11.977 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 7.977 ns                ;
; 12.000 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; SCOMP:inst8|AC[0][14]             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.225 ns                 ; 5.225 ns                ;
; 12.032 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.242 ns                 ; 8.210 ns                ;
; 12.092 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 7.862 ns                ;
; 12.104 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.370 ns                ;
; 12.130 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; SCOMP:inst8|AC[3][6]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.237 ns                 ; 5.107 ns                ;
; 12.131 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.343 ns                ;
; 12.157 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.242 ns                 ; 8.085 ns                ;
; 12.175 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.958 ns                 ; 7.783 ns                ;
; 12.198 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst51|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.242 ns                 ; 8.044 ns                ;
; 12.229 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.245 ns                ;
; 12.232 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 7.722 ns                ;
; 12.240 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; SCOMP:inst8|AC[3][3]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.243 ns                 ; 5.003 ns                ;
; 12.242 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 7.712 ns                ;
; 12.269 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.205 ns                ;
; 12.270 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.204 ns                ;
; 12.297 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 7.657 ns                ;
; 12.308 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.166 ns                ;
; 12.326 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 7.628 ns                ;
; 12.331 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.143 ns                ;
; 12.332 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; SCOMP:inst8|AC[2][6]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.234 ns                 ; 4.902 ns                ;
; 12.333 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.141 ns                ;
; 12.334 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.140 ns                ;
; 12.343 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.131 ns                ;
; 12.354 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; SCOMP:inst8|AC[0][5]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.228 ns                 ; 4.874 ns                ;
; 12.358 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 7.596 ns                ;
; 12.386 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.088 ns                ;
; 12.386 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 7.568 ns                ;
; 12.394 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.080 ns                ;
; 12.397 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.077 ns                ;
; 12.407 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst51|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 7.547 ns                ;
; 12.415 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.296 ns                 ; 8.881 ns                ;
; 12.419 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.055 ns                ;
; 12.427 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.047 ns                ;
; 12.435 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.039 ns                ;
; 12.452 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 7.502 ns                ;
; 12.456 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.018 ns                ;
; 12.461 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 9.013 ns                ;
; 12.480 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 8.994 ns                ;
; 12.484 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 8.990 ns                ;
; 12.484 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst51|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.242 ns                 ; 7.758 ns                ;
; 12.485 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 7.469 ns                ;
; 12.500 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 7.454 ns                ;
; 12.513 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 8.961 ns                ;
; 12.520 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 8.954 ns                ;
; 12.521 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; SCOMP:inst8|AC[1][6]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.241 ns                 ; 4.720 ns                ;
; 12.526 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[4] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 7.428 ns                ;
; 12.529 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 8.945 ns                ;
; 12.541 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 8.933 ns                ;
; 12.554 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 8.920 ns                ;
; 12.556 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 8.918 ns                ;
; 12.582 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[3] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 7.372 ns                ;
; 12.587 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 8.887 ns                ;
; 12.601 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 8.873 ns                ;
; 12.602 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[9] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 21.474 ns                 ; 8.872 ns                ;
; 12.603 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 7.351 ns                ;
; 12.610 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[0] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 7.344 ns                ;
; 12.610 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; SCOMP:inst8|AC[0][0]              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.232 ns                 ; 4.622 ns                ;
; 12.617 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[8] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.954 ns                 ; 7.337 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                        ;                                   ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                              ; To                               ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -0.984 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.761 ns                 ; 38.745 ns               ;
; -0.956 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.761 ns                 ; 38.717 ns               ;
; -0.883 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.761 ns                 ; 38.644 ns               ;
; -0.809 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.562 ns               ;
; -0.809 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.562 ns               ;
; -0.809 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.562 ns               ;
; -0.808 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.561 ns               ;
; -0.808 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.561 ns               ;
; -0.806 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.559 ns               ;
; -0.806 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.559 ns               ;
; -0.804 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.557 ns               ;
; -0.804 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.557 ns               ;
; -0.803 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.556 ns               ;
; -0.801 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.554 ns               ;
; -0.800 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.553 ns               ;
; -0.800 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.553 ns               ;
; -0.798 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.551 ns               ;
; -0.798 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.551 ns               ;
; -0.781 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.534 ns               ;
; -0.781 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.534 ns               ;
; -0.781 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.534 ns               ;
; -0.780 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.533 ns               ;
; -0.780 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.533 ns               ;
; -0.778 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.531 ns               ;
; -0.778 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.531 ns               ;
; -0.776 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.529 ns               ;
; -0.776 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.529 ns               ;
; -0.775 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.528 ns               ;
; -0.773 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.526 ns               ;
; -0.773 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.761 ns                 ; 38.534 ns               ;
; -0.773 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.526 ns               ;
; -0.772 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.525 ns               ;
; -0.772 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.525 ns               ;
; -0.770 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.523 ns               ;
; -0.770 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.523 ns               ;
; -0.769 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.522 ns               ;
; -0.745 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.498 ns               ;
; -0.742 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.761 ns                 ; 38.503 ns               ;
; -0.741 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.494 ns               ;
; -0.708 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.461 ns               ;
; -0.708 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.461 ns               ;
; -0.708 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.461 ns               ;
; -0.707 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.460 ns               ;
; -0.707 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.460 ns               ;
; -0.705 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.458 ns               ;
; -0.705 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.458 ns               ;
; -0.703 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.456 ns               ;
; -0.703 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.456 ns               ;
; -0.702 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.455 ns               ;
; -0.700 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.453 ns               ;
; -0.699 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.452 ns               ;
; -0.699 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.452 ns               ;
; -0.697 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.450 ns               ;
; -0.697 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.450 ns               ;
; -0.672 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.425 ns               ;
; -0.668 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.421 ns               ;
; -0.659 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.412 ns               ;
; -0.646 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.399 ns               ;
; -0.646 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.399 ns               ;
; -0.646 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.399 ns               ;
; -0.641 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.939 ns                 ; 38.580 ns               ;
; -0.640 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.393 ns               ;
; -0.631 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.384 ns               ;
; -0.618 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.371 ns               ;
; -0.618 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.371 ns               ;
; -0.618 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.371 ns               ;
; -0.612 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.365 ns               ;
; -0.598 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.351 ns               ;
; -0.598 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.351 ns               ;
; -0.598 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.351 ns               ;
; -0.597 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.350 ns               ;
; -0.597 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.350 ns               ;
; -0.595 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.754 ns                 ; 38.349 ns               ;
; -0.595 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.348 ns               ;
; -0.595 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.348 ns               ;
; -0.593 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.346 ns               ;
; -0.593 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.346 ns               ;
; -0.592 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.345 ns               ;
; -0.590 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.343 ns               ;
; -0.589 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.342 ns               ;
; -0.589 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.342 ns               ;
; -0.587 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.340 ns               ;
; -0.587 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.340 ns               ;
; -0.567 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.754 ns                 ; 38.321 ns               ;
; -0.567 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.320 ns               ;
; -0.567 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.320 ns               ;
; -0.567 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.320 ns               ;
; -0.566 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.319 ns               ;
; -0.566 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.319 ns               ;
; -0.564 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.317 ns               ;
; -0.564 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.761 ns                 ; 38.325 ns               ;
; -0.564 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.317 ns               ;
; -0.562 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.315 ns               ;
; -0.562 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.315 ns               ;
; -0.562 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.315 ns               ;
; -0.561 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.314 ns               ;
; -0.559 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.312 ns               ;
; -0.558 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.311 ns               ;
; -0.558 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.311 ns               ;
; -0.558 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.311 ns               ;
; -0.558 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.311 ns               ;
; -0.556 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.309 ns               ;
; -0.556 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.309 ns               ;
; -0.545 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.298 ns               ;
; -0.545 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.298 ns               ;
; -0.545 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.298 ns               ;
; -0.539 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.292 ns               ;
; -0.531 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.284 ns               ;
; -0.527 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.280 ns               ;
; -0.494 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.754 ns                 ; 38.248 ns               ;
; -0.467 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.220 ns               ;
; -0.466 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.931 ns                 ; 38.397 ns               ;
; -0.466 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.931 ns                 ; 38.397 ns               ;
; -0.466 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.931 ns                 ; 38.397 ns               ;
; -0.465 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.931 ns                 ; 38.396 ns               ;
; -0.465 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.931 ns                 ; 38.396 ns               ;
; -0.463 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.931 ns                 ; 38.394 ns               ;
; -0.463 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.931 ns                 ; 38.394 ns               ;
; -0.461 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.931 ns                 ; 38.392 ns               ;
; -0.461 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.931 ns                 ; 38.392 ns               ;
; -0.460 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.931 ns                 ; 38.391 ns               ;
; -0.458 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.931 ns                 ; 38.389 ns               ;
; -0.457 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.931 ns                 ; 38.388 ns               ;
; -0.457 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.931 ns                 ; 38.388 ns               ;
; -0.455 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.931 ns                 ; 38.386 ns               ;
; -0.455 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.931 ns                 ; 38.386 ns               ;
; -0.448 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.201 ns               ;
; -0.439 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.192 ns               ;
; -0.435 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.188 ns               ;
; -0.435 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.188 ns               ;
; -0.435 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.188 ns               ;
; -0.430 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.931 ns                 ; 38.361 ns               ;
; -0.429 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.182 ns               ;
; -0.426 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.931 ns                 ; 38.357 ns               ;
; -0.417 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.170 ns               ;
; -0.404 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.157 ns               ;
; -0.404 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.157 ns               ;
; -0.404 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.157 ns               ;
; -0.398 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.151 ns               ;
; -0.397 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.761 ns                 ; 38.158 ns               ;
; -0.389 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.142 ns               ;
; -0.389 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.142 ns               ;
; -0.389 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.142 ns               ;
; -0.388 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.141 ns               ;
; -0.388 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.141 ns               ;
; -0.386 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.139 ns               ;
; -0.386 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.139 ns               ;
; -0.384 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.754 ns                 ; 38.138 ns               ;
; -0.384 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.137 ns               ;
; -0.384 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.137 ns               ;
; -0.383 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.136 ns               ;
; -0.381 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.134 ns               ;
; -0.380 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.133 ns               ;
; -0.380 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.133 ns               ;
; -0.378 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.131 ns               ;
; -0.378 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.131 ns               ;
; -0.366 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.119 ns               ;
; -0.353 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.106 ns               ;
; -0.353 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.754 ns                 ; 38.107 ns               ;
; -0.349 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.102 ns               ;
; -0.329 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[8] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.761 ns                 ; 38.090 ns               ;
; -0.327 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[9] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.761 ns                 ; 38.088 ns               ;
; -0.316 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.931 ns                 ; 38.247 ns               ;
; -0.303 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.931 ns                 ; 38.234 ns               ;
; -0.303 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.931 ns                 ; 38.234 ns               ;
; -0.303 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.931 ns                 ; 38.234 ns               ;
; -0.297 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.931 ns                 ; 38.228 ns               ;
; -0.256 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 38.009 ns               ;
; -0.252 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.932 ns                 ; 38.184 ns               ;
; -0.239 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.992 ns               ;
; -0.226 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.979 ns               ;
; -0.226 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.979 ns               ;
; -0.226 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.979 ns               ;
; -0.225 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.978 ns               ;
; -0.222 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.975 ns               ;
; -0.222 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.975 ns               ;
; -0.222 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.975 ns               ;
; -0.221 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.974 ns               ;
; -0.221 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.974 ns               ;
; -0.220 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.973 ns               ;
; -0.219 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.972 ns               ;
; -0.219 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.972 ns               ;
; -0.217 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.970 ns               ;
; -0.217 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.970 ns               ;
; -0.216 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.969 ns               ;
; -0.214 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.967 ns               ;
; -0.213 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.966 ns               ;
; -0.213 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.966 ns               ;
; -0.211 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.964 ns               ;
; -0.211 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.964 ns               ;
; -0.186 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.939 ns               ;
; -0.182 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.935 ns               ;
; -0.175 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.754 ns                 ; 37.929 ns               ;
; -0.154 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[8] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.907 ns               ;
; -0.154 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[8] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.907 ns               ;
; -0.154 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[8] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.907 ns               ;
; -0.153 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[8] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.906 ns               ;
; -0.153 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[8] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.906 ns               ;
; -0.152 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[9] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.905 ns               ;
; -0.152 ns                               ; None                                                ; VEL_CONTROL:inst52|IO_DATA_INT[9] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 40.000 ns                   ; 37.753 ns                 ; 37.905 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                   ;                                  ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                      ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 0.476 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[12]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.131 ns                  ; 5.655 ns                ;
; 0.507 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[9]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.131 ns                  ; 5.624 ns                ;
; 0.517 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[5]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.133 ns                  ; 5.616 ns                ;
; 0.520 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[6]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.133 ns                  ; 5.613 ns                ;
; 0.571 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[1]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.135 ns                  ; 5.564 ns                ;
; 0.603 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[11]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.135 ns                  ; 5.532 ns                ;
; 0.651 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[10]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.135 ns                  ; 5.484 ns                ;
; 0.681 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[10]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.131 ns                  ; 5.450 ns                ;
; 0.719 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[4]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.133 ns                  ; 5.414 ns                ;
; 0.738 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[5]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.135 ns                  ; 5.397 ns                ;
; 0.775 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[4]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.135 ns                  ; 5.360 ns                ;
; 0.777 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[0]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.135 ns                  ; 5.358 ns                ;
; 0.786 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[11]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.131 ns                  ; 5.345 ns                ;
; 0.795 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[3]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.134 ns                  ; 5.339 ns                ;
; 0.809 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[9]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.135 ns                  ; 5.326 ns                ;
; 0.825 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[7]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.133 ns                  ; 5.308 ns                ;
; 0.836 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[1]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.133 ns                  ; 5.297 ns                ;
; 0.884 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[2]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.135 ns                  ; 5.251 ns                ;
; 0.925 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[12]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.135 ns                  ; 5.210 ns                ;
; 0.945 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[7]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.135 ns                  ; 5.190 ns                ;
; 1.004 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[8]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.135 ns                  ; 5.131 ns                ;
; 1.010 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[3]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.133 ns                  ; 5.123 ns                ;
; 1.016 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[2]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.134 ns                  ; 5.118 ns                ;
; 1.052 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[6]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.135 ns                  ; 5.083 ns                ;
; 1.104 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[0]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.133 ns                  ; 5.029 ns                ;
; 1.195 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[8]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.133 ns                  ; 4.938 ns                ;
; 1.356 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.136 ns                  ; 4.780 ns                ;
; 1.380 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.127 ns                  ; 4.747 ns                ;
; 1.440 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.135 ns                  ; 4.695 ns                ;
; 1.785 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.131 ns                  ; 4.346 ns                ;
; 1.836 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.136 ns                  ; 4.300 ns                ;
; 1.841 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.135 ns                  ; 4.294 ns                ;
; 1.879 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.131 ns                  ; 4.252 ns                ;
; 1.922 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.135 ns                  ; 4.213 ns                ;
; 1.953 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.133 ns                  ; 4.180 ns                ;
; 1.958 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.136 ns                  ; 4.178 ns                ;
; 1.978 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.135 ns                  ; 4.157 ns                ;
; 2.024 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.133 ns                  ; 4.109 ns                ;
; 2.030 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.136 ns                  ; 4.106 ns                ;
; 2.147 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.135 ns                  ; 3.988 ns                ;
; 2.195 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.136 ns                  ; 3.941 ns                ;
; 2.213 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.136 ns                  ; 3.923 ns                ;
; 2.265 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.135 ns                  ; 3.870 ns                ;
; 2.360 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.136 ns                  ; 3.776 ns                ;
; 2.386 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.135 ns                  ; 3.749 ns                ;
; 2.422 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.135 ns                  ; 3.713 ns                ;
; 2.499 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.136 ns                  ; 3.637 ns                ;
; 2.527 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.135 ns                  ; 3.608 ns                ;
; 2.569 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.135 ns                  ; 3.566 ns                ;
; 2.987 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.135 ns                  ; 3.148 ns                ;
; 3.217 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.136 ns                  ; 2.919 ns                ;
; 3.363 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.135 ns                  ; 2.772 ns                ;
; 6.371 ns                                ; 275.56 MHz ( period = 3.629 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 3.414 ns                ;
; 6.720 ns                                ; 304.88 MHz ( period = 3.280 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 3.065 ns                ;
; 6.872 ns                                ; 319.69 MHz ( period = 3.128 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.913 ns                ;
; 6.887 ns                                ; 321.23 MHz ( period = 3.113 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.899 ns                ;
; 6.918 ns                                ; 324.46 MHz ( period = 3.082 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.868 ns                ;
; 6.957 ns                                ; 328.62 MHz ( period = 3.043 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.829 ns                ;
; 7.007 ns                                ; 334.11 MHz ( period = 2.993 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.778 ns                ;
; 7.072 ns                                ; 341.53 MHz ( period = 2.928 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.714 ns                ;
; 7.078 ns                                ; 342.23 MHz ( period = 2.922 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.707 ns                ;
; 7.156 ns                                ; 351.62 MHz ( period = 2.844 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.629 ns                ;
; 7.191 ns                                ; 356.00 MHz ( period = 2.809 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.594 ns                ;
; 7.192 ns                                ; 356.13 MHz ( period = 2.808 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.594 ns                ;
; 7.247 ns                                ; 363.24 MHz ( period = 2.753 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.539 ns                ;
; 7.254 ns                                ; 364.17 MHz ( period = 2.746 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.531 ns                ;
; 7.291 ns                                ; 369.14 MHz ( period = 2.709 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.495 ns                ;
; 7.310 ns                                ; 371.75 MHz ( period = 2.690 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.475 ns                ;
; 7.387 ns                                ; 382.70 MHz ( period = 2.613 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.398 ns                ;
; 7.389 ns                                ; 383.00 MHz ( period = 2.611 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.397 ns                ;
; 7.392 ns                                ; 383.44 MHz ( period = 2.608 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.394 ns                ;
; 7.463 ns                                ; 394.17 MHz ( period = 2.537 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.323 ns                ;
; 7.588 ns                                ; 414.59 MHz ( period = 2.412 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.198 ns                ;
; 7.684 ns                                ; 431.78 MHz ( period = 2.316 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 2.101 ns                ;
; 7.733 ns                                ; 441.11 MHz ( period = 2.267 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.053 ns                ;
; 7.772 ns                                ; 448.83 MHz ( period = 2.228 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.014 ns                ;
; 7.804 ns                                ; 455.37 MHz ( period = 2.196 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.982 ns                ;
; 7.808 ns                                ; 456.20 MHz ( period = 2.192 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.978 ns                ;
; 7.843 ns                                ; 463.61 MHz ( period = 2.157 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.943 ns                ;
; 7.849 ns                                ; 464.90 MHz ( period = 2.151 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.937 ns                ;
; 7.851 ns                                ; 465.33 MHz ( period = 2.149 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.935 ns                ;
; 7.874 ns                                ; 470.37 MHz ( period = 2.126 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.912 ns                ;
; 7.875 ns                                ; 470.59 MHz ( period = 2.125 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.911 ns                ;
; 7.879 ns                                ; 471.48 MHz ( period = 2.121 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.907 ns                ;
; 7.913 ns                                ; 479.16 MHz ( period = 2.087 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.873 ns                ;
; 7.914 ns                                ; 479.39 MHz ( period = 2.086 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.872 ns                ;
; 7.922 ns                                ; 481.23 MHz ( period = 2.078 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.864 ns                ;
; 7.945 ns                                ; 486.62 MHz ( period = 2.055 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.841 ns                ;
; 7.945 ns                                ; 486.62 MHz ( period = 2.055 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.841 ns                ;
; 7.946 ns                                ; 486.85 MHz ( period = 2.054 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.840 ns                ;
; 7.949 ns                                ; 487.57 MHz ( period = 2.051 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.837 ns                ;
; 7.950 ns                                ; 487.80 MHz ( period = 2.050 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.836 ns                ;
; 7.984 ns                                ; 496.03 MHz ( period = 2.016 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.802 ns                ;
; 7.985 ns                                ; 496.28 MHz ( period = 2.015 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.801 ns                ;
; 7.990 ns                                ; 497.51 MHz ( period = 2.010 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.785 ns                  ; 1.795 ns                ;
; 7.993 ns                                ; 498.26 MHz ( period = 2.007 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.793 ns                ;
; 8.016 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.770 ns                ;
; 8.016 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.770 ns                ;
; 8.017 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.769 ns                ;
; 8.020 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.766 ns                ;
; 8.021 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.765 ns                ;
; 8.024 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.762 ns                ;
; 8.055 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.731 ns                ;
; 8.056 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.730 ns                ;
; 8.063 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.723 ns                ;
; 8.064 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.722 ns                ;
; 8.087 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.699 ns                ;
; 8.087 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.699 ns                ;
; 8.088 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.698 ns                ;
; 8.091 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.695 ns                ;
; 8.092 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.694 ns                ;
; 8.095 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.691 ns                ;
; 8.126 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.660 ns                ;
; 8.126 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.660 ns                ;
; 8.127 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.659 ns                ;
; 8.134 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.652 ns                ;
; 8.135 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.651 ns                ;
; 8.158 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.628 ns                ;
; 8.158 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.628 ns                ;
; 8.159 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.627 ns                ;
; 8.162 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.624 ns                ;
; 8.163 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.623 ns                ;
; 8.166 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.620 ns                ;
; 8.191 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.595 ns                ;
; 8.197 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.589 ns                ;
; 8.197 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.589 ns                ;
; 8.205 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.581 ns                ;
; 8.206 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.580 ns                ;
; 8.229 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.557 ns                ;
; 8.229 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.557 ns                ;
; 8.233 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.553 ns                ;
; 8.237 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.549 ns                ;
; 8.255 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.531 ns                ;
; 8.262 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.524 ns                ;
; 8.268 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.518 ns                ;
; 8.268 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.518 ns                ;
; 8.276 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.510 ns                ;
; 8.277 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.509 ns                ;
; 8.286 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.500 ns                ;
; 8.300 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.486 ns                ;
; 8.300 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.486 ns                ;
; 8.302 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.484 ns                ;
; 8.304 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.482 ns                ;
; 8.308 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.478 ns                ;
; 8.318 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.468 ns                ;
; 8.322 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.464 ns                ;
; 8.326 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.460 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.339 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.447 ns                ;
; 8.347 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.439 ns                ;
; 8.357 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.429 ns                ;
; 8.368 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.418 ns                ;
; 8.371 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.415 ns                ;
; 8.373 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.413 ns                ;
; 8.379 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.407 ns                ;
; 8.389 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.397 ns                ;
; 8.393 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.393 ns                ;
; 8.393 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.393 ns                ;
; 8.397 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.389 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.410 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.376 ns                ;
; 8.418 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.368 ns                ;
; 8.427 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.359 ns                ;
; 8.428 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.358 ns                ;
; 8.436 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.350 ns                ;
; 8.439 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.347 ns                ;
; 8.443 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.343 ns                ;
; 8.444 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.342 ns                ;
; 8.459 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.327 ns                ;
; 8.460 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.326 ns                ;
; 8.463 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.323 ns                ;
; 8.464 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.322 ns                ;
; 8.464 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.322 ns                ;
; 8.468 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.318 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.481 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.305 ns                ;
; 8.489 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.297 ns                ;
; 8.498 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.288 ns                ;
; 8.499 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.287 ns                ;
; 8.507 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.279 ns                ;
; 8.507 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.279 ns                ;
; 8.510 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.276 ns                ;
; 8.514 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.272 ns                ;
; 8.515 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.271 ns                ;
; 8.530 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.256 ns                ;
; 8.530 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.256 ns                ;
; 8.531 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.255 ns                ;
; 8.534 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.252 ns                ;
; 8.535 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.251 ns                ;
; 8.535 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.251 ns                ;
; 8.535 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.251 ns                ;
; 8.538 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.248 ns                ;
; 8.539 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.247 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                           ;                                                                           ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AUD_DACLR'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                              ; To                                                                                                                                  ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.985 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg4 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.972 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg8 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.961 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.959 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.948 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.945 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.725 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg7 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.686 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.768 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.697 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.697 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.626 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.626 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg2 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.481 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg8 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.457 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg3 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.449 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg4 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.446 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg6 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.444 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a0~porta_address_reg5 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.427 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.343 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.312 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.027 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.026 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8] ; DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.817 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                ; To                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.677 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.554 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.440 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.429 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.363 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.307 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.188 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.185 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.097 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.045 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.020 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.864 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.846 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.845 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.844 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.841 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.815 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.810 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.809 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.713 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.666 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.664 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.659 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.536 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                       ; To                                                                                                                                                         ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[1] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[1] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a0                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.523 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.527 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.531 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.533 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.536 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a1                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.539 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.541 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[2] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[2] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.542 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.543 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.543 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.544 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.544 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.544 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.545 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.546 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.549 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.551 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.551 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.555 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.570 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.586 ns                 ;
; 0.573 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.589 ns                 ;
; 0.575 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.591 ns                 ;
; 0.639 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg0     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 0.681 ns                 ;
; 0.640 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg7     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 0.682 ns                 ;
; 0.640 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg1     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 0.682 ns                 ;
; 0.641 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg6     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 0.683 ns                 ;
; 0.641 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg3     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 0.683 ns                 ;
; 0.645 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg2     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 0.687 ns                 ;
; 0.647 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a1                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.663 ns                 ;
; 0.651 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg5     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 0.693 ns                 ;
; 0.651 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg4     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.042 ns                   ; 0.693 ns                 ;
; 0.657 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg0      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.067 ns                   ; 0.724 ns                 ;
; 0.661 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe17a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[4]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.661 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.664 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.666 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg2      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.067 ns                   ; 0.733 ns                 ;
; 0.666 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[3] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[3] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.667 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a1                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.669 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.670 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.671 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[0] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[0] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.685 ns                 ;
; 0.677 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.693 ns                 ;
; 0.678 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.694 ns                 ;
; 0.709 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg1      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.067 ns                   ; 0.776 ns                 ;
; 0.721 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.736 ns                 ;
; 0.787 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.803 ns                 ;
; 0.796 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.799 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.800 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.802 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.805 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.808 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.812 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.812 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe17a[3]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[3]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.827 ns                 ;
; 0.813 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.835 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.837 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.838 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.841 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.843 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.843 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.844 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.847 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.849 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.851 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.853 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.857 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.858 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.874 ns                 ;
; 0.860 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.876 ns                 ;
; 0.861 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.864 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.880 ns                 ;
; 0.864 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.880 ns                 ;
; 0.892 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[2]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.908 ns                 ;
; 0.921 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.937 ns                 ;
; 0.932 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[6]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[6]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.948 ns                 ;
; 0.936 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.952 ns                 ;
; 0.945 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.961 ns                 ;
; 0.945 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.961 ns                 ;
; 0.946 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg4    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 0.993 ns                 ;
; 0.960 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.976 ns                 ;
; 0.973 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 0.993 ns                 ;
; 0.975 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                       ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.989 ns                 ;
; 0.982 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.998 ns                 ;
; 0.985 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[3]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.996 ns                 ;
; 0.986 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.001 ns                 ;
; 0.998 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[2]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 1.009 ns                 ;
; 1.002 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.010 ns                 ;
; 1.006 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[0]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 1.017 ns                 ;
; 1.007 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 1.031 ns                 ;
; 1.017 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[1]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 1.028 ns                 ;
; 1.051 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.066 ns                 ;
; 1.052 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.068 ns                 ;
; 1.074 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.090 ns                 ;
; 1.075 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.091 ns                 ;
; 1.075 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.067 ns                   ; 1.142 ns                 ;
; 1.077 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.084 ns                 ;
; 1.088 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.104 ns                 ;
; 1.093 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.109 ns                 ;
; 1.097 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.113 ns                 ;
; 1.124 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.142 ns                 ;
; 1.126 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.144 ns                 ;
; 1.126 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.144 ns                 ;
; 1.126 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.144 ns                 ;
; 1.127 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.145 ns                 ;
; 1.127 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.145 ns                 ;
; 1.128 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[6]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.140 ns                 ;
; 1.139 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[4] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.007 ns                   ; 1.146 ns                 ;
; 1.175 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe17a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_fcb:rs_dgwp|dffpipe_dd9:dffpipe16|dffe18a[1]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.007 ns                  ; 1.168 ns                 ;
; 1.193 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[3]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.198 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[2]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.214 ns                 ;
; 1.199 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 1.223 ns                 ;
; 1.206 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.222 ns                 ;
; 1.207 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[4]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 1.218 ns                 ;
; 1.209 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[4]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.224 ns                 ;
; 1.211 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_c86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.227 ns                 ;
; 1.213 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.229 ns                 ;
; 1.221 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg1    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 1.268 ns                 ;
; 1.222 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.238 ns                 ;
; 1.222 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.238 ns                 ;
; 1.222 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg0    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 1.269 ns                 ;
; 1.224 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.232 ns                 ;
; 1.225 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.229 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.245 ns                 ;
; 1.229 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.245 ns                 ;
; 1.230 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.026 ns                   ; 1.256 ns                 ;
; 1.234 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.250 ns                 ;
; 1.234 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg3    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 1.281 ns                 ;
; 1.236 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[2]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.244 ns                 ;
; 1.238 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.246 ns                 ;
; 1.238 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg2    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.047 ns                   ; 1.285 ns                 ;
; 1.240 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_4fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[5]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.248 ns                 ;
; 1.243 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.259 ns                 ;
; 1.244 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.262 ns                 ;
; 1.244 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.260 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                        ;                                                                                                                                                            ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                    ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -3.044 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.057 ns                   ; 1.013 ns                 ;
; -2.810 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.057 ns                   ; 1.247 ns                 ;
; -2.799 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.057 ns                   ; 1.258 ns                 ;
; -2.777 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.057 ns                   ; 1.280 ns                 ;
; -2.722 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[13]                                                                                                       ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.319 ns                   ; 1.597 ns                 ;
; -2.705 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.653 ns                   ; 1.948 ns                 ;
; -2.643 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.653 ns                   ; 2.010 ns                 ;
; -2.589 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[10]                                                                                                       ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.291 ns                   ; 1.702 ns                 ;
; -2.583 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.057 ns                   ; 1.474 ns                 ;
; -2.555 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.059 ns                   ; 1.504 ns                 ;
; -2.545 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[12]                                                                                                       ; LEDS:inst58|BLED[12]                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.315 ns                   ; 1.770 ns                 ;
; -2.542 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.059 ns                   ; 1.517 ns                 ;
; -2.535 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.059 ns                   ; 1.524 ns                 ;
; -2.532 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[5]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.059 ns                   ; 1.527 ns                 ;
; -2.483 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[11]                                                                                                       ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.398 ns                   ; 1.915 ns                 ;
; -2.427 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.057 ns                   ; 1.630 ns                 ;
; -2.416 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.057 ns                   ; 1.641 ns                 ;
; -2.394 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.057 ns                   ; 1.663 ns                 ;
; -2.356 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.057 ns                   ; 1.701 ns                 ;
; -2.345 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.057 ns                   ; 1.712 ns                 ;
; -2.323 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.057 ns                   ; 1.734 ns                 ;
; -2.285 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.057 ns                   ; 1.772 ns                 ;
; -2.281 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.067 ns                   ; 1.786 ns                 ;
; -2.274 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.057 ns                   ; 1.783 ns                 ;
; -2.242 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.067 ns                   ; 1.825 ns                 ;
; -2.203 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.057 ns                   ; 1.854 ns                 ;
; -2.200 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.057 ns                   ; 1.857 ns                 ;
; -2.189 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[14]                                                                                                       ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.298 ns                   ; 2.109 ns                 ;
; -2.167 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.059 ns                   ; 1.892 ns                 ;
; -2.154 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.059 ns                   ; 1.905 ns                 ;
; -2.149 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.059 ns                   ; 1.910 ns                 ;
; -2.140 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[10]                                                                                                       ; LEDS:inst58|BLED[10]                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.315 ns                   ; 2.175 ns                 ;
; -2.083 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.059 ns                   ; 1.976 ns                 ;
; -2.078 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.059 ns                   ; 1.981 ns                 ;
; -2.016 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.057 ns                   ; 2.041 ns                 ;
; -2.012 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.059 ns                   ; 2.047 ns                 ;
; -1.964 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[12]                                                                                                       ; SONAR:inst54|ALARM_DIST[12]                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.008 ns                   ; 2.044 ns                 ;
; -1.931 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[8]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[8]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.943 ns                   ; 2.012 ns                 ;
; -1.929 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[8]                                                                                                        ; LEDS:inst58|BLED[8]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.315 ns                   ; 2.386 ns                 ;
; -1.929 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[9]                                                                                                        ; LEDS:inst58|BLED[9]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.315 ns                   ; 2.386 ns                 ;
; -1.928 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.067 ns                   ; 2.139 ns                 ;
; -1.920 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[9]                                                                                                        ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.291 ns                   ; 2.371 ns                 ;
; -1.907 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[10]                                                                                                       ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[10]                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.895 ns                   ; 1.988 ns                 ;
; -1.898 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[12]                                                                                                       ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.398 ns                   ; 2.500 ns                 ;
; -1.894 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.067 ns                   ; 2.173 ns                 ;
; -1.893 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                                                                                                        ; LEDS:inst58|BLED[3]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.315 ns                   ; 2.422 ns                 ;
; -1.866 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.067 ns                   ; 2.201 ns                 ;
; -1.864 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[13]                                                                                                       ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.264 ns                   ; 2.400 ns                 ;
; -1.860 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[13]                                                                                                       ; LEDS:inst58|BLED[13]                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.315 ns                   ; 2.455 ns                 ;
; -1.856 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.067 ns                   ; 2.211 ns                 ;
; -1.854 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[10]                                                                                                       ; SLCD:inst55|data_in[10]                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.230 ns                   ; 2.376 ns                 ;
; -1.847 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[11]                                                                                                       ; LEDS:inst58|BLED[11]                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.315 ns                   ; 2.468 ns                 ;
; -1.828 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[14]                                                                                                       ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.398 ns                   ; 2.570 ns                 ;
; -1.823 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.067 ns                   ; 2.244 ns                 ;
; -1.817 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[10]                                                                                                       ; SONAR:inst54|ALARM_DIST[10]                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.008 ns                   ; 2.191 ns                 ;
; -1.811 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[11]                                                                                                       ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.291 ns                   ; 2.480 ns                 ;
; -1.810 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[12]                                                                                                       ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.264 ns                   ; 2.454 ns                 ;
; -1.785 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.067 ns                   ; 2.282 ns                 ;
; -1.759 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[13]                                                                                                       ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|cmd_in[5]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.225 ns                   ; 2.466 ns                 ;
; -1.755 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[8]                                                                                                        ; LEDS:inst59|BLED[8]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 2.544 ns                 ;
; -1.752 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.067 ns                   ; 2.315 ns                 ;
; -1.748 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[12]                                                                                                       ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|cmd_in[4]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.225 ns                   ; 2.477 ns                 ;
; -1.726 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.318 ns                   ; 2.592 ns                 ;
; -1.718 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.125 ns                   ; 0.407 ns                 ;
; -1.718 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.125 ns                   ; 0.407 ns                 ;
; -1.718 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.125 ns                   ; 0.407 ns                 ;
; -1.718 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.125 ns                   ; 0.407 ns                 ;
; -1.718 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                                                                                                     ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.125 ns                   ; 0.407 ns                 ;
; -1.714 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.067 ns                   ; 2.353 ns                 ;
; -1.681 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.067 ns                   ; 2.386 ns                 ;
; -1.658 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[8]                                                                                                        ; SONAR:inst54|ALARM_DIST[8]                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.008 ns                   ; 2.350 ns                 ;
; -1.643 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.067 ns                   ; 2.424 ns                 ;
; -1.641 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[9]                                                                                                        ; LEDS:inst59|BLED[9]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 2.658 ns                 ;
; -1.633 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.057 ns                   ; 2.424 ns                 ;
; -1.611 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[9]                                                                                                        ; SONAR:inst54|ALARM_DIST[9]                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.008 ns                   ; 2.397 ns                 ;
; -1.610 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.067 ns                   ; 2.457 ns                 ;
; -1.607 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[11]                                                                                                       ; SLCD:inst55|data_in[11]                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.230 ns                   ; 2.623 ns                 ;
; -1.601 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[10]                                                                                                       ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.398 ns                   ; 2.797 ns                 ;
; -1.599 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[14]                                                                                                       ; LEDS:inst58|BLED[14]                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.315 ns                   ; 2.716 ns                 ;
; -1.578 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.318 ns                   ; 2.740 ns                 ;
; -1.573 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[14]                                                                                                       ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[14]                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.895 ns                   ; 2.322 ns                 ;
; -1.571 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.125 ns                   ; 0.554 ns                 ;
; -1.570 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.125 ns                   ; 0.555 ns                 ;
; -1.570 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.125 ns                   ; 0.555 ns                 ;
; -1.562 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.057 ns                   ; 2.495 ns                 ;
; -1.561 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                                                                                                        ; SONAR:inst54|ALARM_DIST[3]                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.008 ns                   ; 2.447 ns                 ;
; -1.534 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[8]                                                                                                        ; SLCD:inst55|data_in[8]                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.230 ns                   ; 2.696 ns                 ;
; -1.525 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]                                                                                                       ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.298 ns                   ; 2.773 ns                 ;
; -1.525 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[8]                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.398 ns                   ; 2.873 ns                 ;
; -1.522 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                                                                                                        ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.264 ns                   ; 2.742 ns                 ;
; -1.491 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.057 ns                   ; 2.566 ns                 ;
; -1.483 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[13]                                                                                                       ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[13]                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.943 ns                   ; 2.460 ns                 ;
; -1.458 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[13]                                                                                                       ; SLCD:inst55|data_in[13]                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.230 ns                   ; 2.772 ns                 ;
; -1.447 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[2]                                                                                                        ; LEDS:inst59|BLED[2]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 2.852 ns                 ;
; -1.446 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[8]                                                                                                        ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.264 ns                   ; 2.818 ns                 ;
; -1.431 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[9]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|cmd_in[1]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.225 ns                   ; 2.794 ns                 ;
; -1.420 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.057 ns                   ; 2.637 ns                 ;
; -1.408 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                                                                                                        ; LEDS:inst59|BLED[3]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 2.891 ns                 ;
; -1.392 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[11]                                                                                                       ; SONAR:inst54|ALARM_DIST[11]                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.008 ns                   ; 2.616 ns                 ;
; -1.374 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[9]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[9]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.895 ns                   ; 2.521 ns                 ;
; -1.370 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[13]                                                                                                       ; SONAR:inst54|ALARM_DIST[13]                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.008 ns                   ; 2.638 ns                 ;
; -1.368 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[2]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[2]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.218 ns                   ; 2.850 ns                 ;
; -1.361 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[14]                                                                                                       ; SLCD:inst55|data_in[14]                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.230 ns                   ; 2.869 ns                 ;
; -1.349 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                            ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.057 ns                   ; 2.708 ns                 ;
; -1.340 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[9]                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.398 ns                   ; 3.058 ns                 ;
; -1.319 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[3]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.218 ns                   ; 2.899 ns                 ;
; -1.308 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.125 ns                   ; 0.817 ns                 ;
; -1.271 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.125 ns                   ; 0.854 ns                 ;
; -1.270 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.125 ns                   ; 0.855 ns                 ;
; -1.269 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[8]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|cmd_in[0]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.225 ns                   ; 2.956 ns                 ;
; -1.263 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[4]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[4]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.943 ns                   ; 2.680 ns                 ;
; -1.213 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[11]                                                                                                       ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[11]                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.895 ns                   ; 2.682 ns                 ;
; -1.202 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[4]                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.318 ns                   ; 3.116 ns                 ;
; -1.192 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[3]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.125 ns                   ; 0.933 ns                 ;
; -1.165 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                               ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.971 ns                   ; 3.806 ns                 ;
; -1.158 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                        ; SONAR:inst54|ALARM_DIST[1]                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.008 ns                   ; 2.850 ns                 ;
; -1.155 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]                                                                                                       ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.398 ns                   ; 3.243 ns                 ;
; -1.151 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[14]                                                                                                       ; SONAR:inst54|ALARM_DIST[14]                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.008 ns                   ; 2.857 ns                 ;
; -1.145 ns                               ; DIG_IN:inst5|B_DI[11]                                                                                                                                   ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.734 ns                   ; 3.589 ns                 ;
; -1.128 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[12]                                                                                                       ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[12]                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.895 ns                   ; 2.767 ns                 ;
; -1.125 ns                               ; DIG_IN:inst5|B_DI[2]                                                                                                                                    ; LEDS:inst59|BLED[2]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.635 ns                   ; 3.510 ns                 ;
; -1.115 ns                               ; DIG_IN:inst5|B_DI[13]                                                                                                                                   ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.548 ns                   ; 3.433 ns                 ;
; -1.088 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                        ; LEDS:inst59|BLED[1]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 3.211 ns                 ;
; -1.087 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]                                                                               ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.779 ns                   ; 3.692 ns                 ;
; -1.061 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                                                                                                        ; SLCD:inst55|data_in[3]                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.230 ns                   ; 3.169 ns                 ;
; -1.053 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[4]                                                                                                        ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.264 ns                   ; 3.211 ns                 ;
; -1.051 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[1]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.125 ns                   ; 1.074 ns                 ;
; -1.046 ns                               ; DIG_IN:inst5|B_DI[2]                                                                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[2]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.554 ns                   ; 3.508 ns                 ;
; -1.029 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                               ; LEDS:inst58|BLED[0]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.968 ns                   ; 3.939 ns                 ;
; -1.022 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[3]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.895 ns                   ; 2.873 ns                 ;
; -0.996 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[2]                                                                                                        ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.264 ns                   ; 3.268 ns                 ;
; -0.979 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[4]                                                                                                        ; LEDS:inst58|BLED[4]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.315 ns                   ; 3.336 ns                 ;
; -0.977 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[4]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[4]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.218 ns                   ; 3.241 ns                 ;
; -0.956 ns                               ; DIG_IN:inst5|B_DI[9]                                                                                                                                    ; LEDS:inst58|BLED[9]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.651 ns                   ; 3.695 ns                 ;
; -0.953 ns                               ; DIG_IN:inst5|B_DI[10]                                                                                                                                   ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.627 ns                   ; 3.674 ns                 ;
; -0.947 ns                               ; DIG_IN:inst5|B_DI[9]                                                                                                                                    ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.627 ns                   ; 3.680 ns                 ;
; -0.946 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[0]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.596 ns                   ; 3.650 ns                 ;
; -0.917 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[4]                                                                                                        ; LEDS:inst59|BLED[4]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 3.382 ns                 ;
; -0.910 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[2]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.125 ns                   ; 1.215 ns                 ;
; -0.904 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[12]                                                                                                       ; SLCD:inst55|data_in[12]                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.230 ns                   ; 3.326 ns                 ;
; -0.887 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[4]                                                                                                        ; SONAR:inst54|ALARM_DIST[4]                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.008 ns                   ; 3.121 ns                 ;
; -0.880 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                        ; LEDS:inst58|BLED[1]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.315 ns                   ; 3.435 ns                 ;
; -0.871 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.318 ns                   ; 3.447 ns                 ;
; -0.871 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[2]                                                                                                        ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.318 ns                   ; 3.447 ns                 ;
; -0.870 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                               ; LEDS:inst59|BLED[2]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.952 ns                   ; 4.082 ns                 ;
; -0.866 ns                               ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_count[0]                                                                                                  ; UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.125 ns                   ; 1.259 ns                 ;
; -0.842 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[4]                                                                                                        ; SLCD:inst55|data_in[4]                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.230 ns                   ; 3.388 ns                 ;
; -0.822 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.772 ns                 ;
; -0.822 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.772 ns                 ;
; -0.822 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.772 ns                 ;
; -0.822 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.772 ns                 ;
; -0.822 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.772 ns                 ;
; -0.822 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.772 ns                 ;
; -0.821 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[9]                                                                                                        ; SLCD:inst55|data_in[9]                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.230 ns                   ; 3.409 ns                 ;
; -0.814 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.780 ns                 ;
; -0.814 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.780 ns                 ;
; -0.814 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.780 ns                 ;
; -0.814 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.780 ns                 ;
; -0.814 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.780 ns                 ;
; -0.814 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.780 ns                 ;
; -0.812 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.782 ns                 ;
; -0.812 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.782 ns                 ;
; -0.812 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.782 ns                 ;
; -0.812 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.782 ns                 ;
; -0.812 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.782 ns                 ;
; -0.812 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.782 ns                 ;
; -0.805 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.789 ns                 ;
; -0.805 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.789 ns                 ;
; -0.805 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.789 ns                 ;
; -0.805 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.789 ns                 ;
; -0.805 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.789 ns                 ;
; -0.805 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.789 ns                 ;
; -0.803 ns                               ; DIG_IN:inst6|B_DI[13]                                                                                                                                   ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.637 ns                   ; 3.834 ns                 ;
; -0.803 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.791 ns                 ;
; -0.803 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.791 ns                 ;
; -0.803 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.791 ns                 ;
; -0.803 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.791 ns                 ;
; -0.803 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.791 ns                 ;
; -0.803 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.791 ns                 ;
; -0.791 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[2]                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.871 ns                   ; 4.080 ns                 ;
; -0.731 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                               ; LEDS:inst59|BLED[0]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.952 ns                   ; 4.221 ns                 ;
; -0.730 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[1]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.895 ns                   ; 3.165 ns                 ;
; -0.727 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[2]                                                                                                        ; LEDS:inst58|BLED[2]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.315 ns                   ; 3.588 ns                 ;
; -0.717 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]                                                                               ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.879 ns                   ; 4.162 ns                 ;
; -0.708 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                               ; SONAR:inst54|ALARM_DIST[0]                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.661 ns                   ; 3.953 ns                 ;
; -0.707 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[6]                                                                                                        ; LEDS:inst59|BLED[6]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.299 ns                   ; 3.592 ns                 ;
; -0.696 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]                                                                                                       ; SLCD:inst55|data_in[15]                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.230 ns                   ; 3.534 ns                 ;
; -0.686 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[6]                                                                                                        ; LEDS:inst58|BLED[6]                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.315 ns                   ; 3.629 ns                 ;
; -0.677 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                        ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1]                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.264 ns                   ; 3.587 ns                 ;
; -0.674 ns                               ; DIG_IN:inst5|B_DI[2]                                                                                                                                    ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2]                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.600 ns                   ; 3.926 ns                 ;
; -0.668 ns                               ; DIG_IN:inst5|B_DI[9]                                                                                                                                    ; LEDS:inst59|BLED[9]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.635 ns                   ; 3.967 ns                 ;
; -0.651 ns                               ; DIG_IN:inst5|B_DI[6]                                                                                                                                    ; LEDS:inst59|BLED[6]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.635 ns                   ; 3.984 ns                 ;
; -0.638 ns                               ; DIG_IN:inst5|B_DI[9]                                                                                                                                    ; SONAR:inst54|ALARM_DIST[9]                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.344 ns                   ; 3.706 ns                 ;
; -0.630 ns                               ; DIG_IN:inst5|B_DI[6]                                                                                                                                    ; LEDS:inst58|BLED[6]                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.651 ns                   ; 4.021 ns                 ;
; -0.620 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[1]                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.218 ns                   ; 3.598 ns                 ;
; -0.615 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg5 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.979 ns                 ;
; -0.615 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.979 ns                 ;
; -0.615 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.979 ns                 ;
; -0.615 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.979 ns                 ;
; -0.615 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 4.594 ns                   ; 3.979 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                     ;                                                                           ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                              ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -1.721 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.588 ns                   ; 0.867 ns                 ;
; -1.499 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.576 ns                   ; 1.077 ns                 ;
; -0.313 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.089 ns                   ; 0.776 ns                 ;
; -0.292 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst9                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.965 ns                   ; 0.673 ns                 ;
; -0.273 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst9                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.948 ns                   ; 0.675 ns                 ;
; -0.206 ns                               ; VEL_CONTROL:inst51|IO_DATA_INT[8]                                                                                               ; VEL_CONTROL:inst51|CMD_VEL[10]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.935 ns                   ; 0.729 ns                 ;
; 0.033 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.090 ns                   ; 1.123 ns                 ;
; 0.035 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[5]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.090 ns                   ; 1.125 ns                 ;
; 0.040 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[6]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.090 ns                   ; 1.130 ns                 ;
; 0.054 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[4]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.090 ns                   ; 1.144 ns                 ;
; 0.056 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.090 ns                   ; 1.146 ns                 ;
; 0.058 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.090 ns                   ; 1.148 ns                 ;
; 0.061 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.090 ns                   ; 1.151 ns                 ;
; 0.062 ns                                ; VEL_CONTROL:inst51|IO_DATA_INT[2]                                                                                               ; VEL_CONTROL:inst51|CMD_VEL[4]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.935 ns                   ; 0.997 ns                 ;
; 0.065 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[2]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.090 ns                   ; 1.155 ns                 ;
; 0.071 ns                                ; VEL_CONTROL:inst51|IO_DATA_INT[0]                                                                                               ; VEL_CONTROL:inst51|CMD_VEL[2]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.935 ns                   ; 1.006 ns                 ;
; 0.073 ns                                ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                               ; VEL_CONTROL:inst51|CMD_VEL[3]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.935 ns                   ; 1.008 ns                 ;
; 0.111 ns                                ; VEL_CONTROL:inst51|IO_DATA_INT[3]                                                                                               ; VEL_CONTROL:inst51|CMD_VEL[5]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.935 ns                   ; 1.046 ns                 ;
; 0.115 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.066 ns                   ; 1.181 ns                 ;
; 0.132 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.066 ns                   ; 1.198 ns                 ;
; 0.240 ns                                ; VEL_CONTROL:inst51|I_WARN_INT                                                                                                   ; VEL_CONTROL:inst51|CUM_VEL_ERR[20]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.393 ns                   ; 2.633 ns                 ;
; 0.240 ns                                ; VEL_CONTROL:inst51|I_WARN_INT                                                                                                   ; VEL_CONTROL:inst51|CUM_VEL_ERR[19]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.393 ns                   ; 2.633 ns                 ;
; 0.241 ns                                ; VEL_CONTROL:inst51|I_WARN_INT                                                                                                   ; VEL_CONTROL:inst51|CUM_VEL_ERR[22]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.393 ns                   ; 2.634 ns                 ;
; 0.258 ns                                ; VEL_CONTROL:inst51|I_WARN_INT                                                                                                   ; VEL_CONTROL:inst51|CUM_VEL_ERR[21]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.393 ns                   ; 2.651 ns                 ;
; 0.280 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[5]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.066 ns                   ; 1.346 ns                 ;
; 0.281 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.066 ns                   ; 1.347 ns                 ;
; 0.284 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.066 ns                   ; 1.350 ns                 ;
; 0.301 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.066 ns                   ; 1.367 ns                 ;
; 0.303 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.097 ns                   ; 1.400 ns                 ;
; 0.308 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.066 ns                   ; 1.374 ns                 ;
; 0.311 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[5]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.109 ns                   ; 1.420 ns                 ;
; 0.320 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.109 ns                   ; 1.429 ns                 ;
; 0.362 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.233 ns                   ; 1.595 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[6]                                                                                                            ; SLCD:inst55|LCD_D[6]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[7]                                                                                                            ; SLCD:inst55|LCD_D[7]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|LISTEN                                                                                                             ; SONAR:inst54|LISTEN                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|INIT_INT                                                                                                           ; SONAR:inst54|INIT_INT                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_RS                                                                                                              ; SLCD:inst55|LCD_RS                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_E                                                                                                               ; SLCD:inst55|LCD_E                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                                                                      ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|stretch                                                                                      ; oneshot_i2c:inst18|i2c_master:inst|stretch                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                                                                   ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.command                                                                                ; oneshot_i2c:inst18|i2c_master:inst|state.command                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                                                                    ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.delay                                                                           ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.delay                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|busy                                                                                         ; oneshot_i2c:inst18|i2c_master:inst|busy                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[3]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[3]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[0]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[0]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx2                                                                             ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx2                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|packet_time[0]                                                                         ; UART_INTERFACE:inst1|UART_LIMITER:inst11|packet_time[0]                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_10Khz_int                                                                                              ; ACC_CLK_GEN:inst60|clock_10Khz_int                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|state.RESET                                                                                                         ; SLCD:inst55|state.RESET                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[5]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[5]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[2]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[2]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[3]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[3]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|CMD_VEL[4]                                                                                                   ; VEL_CONTROL:inst51|CMD_VEL[4]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[4]                                                                                                   ; VEL_CONTROL:inst52|CMD_VEL[4]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[3]                                                                                                   ; VEL_CONTROL:inst52|CMD_VEL[3]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[2]                                                                                                   ; VEL_CONTROL:inst52|CMD_VEL[2]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|CMD_VEL[5]                                                                                                   ; VEL_CONTROL:inst52|CMD_VEL[5]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_32hz_int                                                                                               ; ACC_CLK_GEN:inst60|clock_32hz_int                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                                                                   ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; CTIMER:inst21|INT                                                                                                               ; CTIMER:inst21|INT                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx2                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx2                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][4]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][4]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][5]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][5]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][1]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][1]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][0]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][0]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][7]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][7]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][6]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][6]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][3]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][3]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                                                                           ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|PING_DONE                                                                                                          ; SONAR:inst54|PING_DONE                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][2]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][2]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx2                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx2                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.command                                                                              ; I2C_INTERFACE:inst16|i2c_master:inst|state.command                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                                                                                  ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_100hz_int                                                                                              ; ACC_CLK_GEN:inst60|clock_100hz_int                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_10hz_int                                                                                               ; ACC_CLK_GEN:inst60|clock_10hz_int                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_400Khz_int                                                                                             ; ACC_CLK_GEN:inst60|clock_400Khz_int                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|running                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|running                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|busy                                                                                       ; I2C_INTERFACE:inst16|i2c_master:inst|busy                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; TIMER:inst20|COUNT[0]                                                                                                           ; TIMER:inst20|COUNT[0]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SELECTED_SONAR[1]                                                                                                  ; SONAR:inst54|SELECTED_SONAR[1]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SELECTED_SONAR[2]                                                                                                  ; SONAR:inst54|SELECTED_SONAR[2]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SELECTED_SONAR[0]                                                                                                  ; SONAR:inst54|SELECTED_SONAR[0]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_170Khz_int                                                                                             ; ACC_CLK_GEN:inst60|clock_170Khz_int                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.400 ns                                ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                               ; VEL_CONTROL:inst51|CMD_VEL[16]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.649 ns                   ; 1.049 ns                 ;
; 0.400 ns                                ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                               ; VEL_CONTROL:inst51|CMD_VEL[17]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.649 ns                   ; 1.049 ns                 ;
; 0.405 ns                                ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                               ; VEL_CONTROL:inst51|CMD_VEL[11]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.649 ns                   ; 1.054 ns                 ;
; 0.437 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.wr                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.068 ns                   ; 1.505 ns                 ;
; 0.440 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.restart                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.068 ns                   ; 1.508 ns                 ;
; 0.461 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.rd                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.068 ns                   ; 1.529 ns                 ;
; 0.471 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.097 ns                   ; 1.568 ns                 ;
; 0.485 ns                                ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                               ; VEL_CONTROL:inst51|CMD_VEL[6]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.935 ns                   ; 1.420 ns                 ;
; 0.486 ns                                ; VEL_CONTROL:inst51|IO_DATA_INT[7]                                                                                               ; VEL_CONTROL:inst51|CMD_VEL[9]                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.935 ns                   ; 1.421 ns                 ;
; 0.514 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|state.stop                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.089 ns                   ; 1.603 ns                 ;
; 0.516 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1                                                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.493 ns                   ; 1.009 ns                 ;
; 0.517 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst12                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                                                                           ; ACC_CLK_GEN:inst60|clock_12500KHz                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; ACC_CLK_GEN:inst60|clock_100hz_int                                                                                              ; ACC_CLK_GEN:inst60|clock_100Hz                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                                                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst12                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1p                                                                                 ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; ACC_CLK_GEN:inst60|clock_170Khz_int                                                                                             ; ACC_CLK_GEN:inst60|clock_170KHz                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst19                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.527 ns                                ; TIMER:inst20|COUNT[15]                                                                                                          ; TIMER:inst20|COUNT[15]                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.529 ns                                ; SLCD:inst55|state.CURPOS_CLOCK                                                                                                  ; SLCD:inst55|state.SWRITE                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.531 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; CTIMER:inst21|COUNT[15]                                                                                                         ; CTIMER:inst21|COUNT[15]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SONAR:inst54|ECHO_TIME[15]                                                                                                      ; SONAR:inst54|ECHO_TIME[15]                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SONAR:inst54|PING_TIME[15]                                                                                                      ; SONAR:inst54|PING_TIME[15]                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst19                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                                                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst12                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.534 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; ACC_CLK_GEN:inst60|count_32hz[18]                                                                                               ; ACC_CLK_GEN:inst60|count_32hz[18]                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.109 ns                   ; 1.644 ns                 ;
; 0.536 ns                                ; SLCD:inst55|count[9]                                                                                                            ; SLCD:inst55|count[9]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; SLCD:inst55|delay[6]                                                                                                            ; SLCD:inst55|delay[6]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; SONAR:inst54|PING_STARTED                                                                                                       ; SONAR:inst54|PING_DONE                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; ACC_CLK_GEN:inst60|count_170Khz[6]                                                                                              ; ACC_CLK_GEN:inst60|count_170Khz[6]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|packet_time[10]                                                                        ; UART_INTERFACE:inst1|UART_LIMITER:inst11|packet_time[10]                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[10]                                                                                              ; ACC_CLK_GEN:inst60|count_10Khz[10]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.878 ns                   ; 3.418 ns                 ;
; 0.542 ns                                ; oneshot_i2c:inst18|i2c_master:inst|count[1]                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.878 ns                   ; 3.420 ns                 ;
; 0.542 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.878 ns                   ; 3.420 ns                 ;
; 0.543 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.878 ns                   ; 3.421 ns                 ;
; 0.544 ns                                ; oneshot_i2c:inst18|i2c_master:inst|count[1]                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|stretch                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.544 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.878 ns                   ; 3.422 ns                 ;
; 0.544 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.878 ns                   ; 3.422 ns                 ;
; 0.545 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.878 ns                   ; 3.423 ns                 ;
; 0.546 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.878 ns                   ; 3.424 ns                 ;
; 0.549 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.876 ns                   ; 3.425 ns                 ;
; 0.551 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.876 ns                   ; 3.427 ns                 ;
; 0.551 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.876 ns                   ; 3.427 ns                 ;
; 0.553 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.876 ns                   ; 3.429 ns                 ;
; 0.553 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.stop                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.553 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.876 ns                   ; 3.429 ns                 ;
; 0.555 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.876 ns                   ; 3.431 ns                 ;
; 0.555 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.876 ns                   ; 3.431 ns                 ;
; 0.556 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.080 ns                   ; 1.636 ns                 ;
; 0.556 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.876 ns                   ; 3.432 ns                 ;
; 0.558 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|state.start                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.091 ns                   ; 1.649 ns                 ;
; 0.558 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.574 ns                 ;
; 0.558 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.start                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.574 ns                 ;
; 0.562 ns                                ; SONAR:inst54|SELECTED_SONAR[1]                                                                                                  ; SONAR:inst54|SELECTED_SONAR[2]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.578 ns                 ;
; 0.564 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.idle                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx2                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.580 ns                 ;
; 0.567 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.080 ns                   ; 1.647 ns                 ;
; 0.567 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.080 ns                   ; 1.647 ns                 ;
; 0.573 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|busy                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.091 ns                   ; 1.664 ns                 ;
; 0.573 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.080 ns                   ; 1.653 ns                 ;
; 0.574 ns                                ; SLCD:inst55|state.CURPOS                                                                                                        ; SLCD:inst55|state.CURPOS_CLOCK                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.590 ns                 ;
; 0.577 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[3]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[3]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.080 ns                   ; 1.657 ns                 ;
; 0.585 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.233 ns                   ; 1.818 ns                 ;
; 0.591 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                                                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.416 ns                   ; 1.007 ns                 ;
; 0.597 ns                                ; VEL_CONTROL:inst51|SH_REQ                                                                                                       ; VEL_CONTROL:inst51|SH_ACK                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.965 ns                   ; 2.562 ns                 ;
; 0.635 ns                                ; VEL_CONTROL:inst51|I_WARN_INT                                                                                                   ; VEL_CONTROL:inst51|CUM_VEL_ERR[8]                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.393 ns                   ; 3.028 ns                 ;
; 0.638 ns                                ; VEL_CONTROL:inst51|I_WARN_INT                                                                                                   ; VEL_CONTROL:inst51|CUM_VEL_ERR[13]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.393 ns                   ; 3.031 ns                 ;
; 0.638 ns                                ; VEL_CONTROL:inst51|I_WARN_INT                                                                                                   ; VEL_CONTROL:inst51|CUM_VEL_ERR[18]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.393 ns                   ; 3.031 ns                 ;
; 0.648 ns                                ; VEL_CONTROL:inst51|I_WARN_INT                                                                                                   ; VEL_CONTROL:inst51|CUM_VEL_ERR[0]                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.391 ns                   ; 3.039 ns                 ;
; 0.649 ns                                ; VEL_CONTROL:inst51|I_WARN_INT                                                                                                   ; VEL_CONTROL:inst51|CUM_VEL_ERR[3]                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.391 ns                   ; 3.040 ns                 ;
; 0.650 ns                                ; VEL_CONTROL:inst51|I_WARN_INT                                                                                                   ; VEL_CONTROL:inst51|CUM_VEL_ERR[2]                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.391 ns                   ; 3.041 ns                 ;
; 0.651 ns                                ; VEL_CONTROL:inst51|I_WARN_INT                                                                                                   ; VEL_CONTROL:inst51|CUM_VEL_ERR[6]                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.391 ns                   ; 3.042 ns                 ;
; 0.652 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst19                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.668 ns                 ;
; 0.658 ns                                ; ACC_CLK_GEN:inst60|clock_10hz_int                                                                                               ; ACC_CLK_GEN:inst60|clock_10Hz                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.660 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[17]                                                                                                ; VEL_CONTROL:inst51|MOTOR_CMD[17]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                                                                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; VEL_CONTROL:inst52|CMD_VEL[29]                                                                                                  ; VEL_CONTROL:inst52|CMD_VEL[29]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; VEL_CONTROL:inst52|CMD_VEL[11]                                                                                                  ; VEL_CONTROL:inst52|CMD_VEL[11]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                 ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                      ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.527 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.529 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.801 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.809 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.814 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.817 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.818 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.845 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.849 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.850 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.853 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.854 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.854 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 1.184 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.185 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.185 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.189 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.192 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.192 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.200 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.216 ns                 ;
; 1.201 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.217 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.231 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.232 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.235 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.251 ns                 ;
; 1.235 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.251 ns                 ;
; 1.235 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.251 ns                 ;
; 1.236 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.252 ns                 ;
; 1.239 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.255 ns                 ;
; 1.240 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.256 ns                 ;
; 1.240 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.256 ns                 ;
; 1.255 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.256 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.272 ns                 ;
; 1.260 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.263 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.279 ns                 ;
; 1.263 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.279 ns                 ;
; 1.271 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.287 ns                 ;
; 1.272 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.288 ns                 ;
; 1.281 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.289 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.305 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.302 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.318 ns                 ;
; 1.306 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.322 ns                 ;
; 1.306 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.322 ns                 ;
; 1.307 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.323 ns                 ;
; 1.310 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.326 ns                 ;
; 1.311 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.327 ns                 ;
; 1.326 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.342 ns                 ;
; 1.327 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.343 ns                 ;
; 1.331 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.334 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.350 ns                 ;
; 1.342 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.358 ns                 ;
; 1.343 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.359 ns                 ;
; 1.352 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.368 ns                 ;
; 1.360 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.376 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.373 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.389 ns                 ;
; 1.377 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.393 ns                 ;
; 1.377 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.393 ns                 ;
; 1.381 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.397 ns                 ;
; 1.391 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.406 ns                 ;
; 1.391 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.407 ns                 ;
; 1.397 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.413 ns                 ;
; 1.399 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.415 ns                 ;
; 1.402 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.418 ns                 ;
; 1.413 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.429 ns                 ;
; 1.423 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.439 ns                 ;
; 1.431 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.446 ns                 ;
; 1.431 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.447 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.444 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.460 ns                 ;
; 1.448 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.464 ns                 ;
; 1.452 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.468 ns                 ;
; 1.462 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.478 ns                 ;
; 1.466 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.482 ns                 ;
; 1.468 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.484 ns                 ;
; 1.470 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.486 ns                 ;
; 1.470 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.486 ns                 ;
; 1.484 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.500 ns                 ;
; 1.493 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.509 ns                 ;
; 1.494 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.510 ns                 ;
; 1.502 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.518 ns                 ;
; 1.502 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.518 ns                 ;
; 1.508 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.524 ns                 ;
; 1.515 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.531 ns                 ;
; 1.533 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.549 ns                 ;
; 1.537 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.553 ns                 ;
; 1.541 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.557 ns                 ;
; 1.541 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.557 ns                 ;
; 1.564 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.580 ns                 ;
; 1.565 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.581 ns                 ;
; 1.573 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.589 ns                 ;
; 1.573 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.589 ns                 ;
; 1.579 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.595 ns                 ;
; 1.604 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.620 ns                 ;
; 1.607 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.623 ns                 ;
; 1.608 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.624 ns                 ;
; 1.611 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.627 ns                 ;
; 1.612 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.628 ns                 ;
; 1.612 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.628 ns                 ;
; 1.635 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.651 ns                 ;
; 1.636 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.652 ns                 ;
; 1.643 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.659 ns                 ;
; 1.644 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.660 ns                 ;
; 1.644 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.660 ns                 ;
; 1.675 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.691 ns                 ;
; 1.678 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.694 ns                 ;
; 1.679 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.695 ns                 ;
; 1.682 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.698 ns                 ;
; 1.683 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.699 ns                 ;
; 1.683 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.699 ns                 ;
; 1.685 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.701 ns                 ;
; 1.706 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.722 ns                 ;
; 1.707 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.723 ns                 ;
; 1.708 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.724 ns                 ;
; 1.714 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.730 ns                 ;
; 1.715 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.731 ns                 ;
; 1.738 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.753 ns                 ;
; 1.744 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.760 ns                 ;
; 1.746 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.762 ns                 ;
; 1.749 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.765 ns                 ;
; 1.750 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.766 ns                 ;
; 1.753 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.769 ns                 ;
; 1.754 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.770 ns                 ;
; 1.754 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.770 ns                 ;
; 1.757 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.773 ns                 ;
; 1.775 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.791 ns                 ;
; 1.777 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.793 ns                 ;
; 1.785 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.801 ns                 ;
; 1.786 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.802 ns                 ;
; 1.788 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.804 ns                 ;
; 1.794 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.809 ns                 ;
; 1.797 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.813 ns                 ;
; 1.807 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.822 ns                 ;
; 1.820 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.836 ns                 ;
; 1.821 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.837 ns                 ;
; 1.824 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.840 ns                 ;
; 1.825 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.841 ns                 ;
; 1.825 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.841 ns                 ;
; 1.848 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.864 ns                 ;
; 1.856 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.872 ns                 ;
; 1.857 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.873 ns                 ;
; 1.877 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.893 ns                 ;
; 1.879 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.894 ns                 ;
; 1.891 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.907 ns                 ;
; 1.895 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.911 ns                 ;
; 1.896 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.912 ns                 ;
; 1.919 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.935 ns                 ;
; 1.927 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.943 ns                 ;
; 1.962 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.978 ns                 ;
; 1.966 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.982 ns                 ;
; 1.967 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.983 ns                 ;
; 1.998 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.014 ns                 ;
; 2.024 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.040 ns                 ;
; 2.037 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.053 ns                 ;
; 2.126 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.141 ns                 ;
; 2.140 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.156 ns                 ;
; 2.305 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.320 ns                 ;
; 2.321 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.336 ns                 ;
; 2.406 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.421 ns                 ;
; 2.520 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.536 ns                 ;
; 2.532 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.547 ns                 ;
; 2.742 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 2.757 ns                 ;
; 5.907 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.634 ns                  ; 2.273 ns                 ;
; 6.243 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.635 ns                  ; 2.608 ns                 ;
; 6.349 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.635 ns                  ; 2.714 ns                 ;
; 6.354 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.637 ns                  ; 2.717 ns                 ;
; 6.479 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.637 ns                  ; 2.842 ns                 ;
; 6.541 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.635 ns                  ; 2.906 ns                 ;
; 6.568 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.634 ns                  ; 2.934 ns                 ;
; 6.625 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.634 ns                  ; 2.991 ns                 ;
; 6.673 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.635 ns                  ; 3.038 ns                 ;
; 6.683 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.635 ns                  ; 3.048 ns                 ;
; 6.696 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.634 ns                  ; 3.062 ns                 ;
; 6.699 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.635 ns                  ; 3.064 ns                 ;
; 6.706 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.639 ns                  ; 3.067 ns                 ;
; 6.789 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.634 ns                  ; 3.155 ns                 ;
; 6.804 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.635 ns                  ; 3.169 ns                 ;
; 6.821 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.635 ns                  ; 3.186 ns                 ;
; 6.830 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.634 ns                  ; 3.196 ns                 ;
; 6.840 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.635 ns                  ; 3.205 ns                 ;
; 6.843 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.634 ns                  ; 3.209 ns                 ;
; 6.870 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.639 ns                  ; 3.231 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                       ;                                                                           ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+---------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From       ; To                                                ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+---------------------------------------------------+----------+
; N/A                                     ; None                                                ; 8.769 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_INT                            ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.064 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][2]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.064 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][3]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.064 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][6]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.064 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][0]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.064 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][1]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.064 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][5]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.064 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][4]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.064 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][10]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.064 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][15]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.940 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.940 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.867 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][7]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.867 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][12]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.851 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][9]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.851 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][8]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.851 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][10]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.851 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][13]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.850 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][3]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.850 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][14]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.840 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][2]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.840 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][11]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.822 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][2]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.822 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][0]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.822 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][1]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.822 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][5]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.822 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][4]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.822 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][11]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.818 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][0]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.818 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][9]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.818 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][12]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.811 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][8]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.811 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][10]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.811 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][15]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.811 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][13]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.788 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][7]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.788 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][11]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.788 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][12]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.788 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][14]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.788 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][13]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.715 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][2]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.715 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][4]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.715 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][1]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.691 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][0]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.691 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][3]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.655 ns   ; UART_RXD   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.649 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][6]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.649 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][7]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.649 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][5]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.649 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][11]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.649 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][12]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.637 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][3]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.637 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][7]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.637 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][4]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.637 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][9]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.637 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][8]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.637 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][10]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.637 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][11]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.637 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][12]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.637 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][14]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.637 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][15]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.637 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][13]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.629 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.629 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.629 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.629 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.629 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.629 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.629 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.629 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.629 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.568 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][7]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.568 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][1]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.568 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][5]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.568 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][4]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.537 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][9]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.537 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[12][8]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.458 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][15]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.399 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][4]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.399 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][9]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.399 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][8]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.399 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][13]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.397 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][6]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.397 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][7]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.397 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][5]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.397 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][11]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.397 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][12]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.391 ns   ; UART_RXD   ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.390 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][2]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.390 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][1]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.390 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][10]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.390 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][15]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.368 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][14]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.363 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][1]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.363 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][2]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.363 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][5]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.363 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][6]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.363 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[13][0]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.363 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[14][14]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.362 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.362 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.362 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.362 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.362 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.362 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.362 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.362 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.362 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][14]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.362 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.362 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.174 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][3]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.174 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][6]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.174 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][9]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.174 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][8]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.174 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][10]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.174 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][14]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.174 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][15]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.174 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[11][13]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.166 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.166 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.166 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][14]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.166 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.166 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[9][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.116 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[15][6]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.077 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.077 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 7.077 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.927 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][0]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.927 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[10][3]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.871 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.866 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.866 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.866 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.866 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.866 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][14]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.866 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.801 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.801 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][14]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.801 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.801 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.761 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.761 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.761 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.761 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.761 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.754 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.754 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.754 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.745 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.745 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][14]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.662 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.662 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.662 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.662 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.662 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[8][4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.658 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.658 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.658 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.658 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.650 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.650 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.650 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.650 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.618 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.618 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.555 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.555 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.555 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.555 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.555 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.555 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.555 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.555 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.555 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][14]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.555 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][15]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.555 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][13]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.542 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.542 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.542 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.542 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.542 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.542 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][10]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.542 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.537 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][9]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.537 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][8]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.537 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.537 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][12]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.535 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.535 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.535 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.535 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.529 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.529 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.529 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.529 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.529 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][11]                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.524 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.524 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.524 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; 6.524 ns   ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][5]                   ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;            ;                                                   ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+---------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                           ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 14.543 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.536 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.535 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.524 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.494 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.493 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.481 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.478 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.454 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.442 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.438 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.410 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.409 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.407 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.392 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.392 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.381 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.377 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.355 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.350 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.344 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.343 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.341 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.326 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.314 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.307 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.201 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.158 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.129 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.128 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.124 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.113 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.098 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.094 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.085 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.078 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.073 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.016 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.001 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.982 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.980 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.976 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.967 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.964 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.942 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.937 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.937 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.922 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.920 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.917 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.910 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.898 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.894 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.879 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.871 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.867 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.859 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.856 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.855 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.843 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.831 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.830 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.812 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.800 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.774 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.773 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.771 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.761 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.759 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.759 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.734 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.731 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.699 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.691 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.671 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.670 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.666 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.663 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.656 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.655 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.652 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.646 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.646 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.637 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.630 ns  ; LEDS:inst59|BLED[2]                            ; LEDG[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.626 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.613 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.606 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.591 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.591 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.562 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.539 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.499 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.498 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.493 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.492 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.490 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.477 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.474 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.464 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.451 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.434 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.396 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.396 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.388 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.366 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.355 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.353 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.344 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.320 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.314 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.296 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.293 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.288 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.253 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.245 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.244 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.239 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.232 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.224 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.213 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.198 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.196 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.184 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.165 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.118 ns  ; LEDS:inst59|BLED[7]                            ; LEDG[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.115 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.114 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.113 ns  ; LEDS:inst58|BLED[0]                            ; LEDR[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.111 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.103 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.077 ns  ; LEDS:inst58|BLED[4]                            ; LEDR[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.074 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.072 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.071 ns  ; LEDS:inst58|BLED[2]                            ; LEDR[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.071 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.068 ns  ; LEDS:inst58|BLED[3]                            ; LEDR[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.068 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.067 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.048 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.037 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.032 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.022 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.012 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.012 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.997 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.987 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.981 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.980 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.950 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.948 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.944 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.941 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.941 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.939 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.932 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.930 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.923 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.920 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.906 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.905 ns  ; LEDS:inst59|BLED[5]                            ; LEDG[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.903 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.901 ns  ; LEDS:inst59|BLED[0]                            ; LEDG[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.900 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.897 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.894 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.881 ns  ; LEDS:inst58|BLED[1]                            ; LEDR[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.843 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.810 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.803 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.782 ns  ; LEDS:inst58|BLED[5]                            ; LEDR[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.780 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.779 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.774 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.771 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.760 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.754 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.737 ns  ; LEDS:inst59|BLED[6]                            ; LEDG[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.737 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.732 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.726 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.695 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.686 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.684 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.683 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.683 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.669 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.664 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[1] ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.657 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.652 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.639 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.639 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.621 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.616 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.614 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.603 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.596 ns  ; LEDS:inst59|BLED[4]                            ; LEDG[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.587 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.572 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.568 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[4] ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+---------+------------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+----------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To      ;
+-------+-------------------+-----------------+----------+---------+
; N/A   ; None              ; 11.295 ns       ; PWR_FAIL ; LEDG[8] ;
; N/A   ; None              ; 11.046 ns       ; ALIVE    ; LEDG[8] ;
+-------+-------------------+-----------------+----------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+-------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From       ; To                                                                                  ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+-------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 2.273 ns  ; SW[6]      ; DIG_IN:inst5|B_DI[6]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.109 ns  ; SW[12]     ; DIG_IN:inst5|B_DI[12]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 2.001 ns  ; SW[3]      ; DIG_IN:inst5|B_DI[3]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.964 ns  ; SW[4]      ; DIG_IN:inst5|B_DI[4]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.628 ns  ; SW[7]      ; DIG_IN:inst5|B_DI[7]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.521 ns  ; SW[2]      ; DIG_IN:inst5|B_DI[2]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.484 ns  ; SW[1]      ; DIG_IN:inst5|B_DI[1]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.476 ns  ; SW[5]      ; DIG_IN:inst5|B_DI[5]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.456 ns  ; SW[0]      ; DIG_IN:inst5|B_DI[0]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.435 ns  ; SW[8]      ; DIG_IN:inst5|B_DI[8]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.369 ns  ; SW[11]     ; DIG_IN:inst5|B_DI[11]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.354 ns  ; SW[10]     ; DIG_IN:inst5|B_DI[10]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.269 ns  ; SW[9]      ; DIG_IN:inst5|B_DI[9]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.167 ns ; DI[9]      ; DIG_IN:inst6|B_DI[14]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.204 ns ; DI[10]     ; DIG_IN:inst6|B_DI[15]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.363 ns ; DI[6]      ; DIG_IN:inst6|B_DI[11]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.393 ns ; DI[1]      ; DIG_IN:inst6|B_DI[6]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.421 ns ; DI[0]      ; DIG_IN:inst6|B_DI[5]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.423 ns ; DI[7]      ; DIG_IN:inst6|B_DI[12]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.527 ns ; DI[8]      ; DIG_IN:inst6|B_DI[13]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.544 ns ; DI[5]      ; DIG_IN:inst6|B_DI[10]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.563 ns ; DI[4]      ; DIG_IN:inst6|B_DI[9]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.607 ns ; DI[3]      ; DIG_IN:inst6|B_DI[8]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.670 ns ; SW[16]     ; DIG_IN:inst6|B_DI[3]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.747 ns ; KEY[2]     ; DIG_IN:inst6|B_DI[1]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.753 ns ; SW[15]     ; DIG_IN:inst5|B_DI[15]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.762 ns ; KEY[3]     ; DIG_IN:inst6|B_DI[2]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.796 ns ; DI[2]      ; DIG_IN:inst6|B_DI[7]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.879 ns ; SW[14]     ; DIG_IN:inst5|B_DI[14]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.942 ns ; KEY[1]     ; DIG_IN:inst6|B_DI[0]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.025 ns ; SW[13]     ; DIG_IN:inst5|B_DI[13]                                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.398 ns ; SDA_DE2    ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.046 ns ; SCL_DE2    ; oneshot_i2c:inst18|i2c_master:inst|stretch                                          ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.267 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.382 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.383 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.384 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.384 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.386 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.394 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.395 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.396 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.397 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.405 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.408 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.409 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.412 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.413 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.413 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.413 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.414 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.423 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.424 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.426 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.426 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.432 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.434 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.434 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.435 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.436 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.436 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.436 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.494 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.497 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.501 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.502 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.503 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.507 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.508 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.508 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.509 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.510 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.563 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.567 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.570 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.575 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.579 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.580 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.584 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.585 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.587 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.587 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.667 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.683 ns ; ENC_R_B    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.691 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.691 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.696 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.699 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.738 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.742 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.743 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.747 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.749 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.991 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.992 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][5]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.078 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.092 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.099 ns ; SCL_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.111 ns ; SONAR_ECHO ; SONAR:inst54|PING_DONE                                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.112 ns ; ENC_L_B    ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.141 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.161 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.167 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.188 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.241 ns ; ENC_L_A    ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.252 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.269 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.269 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][4]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.300 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.305 ns ; AUD_DACLR  ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.347 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.355 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.406 ns ; ENC_R_A    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.413 ns ; AUD_BCLK   ; DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.452 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][6]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.453 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][3]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.631 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][5]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.685 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][7]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.688 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][2]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.822 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][4]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.957 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][0]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.264 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][1]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.308 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][3]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.348 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][0]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.354 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][2]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.390 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][6]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.617 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][1]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.635 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][7]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.875 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][3]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.875 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][14]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.028 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][2]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.028 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][3]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.028 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][7]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.028 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][1]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.028 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][4]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.033 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][9]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.033 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][8]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.033 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][11]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.033 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][12]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.033 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][14]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.033 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][13]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.041 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][6]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.041 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][1]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.041 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][5]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.049 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][2]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.049 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][3]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.049 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][6]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.049 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][7]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.049 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][0]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.049 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][1]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.049 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][5]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.049 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][14]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.049 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][13]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.147 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][2]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.147 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][7]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.147 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][0]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.147 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][1]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.147 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][5]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.147 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][4]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.147 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][9]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.147 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][8]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.147 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][11]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.147 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][13]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.163 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][6]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.163 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][5]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.163 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][4]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.163 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][15]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.258 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][2]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.258 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][3]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.258 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][7]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.258 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[1][4]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.265 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][2]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.265 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][3]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.265 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][7]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.265 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[5][4]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.286 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][2]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.286 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][1]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.286 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][10]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.286 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][15]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.294 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][6]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.294 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][0]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.294 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][3]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.294 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][5]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.294 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][9]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.294 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][8]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.294 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][10]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.294 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][11]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.294 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][12]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.294 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][14]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.294 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][15]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.294 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][13]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.299 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][3]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.299 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][6]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.299 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][0]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.299 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][5]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.299 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][11]                                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.305 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][2]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.305 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][4]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.305 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][7]                                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -6.305 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[2][1]                                                     ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;            ;                                                                                     ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+-------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Nov 26 14:31:49 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SW[17]" is an undefined clock
    Info: Assuming node "AUD_DACLR" is an undefined clock
    Info: Assuming node "AUD_BCLK" is an undefined clock
Warning: Found 88 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst70" as buffer
    Info: Detected gated clock "inst71" as buffer
    Info: Detected gated clock "inst68~0" as buffer
    Info: Detected gated clock "inst68" as buffer
    Info: Detected gated clock "inst73" as buffer
    Info: Detected gated clock "inst74" as buffer
    Info: Detected ripple clock "oneshot_i2c:inst18|i2c_master:inst|data_clk" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bc" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_int" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst5" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal8" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10KHz" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst51|LATCH~0" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst52|LATCH~0" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst51|LATCH" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst52|LATCH" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst13" as buffer
    Info: Detected gated clock "inst25~1" as buffer
    Info: Detected gated clock "inst25" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_32Hz" as buffer
    Info: Detected ripple clock "SONAR:inst54|SONAR_INT" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst20" as buffer
    Info: Detected ripple clock "VEL_CONTROL:inst51|I_WARN_INT" as buffer
    Info: Detected ripple clock "VEL_CONTROL:inst52|I_WARN_INT" as buffer
    Info: Detected ripple clock "CTIMER:inst21|INT" as buffer
    Info: Detected gated clock "inst15" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst12" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23" as buffer
    Info: Detected ripple clock "I2C_INTERFACE:inst16|i2c_master:inst|data_clk" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst6" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10Hz" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_12500KHz" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_100Hz" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal24" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~0" as buffer
    Info: Detected gated clock "inst70~0" as buffer
    Info: Detected gated clock "inst76~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal18~0" as buffer
    Info: Detected gated clock "SCOMP:inst8|Decoder3~0" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_400KHz" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal21~3" as buffer
    Info: Detected gated clock "SCOMP:inst8|Decoder2~0" as buffer
    Info: Detected ripple clock "SCOMP:inst8|STATE.EX_OUT2" as buffer
    Info: Detected ripple clock "SCOMP:inst8|STATE.EX_IN" as buffer
    Info: Detected ripple clock "SCOMP:inst8|STATE.EX_INA" as buffer
    Info: Detected ripple clock "SCOMP:inst8|STATE.EX_OUTA3" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[7]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[6]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[5]" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal17~1" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~1" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~2" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst6" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst3" as buffer
    Info: Detected gated clock "inst76" as buffer
    Info: Detected gated clock "inst77" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal12~4" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal13~4" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal17~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal21~2" as buffer
    Info: Detected gated clock "SCOMP:inst8|WideNor1" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|SONAR_EN~0" as buffer
    Info: Detected gated clock "SCOMP:inst8|Decoder3~1" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[3]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[2]" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|SONAR_EN~1" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IO_WRITE_INT" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[0]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[4]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[1]" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal11~0" as buffer
    Info: Detected gated clock "SONAR:inst54|LATCH" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_170KHz" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 63.922 ns for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source memory "UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]"
    Info: Fmax is restricted to 235.07 MHz due to tcl and tch limits
    Info: + Largest memory to register requirement is 67.641 ns
        Info: + Setup relationship between source and destination is 67.901 ns
            Info: + Latch edge is 67.901 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.087 ns
            Info: + Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.612 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.612 ns; Loc. = LCFF_X25_Y11_N23; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]'
                Info: Total cell delay = 0.537 ns ( 20.56 % )
                Info: Total interconnect delay = 2.075 ns ( 79.44 % )
            Info: - Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source memory is 2.699 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.935 ns) + CELL(0.689 ns) = 2.699 ns; Loc. = M4K_X26_Y11; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3'
                Info: Total cell delay = 0.689 ns ( 25.53 % )
                Info: Total interconnect delay = 2.010 ns ( 74.47 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 3.719 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y11; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|ram_block14a0~portb_address_reg3'
        Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X26_Y11; Fanout = 1; MEM Node = 'UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_7hu:fifo_ram|q_b[6]'
        Info: 3: + IC(0.373 ns) + CELL(0.271 ns) = 3.635 ns; Loc. = LCCOMB_X25_Y11_N22; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|Selector0~0'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.719 ns; Loc. = LCFF_X25_Y11_N23; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]'
        Info: Total cell delay = 3.346 ns ( 89.97 % )
        Info: Total interconnect delay = 0.373 ns ( 10.03 % )
Info: No valid register-to-register data paths exist for clock "altpll1:inst11|altpll:altpll_component|_clk1"
Info: Slack time is 8.732 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "TIMER:inst20|COUNT[14]" and destination register "VEL_CONTROL:inst51|IO_DATA_INT[5]"
    Info: + Largest register to register requirement is 19.954 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 20.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.168 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 3.020 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 542; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.021 ns) + CELL(0.787 ns) = 0.541 ns; Loc. = LCFF_X31_Y12_N27; Fanout = 79; REG Node = 'SCOMP:inst8|IR[7]'
                Info: 4: + IC(1.379 ns) + CELL(0.150 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y17_N14; Fanout = 12; COMB Node = 'VEL_CONTROL:inst51|LATCH'
                Info: 5: + IC(0.413 ns) + CELL(0.537 ns) = 3.020 ns; Loc. = LCFF_X34_Y17_N13; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|IO_DATA_INT[5]'
                Info: Total cell delay = 1.474 ns ( 27.41 % )
                Info: Total interconnect delay = 3.904 ns ( 72.59 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 2.852 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.024 ns) + CELL(0.787 ns) = 0.544 ns; Loc. = LCFF_X34_Y3_N21; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60|clock_10Hz'
                Info: 4: + IC(0.793 ns) + CELL(0.000 ns) = 1.337 ns; Loc. = CLKCTRL_G14; Fanout = 124; COMB Node = 'ACC_CLK_GEN:inst60|clock_10Hz~clkctrl'
                Info: 5: + IC(0.978 ns) + CELL(0.537 ns) = 2.852 ns; Loc. = LCFF_X37_Y9_N27; Fanout = 3; REG Node = 'TIMER:inst20|COUNT[14]'
                Info: Total cell delay = 1.324 ns ( 25.41 % )
                Info: Total interconnect delay = 3.886 ns ( 74.59 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 11.222 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y9_N27; Fanout = 3; REG Node = 'TIMER:inst20|COUNT[14]'
        Info: 2: + IC(0.500 ns) + CELL(0.150 ns) = 0.650 ns; Loc. = LCCOMB_X38_Y9_N2; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16|inst1[14]~107'
        Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 1.046 ns; Loc. = LCCOMB_X38_Y9_N20; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16|inst1[14]~108'
        Info: 4: + IC(0.967 ns) + CELL(0.150 ns) = 2.163 ns; Loc. = LCCOMB_X35_Y10_N6; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16|inst1[14]~111'
        Info: 5: + IC(0.873 ns) + CELL(0.150 ns) = 3.186 ns; Loc. = LCCOMB_X30_Y10_N16; Fanout = 13; COMB Node = 'I2C_INTERFACE:inst16|inst1[14]~112'
        Info: 6: + IC(0.720 ns) + CELL(0.438 ns) = 4.344 ns; Loc. = LCCOMB_X32_Y9_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|Equal0~0'
        Info: 7: + IC(1.586 ns) + CELL(0.275 ns) = 6.205 ns; Loc. = LCCOMB_X37_Y17_N26; Fanout = 10; COMB Node = 'VEL_CONTROL:inst51|Equal0~1'
        Info: 8: + IC(2.155 ns) + CELL(0.437 ns) = 8.797 ns; Loc. = LCCOMB_X45_Y25_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|IO_DATA_INT~5'
        Info: 9: + IC(2.059 ns) + CELL(0.366 ns) = 11.222 ns; Loc. = LCFF_X34_Y17_N13; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|IO_DATA_INT[5]'
        Info: Total cell delay = 2.116 ns ( 18.86 % )
        Info: Total interconnect delay = 9.106 ns ( 81.14 % )
Info: Slack time is -984 ps for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "VEL_CONTROL:inst52|IO_DATA_INT[0]" and destination register "VEL_CONTROL:inst52|MOTOR_CMD[13]"
    Info: + Largest register to register requirement is 37.761 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.025 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 3.931 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.029 ns) + CELL(0.787 ns) = 0.549 ns; Loc. = LCFF_X42_Y18_N25; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.834 ns) + CELL(0.000 ns) = 2.383 ns; Loc. = CLKCTRL_G6; Fanout = 306; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(1.011 ns) + CELL(0.537 ns) = 3.931 ns; Loc. = LCFF_X43_Y29_N13; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|MOTOR_CMD[13]'
                Info: Total cell delay = 1.324 ns ( 21.05 % )
                Info: Total interconnect delay = 4.965 ns ( 78.95 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 5.956 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 542; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.021 ns) + CELL(0.787 ns) = 0.541 ns; Loc. = LCFF_X32_Y12_N13; Fanout = 5; REG Node = 'SCOMP:inst8|STATE.EX_OUTA3'
                Info: 4: + IC(0.330 ns) + CELL(0.438 ns) = 1.309 ns; Loc. = LCCOMB_X32_Y12_N26; Fanout = 4; COMB Node = 'SCOMP:inst8|WideNor1'
                Info: 5: + IC(0.261 ns) + CELL(0.416 ns) = 1.986 ns; Loc. = LCCOMB_X32_Y12_N0; Fanout = 7; COMB Node = 'IO_DECODER:inst24|Equal2~0'
                Info: 6: + IC(1.295 ns) + CELL(0.393 ns) = 3.674 ns; Loc. = LCCOMB_X37_Y17_N24; Fanout = 12; COMB Node = 'VEL_CONTROL:inst52|LATCH'
                Info: 7: + IC(1.745 ns) + CELL(0.537 ns) = 5.956 ns; Loc. = LCFF_X46_Y25_N3; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|IO_DATA_INT[0]'
                Info: Total cell delay = 2.571 ns ( 30.92 % )
                Info: Total interconnect delay = 5.743 ns ( 69.08 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 38.745 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y25_N3; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|IO_DATA_INT[0]'
        Info: 2: + IC(0.312 ns) + CELL(0.393 ns) = 0.705 ns; Loc. = LCCOMB_X46_Y25_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.776 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.847 ns; Loc. = LCCOMB_X46_Y25_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.918 ns; Loc. = LCCOMB_X46_Y25_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.989 ns; Loc. = LCCOMB_X46_Y25_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.060 ns; Loc. = LCCOMB_X46_Y25_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~11'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.219 ns; Loc. = LCCOMB_X46_Y25_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~13'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.290 ns; Loc. = LCCOMB_X46_Y25_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~15'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.361 ns; Loc. = LCCOMB_X46_Y25_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~17'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.432 ns; Loc. = LCCOMB_X46_Y25_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~19'
        Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 1.842 ns; Loc. = LCCOMB_X46_Y25_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add1~20'
        Info: 13: + IC(0.737 ns) + CELL(0.438 ns) = 3.017 ns; Loc. = LCCOMB_X47_Y24_N8; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan0~1'
        Info: 14: + IC(0.261 ns) + CELL(0.242 ns) = 3.520 ns; Loc. = LCCOMB_X47_Y24_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|LessThan0~3'
        Info: 15: + IC(0.281 ns) + CELL(0.438 ns) = 4.239 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan0~9'
        Info: 16: + IC(0.255 ns) + CELL(0.275 ns) = 4.769 ns; Loc. = LCCOMB_X47_Y24_N22; Fanout = 49; COMB Node = 'VEL_CONTROL:inst52|LessThan0~10'
        Info: 17: + IC(0.969 ns) + CELL(0.393 ns) = 6.131 ns; Loc. = LCCOMB_X45_Y23_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~4'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 6.202 ns; Loc. = LCCOMB_X45_Y23_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~6'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 6.273 ns; Loc. = LCCOMB_X45_Y23_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~8'
        Info: 20: + IC(0.000 ns) + CELL(0.159 ns) = 6.432 ns; Loc. = LCCOMB_X45_Y23_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~10'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 6.503 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~12'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 6.574 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~14'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 6.645 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~16'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 6.716 ns; Loc. = LCCOMB_X45_Y23_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~18'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 6.787 ns; Loc. = LCCOMB_X45_Y23_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~20'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 6.858 ns; Loc. = LCCOMB_X45_Y23_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~22'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 6.929 ns; Loc. = LCCOMB_X45_Y23_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~24'
        Info: 28: + IC(0.000 ns) + CELL(0.146 ns) = 7.075 ns; Loc. = LCCOMB_X45_Y23_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~26'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 7.146 ns; Loc. = LCCOMB_X45_Y22_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~28'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 7.217 ns; Loc. = LCCOMB_X45_Y22_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~30'
        Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 7.288 ns; Loc. = LCCOMB_X45_Y22_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~32'
        Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 7.359 ns; Loc. = LCCOMB_X45_Y22_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~34'
        Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 7.430 ns; Loc. = LCCOMB_X45_Y22_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~36'
        Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 7.501 ns; Loc. = LCCOMB_X45_Y22_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~38'
        Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 7.572 ns; Loc. = LCCOMB_X45_Y22_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~40'
        Info: 36: + IC(0.000 ns) + CELL(0.159 ns) = 7.731 ns; Loc. = LCCOMB_X45_Y22_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~42'
        Info: 37: + IC(0.000 ns) + CELL(0.410 ns) = 8.141 ns; Loc. = LCCOMB_X45_Y22_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add0~43'
        Info: 38: + IC(0.475 ns) + CELL(0.437 ns) = 9.053 ns; Loc. = LCCOMB_X44_Y22_N0; Fanout = 19; COMB Node = 'VEL_CONTROL:inst52|CMD_VEL[27]~25'
        Info: 39: + IC(0.744 ns) + CELL(0.393 ns) = 10.190 ns; Loc. = LCCOMB_X44_Y24_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~55'
        Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 10.261 ns; Loc. = LCCOMB_X44_Y24_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~57'
        Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 10.332 ns; Loc. = LCCOMB_X44_Y24_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~59'
        Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 10.403 ns; Loc. = LCCOMB_X44_Y24_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|Add4~61'
        Info: 43: + IC(0.000 ns) + CELL(0.410 ns) = 10.813 ns; Loc. = LCCOMB_X44_Y24_N30; Fanout = 46; COMB Node = 'VEL_CONTROL:inst52|Add4~62'
        Info: 44: + IC(0.477 ns) + CELL(0.393 ns) = 11.683 ns; Loc. = LCCOMB_X43_Y24_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|VEL_ERR~8'
        Info: 45: + IC(0.263 ns) + CELL(0.393 ns) = 12.339 ns; Loc. = LCCOMB_X43_Y24_N30; Fanout = 29; COMB Node = 'VEL_CONTROL:inst52|VEL_ERR~9'
        Info: 46: + IC(0.872 ns) + CELL(0.275 ns) = 13.486 ns; Loc. = LCCOMB_X43_Y22_N16; Fanout = 25; COMB Node = 'VEL_CONTROL:inst52|VEL_ERR~36'
        Info: 47: + IC(0.467 ns) + CELL(0.414 ns) = 14.367 ns; Loc. = LCCOMB_X42_Y22_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~11'
        Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 14.438 ns; Loc. = LCCOMB_X42_Y22_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~13'
        Info: 49: + IC(0.000 ns) + CELL(0.159 ns) = 14.597 ns; Loc. = LCCOMB_X42_Y22_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~15'
        Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 14.668 ns; Loc. = LCCOMB_X42_Y22_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~17'
        Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 14.739 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~19'
        Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 14.810 ns; Loc. = LCCOMB_X42_Y22_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~21'
        Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 14.881 ns; Loc. = LCCOMB_X42_Y22_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~23'
        Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 14.952 ns; Loc. = LCCOMB_X42_Y22_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~25'
        Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 15.023 ns; Loc. = LCCOMB_X42_Y22_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~27'
        Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 15.094 ns; Loc. = LCCOMB_X42_Y22_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~29'
        Info: 57: + IC(0.000 ns) + CELL(0.146 ns) = 15.240 ns; Loc. = LCCOMB_X42_Y22_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~31'
        Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 15.311 ns; Loc. = LCCOMB_X42_Y21_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~33'
        Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 15.382 ns; Loc. = LCCOMB_X42_Y21_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~35'
        Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 15.453 ns; Loc. = LCCOMB_X42_Y21_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~37'
        Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 15.524 ns; Loc. = LCCOMB_X42_Y21_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~39'
        Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 15.595 ns; Loc. = LCCOMB_X42_Y21_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~41'
        Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 15.666 ns; Loc. = LCCOMB_X42_Y21_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~43'
        Info: 64: + IC(0.000 ns) + CELL(0.071 ns) = 15.737 ns; Loc. = LCCOMB_X42_Y21_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~45'
        Info: 65: + IC(0.000 ns) + CELL(0.159 ns) = 15.896 ns; Loc. = LCCOMB_X42_Y21_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~47'
        Info: 66: + IC(0.000 ns) + CELL(0.071 ns) = 15.967 ns; Loc. = LCCOMB_X42_Y21_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~49'
        Info: 67: + IC(0.000 ns) + CELL(0.071 ns) = 16.038 ns; Loc. = LCCOMB_X42_Y21_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~51'
        Info: 68: + IC(0.000 ns) + CELL(0.071 ns) = 16.109 ns; Loc. = LCCOMB_X42_Y21_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~53'
        Info: 69: + IC(0.000 ns) + CELL(0.071 ns) = 16.180 ns; Loc. = LCCOMB_X42_Y21_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~55'
        Info: 70: + IC(0.000 ns) + CELL(0.071 ns) = 16.251 ns; Loc. = LCCOMB_X42_Y21_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~57'
        Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 16.322 ns; Loc. = LCCOMB_X42_Y21_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add7~59'
        Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 16.393 ns; Loc. = LCCOMB_X42_Y21_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|Add7~61'
        Info: 73: + IC(0.000 ns) + CELL(0.410 ns) = 16.803 ns; Loc. = LCCOMB_X42_Y21_N30; Fanout = 5; COMB Node = 'VEL_CONTROL:inst52|Add7~62'
        Info: 74: + IC(0.773 ns) + CELL(0.414 ns) = 17.990 ns; Loc. = LCCOMB_X41_Y22_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~1'
        Info: 75: + IC(0.000 ns) + CELL(0.071 ns) = 18.061 ns; Loc. = LCCOMB_X41_Y22_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~3'
        Info: 76: + IC(0.000 ns) + CELL(0.071 ns) = 18.132 ns; Loc. = LCCOMB_X41_Y22_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~5'
        Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 18.203 ns; Loc. = LCCOMB_X41_Y22_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~7'
        Info: 78: + IC(0.000 ns) + CELL(0.071 ns) = 18.274 ns; Loc. = LCCOMB_X41_Y22_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~9'
        Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 18.345 ns; Loc. = LCCOMB_X41_Y22_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~11'
        Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 18.416 ns; Loc. = LCCOMB_X41_Y22_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~13'
        Info: 81: + IC(0.000 ns) + CELL(0.146 ns) = 18.562 ns; Loc. = LCCOMB_X41_Y22_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~15'
        Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 18.633 ns; Loc. = LCCOMB_X41_Y21_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~17'
        Info: 83: + IC(0.000 ns) + CELL(0.071 ns) = 18.704 ns; Loc. = LCCOMB_X41_Y21_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~19'
        Info: 84: + IC(0.000 ns) + CELL(0.071 ns) = 18.775 ns; Loc. = LCCOMB_X41_Y21_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~21'
        Info: 85: + IC(0.000 ns) + CELL(0.071 ns) = 18.846 ns; Loc. = LCCOMB_X41_Y21_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~23'
        Info: 86: + IC(0.000 ns) + CELL(0.071 ns) = 18.917 ns; Loc. = LCCOMB_X41_Y21_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~25'
        Info: 87: + IC(0.000 ns) + CELL(0.071 ns) = 18.988 ns; Loc. = LCCOMB_X41_Y21_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~27'
        Info: 88: + IC(0.000 ns) + CELL(0.071 ns) = 19.059 ns; Loc. = LCCOMB_X41_Y21_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~29'
        Info: 89: + IC(0.000 ns) + CELL(0.159 ns) = 19.218 ns; Loc. = LCCOMB_X41_Y21_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~31'
        Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 19.289 ns; Loc. = LCCOMB_X41_Y21_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~33'
        Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 19.360 ns; Loc. = LCCOMB_X41_Y21_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~35'
        Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 19.431 ns; Loc. = LCCOMB_X41_Y21_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~37'
        Info: 93: + IC(0.000 ns) + CELL(0.071 ns) = 19.502 ns; Loc. = LCCOMB_X41_Y21_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~39'
        Info: 94: + IC(0.000 ns) + CELL(0.071 ns) = 19.573 ns; Loc. = LCCOMB_X41_Y21_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~41'
        Info: 95: + IC(0.000 ns) + CELL(0.071 ns) = 19.644 ns; Loc. = LCCOMB_X41_Y21_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~43'
        Info: 96: + IC(0.000 ns) + CELL(0.410 ns) = 20.054 ns; Loc. = LCCOMB_X41_Y21_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|Add6~44'
        Info: 97: + IC(0.941 ns) + CELL(0.150 ns) = 21.145 ns; Loc. = LCCOMB_X40_Y22_N28; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52|CUM_VEL_ERR[21]~10'
        Info: 98: + IC(0.719 ns) + CELL(2.663 ns) = 24.527 ns; Loc. = DSPMULT_X39_Y24_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|mac_mult3~DATAOUT6'
        Info: 99: + IC(0.000 ns) + CELL(0.224 ns) = 24.751 ns; Loc. = DSPOUT_X39_Y24_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|mac_out4~DATAOUT6'
        Info: 100: + IC(0.630 ns) + CELL(0.393 ns) = 25.774 ns; Loc. = LCCOMB_X38_Y24_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|op_2~1'
        Info: 101: + IC(0.000 ns) + CELL(0.071 ns) = 25.845 ns; Loc. = LCCOMB_X38_Y24_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|op_2~3'
        Info: 102: + IC(0.000 ns) + CELL(0.159 ns) = 26.004 ns; Loc. = LCCOMB_X38_Y24_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|op_2~5'
        Info: 103: + IC(0.000 ns) + CELL(0.410 ns) = 26.414 ns; Loc. = LCCOMB_X38_Y24_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|op_2~6'
        Info: 104: + IC(0.683 ns) + CELL(0.414 ns) = 27.511 ns; Loc. = LCCOMB_X40_Y24_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~19'
        Info: 105: + IC(0.000 ns) + CELL(0.071 ns) = 27.582 ns; Loc. = LCCOMB_X40_Y24_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~21'
        Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 27.653 ns; Loc. = LCCOMB_X40_Y24_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~23'
        Info: 107: + IC(0.000 ns) + CELL(0.410 ns) = 28.063 ns; Loc. = LCCOMB_X40_Y24_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult1|mult_q3t:auto_generated|op_1~24'
        Info: 108: + IC(0.966 ns) + CELL(0.420 ns) = 29.449 ns; Loc. = LCCOMB_X41_Y26_N6; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan4~3'
        Info: 109: + IC(0.243 ns) + CELL(0.149 ns) = 29.841 ns; Loc. = LCCOMB_X41_Y26_N12; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan4~6'
        Info: 110: + IC(0.244 ns) + CELL(0.149 ns) = 30.234 ns; Loc. = LCCOMB_X41_Y26_N18; Fanout = 28; COMB Node = 'VEL_CONTROL:inst52|LessThan4~12'
        Info: 111: + IC(0.307 ns) + CELL(0.150 ns) = 30.691 ns; Loc. = LCCOMB_X41_Y26_N14; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52|I_WARN_INT~0'
        Info: 112: + IC(0.267 ns) + CELL(0.275 ns) = 31.233 ns; Loc. = LCCOMB_X41_Y26_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|INT_CTRL~20'
        Info: 113: + IC(0.762 ns) + CELL(0.504 ns) = 32.499 ns; Loc. = LCCOMB_X41_Y29_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~13'
        Info: 114: + IC(0.000 ns) + CELL(0.071 ns) = 32.570 ns; Loc. = LCCOMB_X41_Y29_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~15'
        Info: 115: + IC(0.000 ns) + CELL(0.071 ns) = 32.641 ns; Loc. = LCCOMB_X41_Y29_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~17'
        Info: 116: + IC(0.000 ns) + CELL(0.071 ns) = 32.712 ns; Loc. = LCCOMB_X41_Y29_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~19'
        Info: 117: + IC(0.000 ns) + CELL(0.071 ns) = 32.783 ns; Loc. = LCCOMB_X41_Y29_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~21'
        Info: 118: + IC(0.000 ns) + CELL(0.071 ns) = 32.854 ns; Loc. = LCCOMB_X41_Y29_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~23'
        Info: 119: + IC(0.000 ns) + CELL(0.071 ns) = 32.925 ns; Loc. = LCCOMB_X41_Y29_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~25'
        Info: 120: + IC(0.000 ns) + CELL(0.071 ns) = 32.996 ns; Loc. = LCCOMB_X41_Y29_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~27'
        Info: 121: + IC(0.000 ns) + CELL(0.146 ns) = 33.142 ns; Loc. = LCCOMB_X41_Y29_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~29'
        Info: 122: + IC(0.000 ns) + CELL(0.071 ns) = 33.213 ns; Loc. = LCCOMB_X41_Y28_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~31'
        Info: 123: + IC(0.000 ns) + CELL(0.071 ns) = 33.284 ns; Loc. = LCCOMB_X41_Y28_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~33'
        Info: 124: + IC(0.000 ns) + CELL(0.071 ns) = 33.355 ns; Loc. = LCCOMB_X41_Y28_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~35'
        Info: 125: + IC(0.000 ns) + CELL(0.071 ns) = 33.426 ns; Loc. = LCCOMB_X41_Y28_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~37'
        Info: 126: + IC(0.000 ns) + CELL(0.071 ns) = 33.497 ns; Loc. = LCCOMB_X41_Y28_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~39'
        Info: 127: + IC(0.000 ns) + CELL(0.071 ns) = 33.568 ns; Loc. = LCCOMB_X41_Y28_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~41'
        Info: 128: + IC(0.000 ns) + CELL(0.071 ns) = 33.639 ns; Loc. = LCCOMB_X41_Y28_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~43'
        Info: 129: + IC(0.000 ns) + CELL(0.410 ns) = 34.049 ns; Loc. = LCCOMB_X41_Y28_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~44'
        Info: 130: + IC(0.463 ns) + CELL(0.504 ns) = 35.016 ns; Loc. = LCCOMB_X42_Y28_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~43'
        Info: 131: + IC(0.000 ns) + CELL(0.071 ns) = 35.087 ns; Loc. = LCCOMB_X42_Y28_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~45'
        Info: 132: + IC(0.000 ns) + CELL(0.071 ns) = 35.158 ns; Loc. = LCCOMB_X42_Y28_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~47'
        Info: 133: + IC(0.000 ns) + CELL(0.071 ns) = 35.229 ns; Loc. = LCCOMB_X42_Y28_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~49'
        Info: 134: + IC(0.000 ns) + CELL(0.410 ns) = 35.639 ns; Loc. = LCCOMB_X42_Y28_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~50'
        Info: 135: + IC(0.461 ns) + CELL(0.420 ns) = 36.520 ns; Loc. = LCCOMB_X43_Y28_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|LessThan8~9'
        Info: 136: + IC(0.253 ns) + CELL(0.149 ns) = 36.922 ns; Loc. = LCCOMB_X43_Y28_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|LessThan8~10'
        Info: 137: + IC(0.264 ns) + CELL(0.275 ns) = 37.461 ns; Loc. = LCCOMB_X43_Y28_N30; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52|LessThan8~11'
        Info: 138: + IC(0.762 ns) + CELL(0.438 ns) = 38.661 ns; Loc. = LCCOMB_X43_Y29_N12; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|MOTOR_CMD[13]~11'
        Info: 139: + IC(0.000 ns) + CELL(0.084 ns) = 38.745 ns; Loc. = LCFF_X43_Y29_N13; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|MOTOR_CMD[13]'
        Info: Total cell delay = 23.894 ns ( 61.67 % )
        Info: Total interconnect delay = 14.851 ns ( 38.33 % )
Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1' along 237 path(s). See Report window for details.
Info: Slack time is 476 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "VEL_CONTROL:inst51|MOTOR_CMD[12]" and destination register "VEL_CONTROL:inst51|MOTOR_PHASE"
    Info: + Largest register to register requirement is 6.131 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.655 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 0.300 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk2" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 0.300 ns; Loc. = LCFF_X45_Y17_N1; Fanout = 1; REG Node = 'VEL_CONTROL:inst51|MOTOR_PHASE'
                Info: Total cell delay = 0.537 ns ( 20.20 % )
                Info: Total interconnect delay = 2.121 ns ( 79.80 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 3.955 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.029 ns) + CELL(0.787 ns) = 0.549 ns; Loc. = LCFF_X42_Y18_N25; Fanout = 3; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.834 ns) + CELL(0.000 ns) = 2.383 ns; Loc. = CLKCTRL_G6; Fanout = 306; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(1.035 ns) + CELL(0.537 ns) = 3.955 ns; Loc. = LCFF_X43_Y18_N25; Fanout = 2; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[12]'
                Info: Total cell delay = 1.324 ns ( 20.97 % )
                Info: Total interconnect delay = 4.989 ns ( 79.03 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 5.655 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y18_N25; Fanout = 2; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[12]'
        Info: 2: + IC(0.329 ns) + CELL(0.438 ns) = 0.767 ns; Loc. = LCCOMB_X43_Y18_N16; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|WideOr0~2'
        Info: 3: + IC(0.652 ns) + CELL(0.242 ns) = 1.661 ns; Loc. = LCCOMB_X44_Y17_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|WideOr0~3'
        Info: 4: + IC(0.250 ns) + CELL(0.393 ns) = 2.304 ns; Loc. = LCCOMB_X44_Y17_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~1'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.375 ns; Loc. = LCCOMB_X44_Y17_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~3'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.446 ns; Loc. = LCCOMB_X44_Y17_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~5'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.517 ns; Loc. = LCCOMB_X44_Y17_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~7'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.588 ns; Loc. = LCCOMB_X44_Y17_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~9'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.659 ns; Loc. = LCCOMB_X44_Y17_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~11'
        Info: 10: + IC(0.000 ns) + CELL(0.159 ns) = 2.818 ns; Loc. = LCCOMB_X44_Y17_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~13'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.889 ns; Loc. = LCCOMB_X44_Y17_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~15'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.960 ns; Loc. = LCCOMB_X44_Y17_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~17'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.031 ns; Loc. = LCCOMB_X44_Y17_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~19'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.102 ns; Loc. = LCCOMB_X44_Y17_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~21'
        Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 3.512 ns; Loc. = LCCOMB_X44_Y17_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add13~22'
        Info: 16: + IC(0.669 ns) + CELL(0.275 ns) = 4.456 ns; Loc. = LCCOMB_X46_Y17_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0'
        Info: 17: + IC(0.441 ns) + CELL(0.275 ns) = 5.172 ns; Loc. = LCCOMB_X45_Y17_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4'
        Info: 18: + IC(0.249 ns) + CELL(0.150 ns) = 5.571 ns; Loc. = LCCOMB_X45_Y17_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_compare:compare|cmpr_a2i:auto_generated|ageb'
        Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 5.655 ns; Loc. = LCFF_X45_Y17_N1; Fanout = 1; REG Node = 'VEL_CONTROL:inst51|MOTOR_PHASE'
        Info: Total cell delay = 3.065 ns ( 54.20 % )
        Info: Total interconnect delay = 2.590 ns ( 45.80 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: No valid register-to-register data paths exist for clock "CLOCK_50"
Info: No valid register-to-register data paths exist for clock "SW[17]"
Info: Clock "AUD_DACLR" Internal fmax is restricted to 260.01 MHz between source register "DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2]" and destination memory "DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg2"
    Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 1.985 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y35_N3; Fanout = 4; REG Node = 'DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2]'
            Info: 2: + IC(1.843 ns) + CELL(0.142 ns) = 1.985 ns; Loc. = M4K_X13_Y34; Fanout = 9; MEM Node = 'DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg2'
            Info: Total cell delay = 0.142 ns ( 7.15 % )
            Info: Total interconnect delay = 1.843 ns ( 92.85 % )
        Info: - Smallest clock skew is 0.919 ns
            Info: + Shortest clock path from clock "AUD_DACLR" to destination memory is 3.299 ns
                Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 57; CLK Node = 'AUD_DACLR'
                Info: 2: + IC(1.778 ns) + CELL(0.661 ns) = 3.299 ns; Loc. = M4K_X13_Y34; Fanout = 9; MEM Node = 'DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg2'
                Info: Total cell delay = 1.521 ns ( 46.10 % )
                Info: Total interconnect delay = 1.778 ns ( 53.90 % )
            Info: - Longest clock path from clock "AUD_DACLR" to source register is 2.380 ns
                Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 57; CLK Node = 'AUD_DACLR'
                Info: 2: + IC(0.983 ns) + CELL(0.537 ns) = 2.380 ns; Loc. = LCFF_X2_Y35_N3; Fanout = 4; REG Node = 'DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[2]'
                Info: Total cell delay = 1.397 ns ( 58.70 % )
                Info: Total interconnect delay = 0.983 ns ( 41.30 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is 0.035 ns
        Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "AUD_BCLK" Internal fmax is restricted to 450.05 MHz between source register "DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12]" and destination register "DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13]"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.677 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y34_N7; Fanout = 1; REG Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12]'
            Info: 2: + IC(0.322 ns) + CELL(0.438 ns) = 0.760 ns; Loc. = LCCOMB_X1_Y34_N4; Fanout = 1; COMB Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~18'
            Info: 3: + IC(0.684 ns) + CELL(0.149 ns) = 1.593 ns; Loc. = LCCOMB_X1_Y35_N28; Fanout = 1; COMB Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13]~feeder'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.677 ns; Loc. = LCFF_X1_Y35_N29; Fanout = 1; REG Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13]'
            Info: Total cell delay = 0.671 ns ( 40.01 % )
            Info: Total interconnect delay = 1.006 ns ( 59.99 % )
        Info: - Smallest clock skew is -0.001 ns
            Info: + Shortest clock path from clock "AUD_BCLK" to destination register is 2.385 ns
                Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 64; CLK Node = 'AUD_BCLK'
                Info: 2: + IC(0.978 ns) + CELL(0.537 ns) = 2.385 ns; Loc. = LCFF_X1_Y35_N29; Fanout = 1; REG Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13]'
                Info: Total cell delay = 1.407 ns ( 58.99 % )
                Info: Total interconnect delay = 0.978 ns ( 41.01 % )
            Info: - Longest clock path from clock "AUD_BCLK" to source register is 2.386 ns
                Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 64; CLK Node = 'AUD_BCLK'
                Info: 2: + IC(0.979 ns) + CELL(0.537 ns) = 2.386 ns; Loc. = LCFF_X1_Y34_N7; Fanout = 1; REG Node = 'DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12]'
                Info: Total cell delay = 1.407 ns ( 58.97 % )
                Info: Total interconnect delay = 0.979 ns ( 41.03 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: Minimum slack time is 391 ps for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y11_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X25_Y11_N6; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X25_Y11_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.612 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.612 ns; Loc. = LCFF_X25_Y11_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.56 % )
                Info: Total interconnect delay = 2.075 ns ( 79.44 % )
            Info: - Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source register is 2.612 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.612 ns; Loc. = LCFF_X25_Y11_N7; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.56 % )
                Info: Total interconnect delay = 2.075 ns ( 79.44 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is -3.044 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]" and destination register "UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]"
    Info: + Shortest register to register delay is 1.013 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y12_N15; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]'
        Info: 2: + IC(0.779 ns) + CELL(0.150 ns) = 0.929 ns; Loc. = LCCOMB_X28_Y12_N28; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.013 ns; Loc. = LCFF_X28_Y12_N29; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 0.234 ns ( 23.10 % )
        Info: Total interconnect delay = 0.779 ns ( 76.90 % )
    Info: - Smallest register to register requirement is 4.057 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 4.041 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 6.684 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 542; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.021 ns) + CELL(0.787 ns) = 2.899 ns; Loc. = LCFF_X32_Y12_N13; Fanout = 5; REG Node = 'SCOMP:inst8|STATE.EX_OUTA3'
                Info: 4: + IC(0.330 ns) + CELL(0.438 ns) = 3.667 ns; Loc. = LCCOMB_X32_Y12_N26; Fanout = 4; COMB Node = 'SCOMP:inst8|WideNor1'
                Info: 5: + IC(0.727 ns) + CELL(0.393 ns) = 4.787 ns; Loc. = LCCOMB_X30_Y12_N30; Fanout = 6; COMB Node = 'IO_DECODER:inst24|Equal17~0'
                Info: 6: + IC(0.691 ns) + CELL(0.388 ns) = 5.866 ns; Loc. = LCCOMB_X28_Y12_N14; Fanout = 24; COMB Node = 'UART_INTERFACE:inst1|inst3'
                Info: 7: + IC(0.281 ns) + CELL(0.537 ns) = 6.684 ns; Loc. = LCFF_X28_Y12_N29; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]'
                Info: Total cell delay = 2.543 ns ( 38.05 % )
                Info: Total interconnect delay = 4.141 ns ( 61.95 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 2.643 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 542; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X24_Y12_N15; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]'
                Info: Total cell delay = 0.537 ns ( 20.32 % )
                Info: Total interconnect delay = 2.106 ns ( 79.68 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk0 along 327 path(s). See Report window for details.
Info: Minimum slack time is -1.721 ns for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" and destination register "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7"
    Info: + Shortest register to register delay is 0.867 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y16_N11; Fanout = 3; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24'
        Info: 2: + IC(0.501 ns) + CELL(0.366 ns) = 0.867 ns; Loc. = LCFF_X61_Y16_N15; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7'
        Info: Total cell delay = 0.366 ns ( 42.21 % )
        Info: Total interconnect delay = 0.501 ns ( 57.79 % )
    Info: - Smallest register to register requirement is 2.588 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.572 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 6.724 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.034 ns) + CELL(0.787 ns) = 2.912 ns; Loc. = LCFF_X63_Y17_N17; Fanout = 16; REG Node = 'ACC_CLK_GEN:inst60|clock_12500KHz'
                Info: 4: + IC(0.703 ns) + CELL(0.787 ns) = 4.402 ns; Loc. = LCFF_X62_Y16_N25; Fanout = 2; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1'
                Info: 5: + IC(0.294 ns) + CELL(0.787 ns) = 5.483 ns; Loc. = LCFF_X62_Y16_N15; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5'
                Info: 6: + IC(0.000 ns) + CELL(0.323 ns) = 5.806 ns; Loc. = LCCOMB_X62_Y16_N14; Fanout = 3; COMB Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2'
                Info: 7: + IC(0.381 ns) + CELL(0.537 ns) = 6.724 ns; Loc. = LCFF_X61_Y16_N15; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7'
                Info: Total cell delay = 3.221 ns ( 47.90 % )
                Info: Total interconnect delay = 3.503 ns ( 52.10 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 4.152 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.034 ns) + CELL(0.787 ns) = 2.912 ns; Loc. = LCFF_X63_Y17_N17; Fanout = 16; REG Node = 'ACC_CLK_GEN:inst60|clock_12500KHz'
                Info: 4: + IC(0.703 ns) + CELL(0.537 ns) = 4.152 ns; Loc. = LCFF_X62_Y16_N11; Fanout = 3; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24'
                Info: Total cell delay = 1.324 ns ( 31.89 % )
                Info: Total interconnect delay = 2.828 ns ( 68.11 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk1 along 6 path(s). See Report window for details.
Info: Minimum slack time is 527 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]" and destination register "VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]"
    Info: + Shortest register to register delay is 0.543 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y28_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
        Info: 2: + IC(0.309 ns) + CELL(0.150 ns) = 0.459 ns; Loc. = LCCOMB_X48_Y28_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.543 ns; Loc. = LCFF_X48_Y28_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
        Info: Total cell delay = 0.234 ns ( 43.09 % )
        Info: Total interconnect delay = 0.309 ns ( 56.91 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 2.631 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X48_Y28_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
                Info: Total cell delay = 0.537 ns ( 20.41 % )
                Info: Total interconnect delay = 2.094 ns ( 79.59 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to source register is 2.631 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X48_Y28_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
                Info: Total cell delay = 0.537 ns ( 20.41 % )
                Info: Total interconnect delay = 2.094 ns ( 79.59 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "SONAR:inst54|SONAR_INT" (data pin = "SONAR_ECHO", clock pin = "CLOCK_50") is 8.769 ns
    Info: + Longest pin to register delay is 10.594 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V24; Fanout = 3; PIN Node = 'SONAR_ECHO'
        Info: 2: + IC(5.611 ns) + CELL(0.150 ns) = 6.603 ns; Loc. = LCCOMB_X24_Y10_N10; Fanout = 17; COMB Node = 'SONAR:inst54|PINGER~0'
        Info: 3: + IC(0.302 ns) + CELL(0.437 ns) = 7.342 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 1; COMB Node = 'SONAR:inst54|SONAR_INT~2'
        Info: 4: + IC(0.718 ns) + CELL(0.436 ns) = 8.496 ns; Loc. = LCCOMB_X27_Y10_N24; Fanout = 1; COMB Node = 'SONAR:inst54|SONAR_INT~3'
        Info: 5: + IC(1.865 ns) + CELL(0.149 ns) = 10.510 ns; Loc. = LCCOMB_X27_Y34_N0; Fanout = 1; COMB Node = 'SONAR:inst54|SONAR_INT~feeder'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 10.594 ns; Loc. = LCFF_X27_Y34_N1; Fanout = 2; REG Node = 'SONAR:inst54|SONAR_INT'
        Info: Total cell delay = 2.098 ns ( 19.80 % )
        Info: Total interconnect delay = 8.496 ns ( 80.20 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
    Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 4.147 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.044 ns) + CELL(0.787 ns) = 2.922 ns; Loc. = LCFF_X31_Y34_N29; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60|clock_170KHz'
        Info: 4: + IC(0.688 ns) + CELL(0.537 ns) = 4.147 ns; Loc. = LCFF_X27_Y34_N1; Fanout = 2; REG Node = 'SONAR:inst54|SONAR_INT'
        Info: Total cell delay = 1.324 ns ( 31.93 % )
        Info: Total interconnect delay = 2.823 ns ( 68.07 % )
Info: tco from clock "CLOCK_50" to destination pin "HEX7[1]" through register "QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]" is 14.543 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 9.463 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 542; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.021 ns) + CELL(0.787 ns) = 2.899 ns; Loc. = LCFF_X32_Y12_N13; Fanout = 5; REG Node = 'SCOMP:inst8|STATE.EX_OUTA3'
        Info: 4: + IC(0.330 ns) + CELL(0.438 ns) = 3.667 ns; Loc. = LCCOMB_X32_Y12_N26; Fanout = 4; COMB Node = 'SCOMP:inst8|WideNor1'
        Info: 5: + IC(0.261 ns) + CELL(0.416 ns) = 4.344 ns; Loc. = LCCOMB_X32_Y12_N0; Fanout = 7; COMB Node = 'IO_DECODER:inst24|Equal2~0'
        Info: 6: + IC(0.268 ns) + CELL(0.416 ns) = 5.028 ns; Loc. = LCCOMB_X32_Y12_N14; Fanout = 16; COMB Node = 'IO_DECODER:inst24|Equal2~2'
        Info: 7: + IC(2.374 ns) + CELL(0.150 ns) = 7.552 ns; Loc. = LCCOMB_X31_Y10_N30; Fanout = 16; COMB Node = 'inst73'
        Info: 8: + IC(1.374 ns) + CELL(0.537 ns) = 9.463 ns; Loc. = LCFF_X30_Y10_N29; Fanout = 7; REG Node = 'QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]'
        Info: Total cell delay = 2.744 ns ( 29.00 % )
        Info: Total interconnect delay = 6.719 ns ( 71.00 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.188 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y10_N29; Fanout = 7; REG Node = 'QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2]'
        Info: 2: + IC(2.903 ns) + CELL(0.420 ns) = 3.323 ns; Loc. = LCCOMB_X7_Y22_N2; Fanout = 1; COMB Node = 'QUAD_HEX:inst56|HEX_DISP:inst15|Mux5~0'
        Info: 3: + IC(1.185 ns) + CELL(2.680 ns) = 7.188 ns; Loc. = PIN_L2; Fanout = 0; PIN Node = 'HEX7[1]'
        Info: Total cell delay = 3.100 ns ( 43.13 % )
        Info: Total interconnect delay = 4.088 ns ( 56.87 % )
Info: Longest tpd from source pin "PWR_FAIL" to destination pin "LEDG[8]" is 11.295 ns
    Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_M20; Fanout = 1; PIN Node = 'PWR_FAIL'
    Info: 2: + IC(5.615 ns) + CELL(0.438 ns) = 6.915 ns; Loc. = LCCOMB_X37_Y18_N28; Fanout = 1; COMB Node = 'inst40'
    Info: 3: + IC(1.594 ns) + CELL(2.786 ns) = 11.295 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'LEDG[8]'
    Info: Total cell delay = 4.086 ns ( 36.18 % )
    Info: Total interconnect delay = 7.209 ns ( 63.82 % )
Info: th for register "DIG_IN:inst5|B_DI[6]" (data pin = "SW[6]", clock pin = "CLOCK_50") is 2.273 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 6.773 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 542; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.021 ns) + CELL(0.787 ns) = 2.899 ns; Loc. = LCFF_X32_Y12_N13; Fanout = 5; REG Node = 'SCOMP:inst8|STATE.EX_OUTA3'
        Info: 4: + IC(0.330 ns) + CELL(0.438 ns) = 3.667 ns; Loc. = LCCOMB_X32_Y12_N26; Fanout = 4; COMB Node = 'SCOMP:inst8|WideNor1'
        Info: 5: + IC(0.261 ns) + CELL(0.416 ns) = 4.344 ns; Loc. = LCCOMB_X32_Y12_N0; Fanout = 7; COMB Node = 'IO_DECODER:inst24|Equal2~0'
        Info: 6: + IC(0.268 ns) + CELL(0.416 ns) = 5.028 ns; Loc. = LCCOMB_X32_Y12_N14; Fanout = 16; COMB Node = 'IO_DECODER:inst24|Equal2~2'
        Info: 7: + IC(0.446 ns) + CELL(0.408 ns) = 5.882 ns; Loc. = LCCOMB_X33_Y12_N0; Fanout = 33; COMB Node = 'inst77'
        Info: 8: + IC(0.354 ns) + CELL(0.537 ns) = 6.773 ns; Loc. = LCFF_X33_Y12_N19; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[6]'
        Info: Total cell delay = 3.002 ns ( 44.32 % )
        Info: Total interconnect delay = 3.771 ns ( 55.68 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.408 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 1; PIN Node = 'SW[6]'
        Info: 2: + IC(1.053 ns) + CELL(0.366 ns) = 2.408 ns; Loc. = LCFF_X33_Y12_N19; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[6]'
        Info: Total cell delay = 1.355 ns ( 56.27 % )
        Info: Total interconnect delay = 1.053 ns ( 43.73 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 209 megabytes
    Info: Processing ended: Wed Nov 26 14:31:53 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


