
lcd_test_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005994  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08005a54  08005a54  00015a54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ad4  08005ad4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08005ad4  08005ad4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005ad4  08005ad4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08005ad4  08005ad4  00015ad4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005adc  08005adc  00015adc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08005ae0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000264  2000000c  08005aec  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000270  08005aec  00020270  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000127e2  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002748  00000000  00000000  00032816  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f88  00000000  00000000  00034f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e90  00000000  00000000  00035ee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000113f1  00000000  00000000  00036d78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000135c1  00000000  00000000  00048169  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000631f7  00000000  00000000  0005b72a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000be921  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003814  00000000  00000000  000be974  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005a3c 	.word	0x08005a3c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08005a3c 	.word	0x08005a3c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <_ZN6ButtonC1EP12GPIO_TypeDefh>:
#include <Button.hpp>

extern TIM_HandleTypeDef htim6;

Button::Button(GPIO_TypeDef *GPIOx, uint8_t pin) {
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	60f8      	str	r0, [r7, #12]
 8000228:	60b9      	str	r1, [r7, #8]
 800022a:	1dfb      	adds	r3, r7, #7
 800022c:	701a      	strb	r2, [r3, #0]
	this->GPIOx = GPIOx;
 800022e:	68fb      	ldr	r3, [r7, #12]
 8000230:	68ba      	ldr	r2, [r7, #8]
 8000232:	601a      	str	r2, [r3, #0]
	this->pin = pin;
 8000234:	68fb      	ldr	r3, [r7, #12]
 8000236:	1dfa      	adds	r2, r7, #7
 8000238:	7812      	ldrb	r2, [r2, #0]
 800023a:	711a      	strb	r2, [r3, #4]
	this->debounce_counter = 0;
 800023c:	68fb      	ldr	r3, [r7, #12]
 800023e:	2200      	movs	r2, #0
 8000240:	715a      	strb	r2, [r3, #5]
}
 8000242:	68fb      	ldr	r3, [r7, #12]
 8000244:	0018      	movs	r0, r3
 8000246:	46bd      	mov	sp, r7
 8000248:	b004      	add	sp, #16
 800024a:	bd80      	pop	{r7, pc}

0800024c <_ZN6Button7clickedEv>:

uint8_t Button::clicked() {
 800024c:	b580      	push	{r7, lr}
 800024e:	b082      	sub	sp, #8
 8000250:	af00      	add	r7, sp, #0
 8000252:	6078      	str	r0, [r7, #4]
	if ((this->GPIOx->IDR & (1 << pin)) == 1 && this->debounce_counter == 0) {
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	691b      	ldr	r3, [r3, #16]
 800025a:	687a      	ldr	r2, [r7, #4]
 800025c:	7912      	ldrb	r2, [r2, #4]
 800025e:	0011      	movs	r1, r2
 8000260:	2201      	movs	r2, #1
 8000262:	408a      	lsls	r2, r1
 8000264:	4013      	ands	r3, r2
 8000266:	2b01      	cmp	r3, #1
 8000268:	d105      	bne.n	8000276 <_ZN6Button7clickedEv+0x2a>
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	795b      	ldrb	r3, [r3, #5]
 800026e:	2b00      	cmp	r3, #0
 8000270:	d101      	bne.n	8000276 <_ZN6Button7clickedEv+0x2a>
 8000272:	2301      	movs	r3, #1
 8000274:	e000      	b.n	8000278 <_ZN6Button7clickedEv+0x2c>
 8000276:	2300      	movs	r3, #0
 8000278:	2b00      	cmp	r3, #0
 800027a:	d007      	beq.n	800028c <_ZN6Button7clickedEv+0x40>
		this->debounce_counter = 1;
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	2201      	movs	r2, #1
 8000280:	715a      	strb	r2, [r3, #5]
		HAL_TIM_Base_Start_IT (&htim6); // Включение таймера 6
 8000282:	4b11      	ldr	r3, [pc, #68]	; (80002c8 <_ZN6Button7clickedEv+0x7c>)
 8000284:	0018      	movs	r0, r3
 8000286:	f004 fa91 	bl	80047ac <HAL_TIM_Base_Start_IT>
 800028a:	e018      	b.n	80002be <_ZN6Button7clickedEv+0x72>
	} else if ((this->GPIOx->IDR & (1 << pin)) == 1 && this->debounce_counter == 10) {
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	691b      	ldr	r3, [r3, #16]
 8000292:	687a      	ldr	r2, [r7, #4]
 8000294:	7912      	ldrb	r2, [r2, #4]
 8000296:	0011      	movs	r1, r2
 8000298:	2201      	movs	r2, #1
 800029a:	408a      	lsls	r2, r1
 800029c:	4013      	ands	r3, r2
 800029e:	2b01      	cmp	r3, #1
 80002a0:	d105      	bne.n	80002ae <_ZN6Button7clickedEv+0x62>
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	795b      	ldrb	r3, [r3, #5]
 80002a6:	2b0a      	cmp	r3, #10
 80002a8:	d101      	bne.n	80002ae <_ZN6Button7clickedEv+0x62>
 80002aa:	2301      	movs	r3, #1
 80002ac:	e000      	b.n	80002b0 <_ZN6Button7clickedEv+0x64>
 80002ae:	2300      	movs	r3, #0
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d004      	beq.n	80002be <_ZN6Button7clickedEv+0x72>
		this->debounce_counter = 0;
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	2200      	movs	r2, #0
 80002b8:	715a      	strb	r2, [r3, #5]
		return 1;
 80002ba:	2301      	movs	r3, #1
 80002bc:	e000      	b.n	80002c0 <_ZN6Button7clickedEv+0x74>
	}
	return 0;
 80002be:	2300      	movs	r3, #0
}
 80002c0:	0018      	movs	r0, r3
 80002c2:	46bd      	mov	sp, r7
 80002c4:	b002      	add	sp, #8
 80002c6:	bd80      	pop	{r7, pc}
 80002c8:	20000108 	.word	0x20000108

080002cc <_ZN6Button9interruptEv>:
		return 1;
	}
	return 0;
}

void Button::interrupt() {
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b082      	sub	sp, #8
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	6078      	str	r0, [r7, #4]
	if ((this->debounce_counter) > 0 && (this->debounce_counter) < 10) {
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	795b      	ldrb	r3, [r3, #5]
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d011      	beq.n	8000300 <_ZN6Button9interruptEv+0x34>
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	795b      	ldrb	r3, [r3, #5]
 80002e0:	2b09      	cmp	r3, #9
 80002e2:	d80d      	bhi.n	8000300 <_ZN6Button9interruptEv+0x34>
		++this->debounce_counter;
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	795b      	ldrb	r3, [r3, #5]
 80002e8:	3301      	adds	r3, #1
 80002ea:	b2da      	uxtb	r2, r3
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	715a      	strb	r2, [r3, #5]
		(this->debounce_counter) == 10 ? HAL_TIM_Base_Stop_IT(&htim6) : 0;
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	795b      	ldrb	r3, [r3, #5]
 80002f4:	2b0a      	cmp	r3, #10
 80002f6:	d103      	bne.n	8000300 <_ZN6Button9interruptEv+0x34>
 80002f8:	4b03      	ldr	r3, [pc, #12]	; (8000308 <_ZN6Button9interruptEv+0x3c>)
 80002fa:	0018      	movs	r0, r3
 80002fc:	f004 faa2 	bl	8004844 <HAL_TIM_Base_Stop_IT>
	}
}
 8000300:	46c0      	nop			; (mov r8, r8)
 8000302:	46bd      	mov	sp, r7
 8000304:	b002      	add	sp, #8
 8000306:	bd80      	pop	{r7, pc}
 8000308:	20000108 	.word	0x20000108

0800030c <_ZN6ScreenC1Ev>:
#include "Screen.hpp"

Screen::Screen() {
 800030c:	b580      	push	{r7, lr}
 800030e:	b082      	sub	sp, #8
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	224e      	movs	r2, #78	; 0x4e
 8000318:	701a      	strb	r2, [r3, #0]
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	22c9      	movs	r2, #201	; 0xc9
 800031e:	705a      	strb	r2, [r3, #1]
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	2200      	movs	r2, #0
 8000324:	709a      	strb	r2, [r3, #2]
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	2203      	movs	r2, #3
 800032a:	491e      	ldr	r1, [pc, #120]	; (80003a4 <_ZN6ScreenC1Ev+0x98>)
 800032c:	189b      	adds	r3, r3, r2
 800032e:	220d      	movs	r2, #13
 8000330:	0018      	movs	r0, r3
 8000332:	f005 fb71 	bl	8005a18 <memcpy>
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	2200      	movs	r2, #0
 800033a:	741a      	strb	r2, [r3, #16]
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	2211      	movs	r2, #17
 8000340:	4919      	ldr	r1, [pc, #100]	; (80003a8 <_ZN6ScreenC1Ev+0x9c>)
 8000342:	189b      	adds	r3, r3, r2
 8000344:	220b      	movs	r2, #11
 8000346:	0018      	movs	r0, r3
 8000348:	f005 fb66 	bl	8005a18 <memcpy>
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	2200      	movs	r2, #0
 8000350:	771a      	strb	r2, [r3, #28]
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	221d      	movs	r2, #29
 8000356:	4915      	ldr	r1, [pc, #84]	; (80003ac <_ZN6ScreenC1Ev+0xa0>)
 8000358:	189b      	adds	r3, r3, r2
 800035a:	220b      	movs	r2, #11
 800035c:	0018      	movs	r0, r3
 800035e:	f005 fb5b 	bl	8005a18 <memcpy>
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	2228      	movs	r2, #40	; 0x28
 8000366:	2100      	movs	r1, #0
 8000368:	5499      	strb	r1, [r3, r2]
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	2229      	movs	r2, #41	; 0x29
 800036e:	4910      	ldr	r1, [pc, #64]	; (80003b0 <_ZN6ScreenC1Ev+0xa4>)
 8000370:	189b      	adds	r3, r3, r2
 8000372:	220b      	movs	r2, #11
 8000374:	0018      	movs	r0, r3
 8000376:	f005 fb4f 	bl	8005a18 <memcpy>
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	2234      	movs	r2, #52	; 0x34
 800037e:	2100      	movs	r1, #0
 8000380:	5499      	strb	r1, [r3, r2]
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	2235      	movs	r2, #53	; 0x35
 8000386:	490b      	ldr	r1, [pc, #44]	; (80003b4 <_ZN6ScreenC1Ev+0xa8>)
 8000388:	189b      	adds	r3, r3, r2
 800038a:	220a      	movs	r2, #10
 800038c:	0018      	movs	r0, r3
 800038e:	f005 fb43 	bl	8005a18 <memcpy>
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	223f      	movs	r2, #63	; 0x3f
 8000396:	2100      	movs	r1, #0
 8000398:	5499      	strb	r1, [r3, r2]
}
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	0018      	movs	r0, r3
 800039e:	46bd      	mov	sp, r7
 80003a0:	b002      	add	sp, #8
 80003a2:	bd80      	pop	{r7, pc}
 80003a4:	08005a54 	.word	0x08005a54
 80003a8:	08005a64 	.word	0x08005a64
 80003ac:	08005a70 	.word	0x08005a70
 80003b0:	08005a7c 	.word	0x08005a7c
 80003b4:	08005a88 	.word	0x08005a88

080003b8 <_ZN6Screen7displayEv>:

void Screen:: display() {
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b082      	sub	sp, #8
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]
	ddram_set_addr(0x00, &hi2c1, this->addr);
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	781a      	ldrb	r2, [r3, #0]
 80003c4:	4b27      	ldr	r3, [pc, #156]	; (8000464 <_ZN6Screen7displayEv+0xac>)
 80003c6:	0019      	movs	r1, r3
 80003c8:	2000      	movs	r0, #0
 80003ca:	f000 fae7 	bl	800099c <_Z14ddram_set_addrhP19__I2C_HandleTypeDefh>
	lcd_send_bite(this->cursor, 1, &hi2c1, this->addr);
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	7858      	ldrb	r0, [r3, #1]
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	781b      	ldrb	r3, [r3, #0]
 80003d6:	4a23      	ldr	r2, [pc, #140]	; (8000464 <_ZN6Screen7displayEv+0xac>)
 80003d8:	2101      	movs	r1, #1
 80003da:	f000 fa35 	bl	8000848 <_Z13lcd_send_bitehhP19__I2C_HandleTypeDefh>

	ddram_set_addr(0x01, &hi2c1, this->addr);
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	781a      	ldrb	r2, [r3, #0]
 80003e2:	4b20      	ldr	r3, [pc, #128]	; (8000464 <_ZN6Screen7displayEv+0xac>)
 80003e4:	0019      	movs	r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	f000 fad8 	bl	800099c <_Z14ddram_set_addrhP19__I2C_HandleTypeDefh>
	lcd_send_string(this->string_1, 1, &hi2c1, this->addr);
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	1cd8      	adds	r0, r3, #3
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	781b      	ldrb	r3, [r3, #0]
 80003f4:	4a1b      	ldr	r2, [pc, #108]	; (8000464 <_ZN6Screen7displayEv+0xac>)
 80003f6:	2101      	movs	r1, #1
 80003f8:	f000 fa7a 	bl	80008f0 <_Z15lcd_send_stringPchP19__I2C_HandleTypeDefh>

	ddram_set_addr(0x41, &hi2c1, this->addr);
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	781a      	ldrb	r2, [r3, #0]
 8000400:	4b18      	ldr	r3, [pc, #96]	; (8000464 <_ZN6Screen7displayEv+0xac>)
 8000402:	0019      	movs	r1, r3
 8000404:	2041      	movs	r0, #65	; 0x41
 8000406:	f000 fac9 	bl	800099c <_Z14ddram_set_addrhP19__I2C_HandleTypeDefh>
	lcd_send_string(this->string_2, 1, &hi2c1, this->addr);
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	3311      	adds	r3, #17
 800040e:	0018      	movs	r0, r3
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	781b      	ldrb	r3, [r3, #0]
 8000414:	4a13      	ldr	r2, [pc, #76]	; (8000464 <_ZN6Screen7displayEv+0xac>)
 8000416:	2101      	movs	r1, #1
 8000418:	f000 fa6a 	bl	80008f0 <_Z15lcd_send_stringPchP19__I2C_HandleTypeDefh>

	ddram_set_addr(0x15, &hi2c1, this->addr);
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	781a      	ldrb	r2, [r3, #0]
 8000420:	4b10      	ldr	r3, [pc, #64]	; (8000464 <_ZN6Screen7displayEv+0xac>)
 8000422:	0019      	movs	r1, r3
 8000424:	2015      	movs	r0, #21
 8000426:	f000 fab9 	bl	800099c <_Z14ddram_set_addrhP19__I2C_HandleTypeDefh>
	lcd_send_string(this->string_3, 1, &hi2c1, this->addr);
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	331d      	adds	r3, #29
 800042e:	0018      	movs	r0, r3
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	781b      	ldrb	r3, [r3, #0]
 8000434:	4a0b      	ldr	r2, [pc, #44]	; (8000464 <_ZN6Screen7displayEv+0xac>)
 8000436:	2101      	movs	r1, #1
 8000438:	f000 fa5a 	bl	80008f0 <_Z15lcd_send_stringPchP19__I2C_HandleTypeDefh>

	ddram_set_addr(0x55, &hi2c1, this->addr);
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	781a      	ldrb	r2, [r3, #0]
 8000440:	4b08      	ldr	r3, [pc, #32]	; (8000464 <_ZN6Screen7displayEv+0xac>)
 8000442:	0019      	movs	r1, r3
 8000444:	2055      	movs	r0, #85	; 0x55
 8000446:	f000 faa9 	bl	800099c <_Z14ddram_set_addrhP19__I2C_HandleTypeDefh>
	lcd_send_string(this->string_4, 1, &hi2c1, this->addr);
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	3329      	adds	r3, #41	; 0x29
 800044e:	0018      	movs	r0, r3
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	781b      	ldrb	r3, [r3, #0]
 8000454:	4a03      	ldr	r2, [pc, #12]	; (8000464 <_ZN6Screen7displayEv+0xac>)
 8000456:	2101      	movs	r1, #1
 8000458:	f000 fa4a 	bl	80008f0 <_Z15lcd_send_stringPchP19__I2C_HandleTypeDefh>
}
 800045c:	46c0      	nop			; (mov r8, r8)
 800045e:	46bd      	mov	sp, r7
 8000460:	b002      	add	sp, #8
 8000462:	bd80      	pop	{r7, pc}
 8000464:	2000002c 	.word	0x2000002c

08000468 <_Z28cyrillic_characters_encodingPc>:
#include "lcd_i2c_lib.hpp"

uint8_t addr { };
uint8_t lcd_i2c_state { };

char *cyrillic_characters_encoding(char *cyrillic_character) {
 8000468:	b580      	push	{r7, lr}
 800046a:	b082      	sub	sp, #8
 800046c:	af00      	add	r7, sp, #0
 800046e:	6078      	str	r0, [r7, #4]
	if (*cyrillic_character == 'А') {
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	781b      	ldrb	r3, [r3, #0]
 8000474:	2bc0      	cmp	r3, #192	; 0xc0
 8000476:	d103      	bne.n	8000480 <_Z28cyrillic_characters_encodingPc+0x18>
		*cyrillic_character = 'A';
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	2241      	movs	r2, #65	; 0x41
 800047c:	701a      	strb	r2, [r3, #0]
 800047e:	e1de      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'а') {
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	781b      	ldrb	r3, [r3, #0]
 8000484:	2be0      	cmp	r3, #224	; 0xe0
 8000486:	d103      	bne.n	8000490 <_Z28cyrillic_characters_encodingPc+0x28>
		*cyrillic_character = 'a';
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	2261      	movs	r2, #97	; 0x61
 800048c:	701a      	strb	r2, [r3, #0]
 800048e:	e1d6      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Б') {
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	781b      	ldrb	r3, [r3, #0]
 8000494:	2bc1      	cmp	r3, #193	; 0xc1
 8000496:	d103      	bne.n	80004a0 <_Z28cyrillic_characters_encodingPc+0x38>
		*cyrillic_character = 0b10100000;
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	22a0      	movs	r2, #160	; 0xa0
 800049c:	701a      	strb	r2, [r3, #0]
 800049e:	e1ce      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'б') {
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	781b      	ldrb	r3, [r3, #0]
 80004a4:	2be1      	cmp	r3, #225	; 0xe1
 80004a6:	d103      	bne.n	80004b0 <_Z28cyrillic_characters_encodingPc+0x48>
		*cyrillic_character = 0b10110010;
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	22b2      	movs	r2, #178	; 0xb2
 80004ac:	701a      	strb	r2, [r3, #0]
 80004ae:	e1c6      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'В') {
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	781b      	ldrb	r3, [r3, #0]
 80004b4:	2bc2      	cmp	r3, #194	; 0xc2
 80004b6:	d103      	bne.n	80004c0 <_Z28cyrillic_characters_encodingPc+0x58>
		*cyrillic_character = 'B';
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	2242      	movs	r2, #66	; 0x42
 80004bc:	701a      	strb	r2, [r3, #0]
 80004be:	e1be      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'в') {
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	781b      	ldrb	r3, [r3, #0]
 80004c4:	2be2      	cmp	r3, #226	; 0xe2
 80004c6:	d103      	bne.n	80004d0 <_Z28cyrillic_characters_encodingPc+0x68>
		*cyrillic_character = 0b10110011;
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	22b3      	movs	r2, #179	; 0xb3
 80004cc:	701a      	strb	r2, [r3, #0]
 80004ce:	e1b6      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Г') {
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	781b      	ldrb	r3, [r3, #0]
 80004d4:	2bc3      	cmp	r3, #195	; 0xc3
 80004d6:	d103      	bne.n	80004e0 <_Z28cyrillic_characters_encodingPc+0x78>
		*cyrillic_character = 0b10100001;
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	22a1      	movs	r2, #161	; 0xa1
 80004dc:	701a      	strb	r2, [r3, #0]
 80004de:	e1ae      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'г') {
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	781b      	ldrb	r3, [r3, #0]
 80004e4:	2be3      	cmp	r3, #227	; 0xe3
 80004e6:	d103      	bne.n	80004f0 <_Z28cyrillic_characters_encodingPc+0x88>
		*cyrillic_character = 0b10110100;
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	22b4      	movs	r2, #180	; 0xb4
 80004ec:	701a      	strb	r2, [r3, #0]
 80004ee:	e1a6      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Д') {
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	781b      	ldrb	r3, [r3, #0]
 80004f4:	2bc4      	cmp	r3, #196	; 0xc4
 80004f6:	d103      	bne.n	8000500 <_Z28cyrillic_characters_encodingPc+0x98>
		*cyrillic_character = 0b11100000;
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	22e0      	movs	r2, #224	; 0xe0
 80004fc:	701a      	strb	r2, [r3, #0]
 80004fe:	e19e      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'д') {
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	781b      	ldrb	r3, [r3, #0]
 8000504:	2be4      	cmp	r3, #228	; 0xe4
 8000506:	d103      	bne.n	8000510 <_Z28cyrillic_characters_encodingPc+0xa8>
		*cyrillic_character = 0b11100011;
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	22e3      	movs	r2, #227	; 0xe3
 800050c:	701a      	strb	r2, [r3, #0]
 800050e:	e196      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Е') {
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	781b      	ldrb	r3, [r3, #0]
 8000514:	2bc5      	cmp	r3, #197	; 0xc5
 8000516:	d103      	bne.n	8000520 <_Z28cyrillic_characters_encodingPc+0xb8>
		*cyrillic_character = 'E';
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	2245      	movs	r2, #69	; 0x45
 800051c:	701a      	strb	r2, [r3, #0]
 800051e:	e18e      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'е') {
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	781b      	ldrb	r3, [r3, #0]
 8000524:	2be5      	cmp	r3, #229	; 0xe5
 8000526:	d103      	bne.n	8000530 <_Z28cyrillic_characters_encodingPc+0xc8>
		*cyrillic_character = 'e';
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	2265      	movs	r2, #101	; 0x65
 800052c:	701a      	strb	r2, [r3, #0]
 800052e:	e186      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Ж') {
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	781b      	ldrb	r3, [r3, #0]
 8000534:	2bc6      	cmp	r3, #198	; 0xc6
 8000536:	d103      	bne.n	8000540 <_Z28cyrillic_characters_encodingPc+0xd8>
		*cyrillic_character = 0b10100011;
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	22a3      	movs	r2, #163	; 0xa3
 800053c:	701a      	strb	r2, [r3, #0]
 800053e:	e17e      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'ж') {
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	781b      	ldrb	r3, [r3, #0]
 8000544:	2be6      	cmp	r3, #230	; 0xe6
 8000546:	d103      	bne.n	8000550 <_Z28cyrillic_characters_encodingPc+0xe8>
		*cyrillic_character = 0b10110110;
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	22b6      	movs	r2, #182	; 0xb6
 800054c:	701a      	strb	r2, [r3, #0]
 800054e:	e176      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'З') {
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	2bc7      	cmp	r3, #199	; 0xc7
 8000556:	d103      	bne.n	8000560 <_Z28cyrillic_characters_encodingPc+0xf8>
		*cyrillic_character = 0b10100100;
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	22a4      	movs	r2, #164	; 0xa4
 800055c:	701a      	strb	r2, [r3, #0]
 800055e:	e16e      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'з') {
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	2be7      	cmp	r3, #231	; 0xe7
 8000566:	d103      	bne.n	8000570 <_Z28cyrillic_characters_encodingPc+0x108>
		*cyrillic_character = 0b10110111;
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	22b7      	movs	r2, #183	; 0xb7
 800056c:	701a      	strb	r2, [r3, #0]
 800056e:	e166      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'И') {
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	2bc8      	cmp	r3, #200	; 0xc8
 8000576:	d103      	bne.n	8000580 <_Z28cyrillic_characters_encodingPc+0x118>
		*cyrillic_character = 0b10100101;
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	22a5      	movs	r2, #165	; 0xa5
 800057c:	701a      	strb	r2, [r3, #0]
 800057e:	e15e      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'и') {
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	2be8      	cmp	r3, #232	; 0xe8
 8000586:	d103      	bne.n	8000590 <_Z28cyrillic_characters_encodingPc+0x128>
		*cyrillic_character = 0b10111000;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	22b8      	movs	r2, #184	; 0xb8
 800058c:	701a      	strb	r2, [r3, #0]
 800058e:	e156      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Й') {
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	781b      	ldrb	r3, [r3, #0]
 8000594:	2bc9      	cmp	r3, #201	; 0xc9
 8000596:	d103      	bne.n	80005a0 <_Z28cyrillic_characters_encodingPc+0x138>
		*cyrillic_character = 0b10100110;
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	22a6      	movs	r2, #166	; 0xa6
 800059c:	701a      	strb	r2, [r3, #0]
 800059e:	e14e      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'й') {
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	2be9      	cmp	r3, #233	; 0xe9
 80005a6:	d103      	bne.n	80005b0 <_Z28cyrillic_characters_encodingPc+0x148>
		*cyrillic_character = 0b10111001;
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	22b9      	movs	r2, #185	; 0xb9
 80005ac:	701a      	strb	r2, [r3, #0]
 80005ae:	e146      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'К') {
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	2bca      	cmp	r3, #202	; 0xca
 80005b6:	d103      	bne.n	80005c0 <_Z28cyrillic_characters_encodingPc+0x158>
		*cyrillic_character = 'K';
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	224b      	movs	r2, #75	; 0x4b
 80005bc:	701a      	strb	r2, [r3, #0]
 80005be:	e13e      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'к') {
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	2bea      	cmp	r3, #234	; 0xea
 80005c6:	d103      	bne.n	80005d0 <_Z28cyrillic_characters_encodingPc+0x168>
		*cyrillic_character = 0b10111010;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	22ba      	movs	r2, #186	; 0xba
 80005cc:	701a      	strb	r2, [r3, #0]
 80005ce:	e136      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Л') {
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	2bcb      	cmp	r3, #203	; 0xcb
 80005d6:	d103      	bne.n	80005e0 <_Z28cyrillic_characters_encodingPc+0x178>
		*cyrillic_character = 0b10100111;
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	22a7      	movs	r2, #167	; 0xa7
 80005dc:	701a      	strb	r2, [r3, #0]
 80005de:	e12e      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'л') {
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	2beb      	cmp	r3, #235	; 0xeb
 80005e6:	d103      	bne.n	80005f0 <_Z28cyrillic_characters_encodingPc+0x188>
		*cyrillic_character = 0b10111011;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	22bb      	movs	r2, #187	; 0xbb
 80005ec:	701a      	strb	r2, [r3, #0]
 80005ee:	e126      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'М') {
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	2bcc      	cmp	r3, #204	; 0xcc
 80005f6:	d103      	bne.n	8000600 <_Z28cyrillic_characters_encodingPc+0x198>
		*cyrillic_character = 'M';
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	224d      	movs	r2, #77	; 0x4d
 80005fc:	701a      	strb	r2, [r3, #0]
 80005fe:	e11e      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'м') {
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	2bec      	cmp	r3, #236	; 0xec
 8000606:	d103      	bne.n	8000610 <_Z28cyrillic_characters_encodingPc+0x1a8>
		*cyrillic_character = 0b10111100;
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	22bc      	movs	r2, #188	; 0xbc
 800060c:	701a      	strb	r2, [r3, #0]
 800060e:	e116      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Н') {
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	2bcd      	cmp	r3, #205	; 0xcd
 8000616:	d103      	bne.n	8000620 <_Z28cyrillic_characters_encodingPc+0x1b8>
		*cyrillic_character = 'H';
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	2248      	movs	r2, #72	; 0x48
 800061c:	701a      	strb	r2, [r3, #0]
 800061e:	e10e      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'н') {
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	2bed      	cmp	r3, #237	; 0xed
 8000626:	d103      	bne.n	8000630 <_Z28cyrillic_characters_encodingPc+0x1c8>
		*cyrillic_character = 0b10111101;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	22bd      	movs	r2, #189	; 0xbd
 800062c:	701a      	strb	r2, [r3, #0]
 800062e:	e106      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'О') {
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	2bce      	cmp	r3, #206	; 0xce
 8000636:	d103      	bne.n	8000640 <_Z28cyrillic_characters_encodingPc+0x1d8>
		*cyrillic_character = 'O';
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	224f      	movs	r2, #79	; 0x4f
 800063c:	701a      	strb	r2, [r3, #0]
 800063e:	e0fe      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'о') {
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	2bee      	cmp	r3, #238	; 0xee
 8000646:	d103      	bne.n	8000650 <_Z28cyrillic_characters_encodingPc+0x1e8>
		*cyrillic_character = 'o';
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	226f      	movs	r2, #111	; 0x6f
 800064c:	701a      	strb	r2, [r3, #0]
 800064e:	e0f6      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'П') {
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	2bcf      	cmp	r3, #207	; 0xcf
 8000656:	d103      	bne.n	8000660 <_Z28cyrillic_characters_encodingPc+0x1f8>
		*cyrillic_character = 0b10101000;
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	22a8      	movs	r2, #168	; 0xa8
 800065c:	701a      	strb	r2, [r3, #0]
 800065e:	e0ee      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'п') {
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	2bef      	cmp	r3, #239	; 0xef
 8000666:	d103      	bne.n	8000670 <_Z28cyrillic_characters_encodingPc+0x208>
		*cyrillic_character = 0b10111110;
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	22be      	movs	r2, #190	; 0xbe
 800066c:	701a      	strb	r2, [r3, #0]
 800066e:	e0e6      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Р') {
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	2bd0      	cmp	r3, #208	; 0xd0
 8000676:	d103      	bne.n	8000680 <_Z28cyrillic_characters_encodingPc+0x218>
		*cyrillic_character = 'P';
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	2250      	movs	r2, #80	; 0x50
 800067c:	701a      	strb	r2, [r3, #0]
 800067e:	e0de      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'р') {
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	2bf0      	cmp	r3, #240	; 0xf0
 8000686:	d103      	bne.n	8000690 <_Z28cyrillic_characters_encodingPc+0x228>
		*cyrillic_character = 'p';
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	2270      	movs	r2, #112	; 0x70
 800068c:	701a      	strb	r2, [r3, #0]
 800068e:	e0d6      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'С') {
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	2bd1      	cmp	r3, #209	; 0xd1
 8000696:	d103      	bne.n	80006a0 <_Z28cyrillic_characters_encodingPc+0x238>
		*cyrillic_character = 'C';
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	2243      	movs	r2, #67	; 0x43
 800069c:	701a      	strb	r2, [r3, #0]
 800069e:	e0ce      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'с') {
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	2bf1      	cmp	r3, #241	; 0xf1
 80006a6:	d103      	bne.n	80006b0 <_Z28cyrillic_characters_encodingPc+0x248>
		*cyrillic_character = 'c';
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	2263      	movs	r2, #99	; 0x63
 80006ac:	701a      	strb	r2, [r3, #0]
 80006ae:	e0c6      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Т') {
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	2bd2      	cmp	r3, #210	; 0xd2
 80006b6:	d103      	bne.n	80006c0 <_Z28cyrillic_characters_encodingPc+0x258>
		*cyrillic_character = 'T';
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	2254      	movs	r2, #84	; 0x54
 80006bc:	701a      	strb	r2, [r3, #0]
 80006be:	e0be      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'т') {
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	2bf2      	cmp	r3, #242	; 0xf2
 80006c6:	d103      	bne.n	80006d0 <_Z28cyrillic_characters_encodingPc+0x268>
		*cyrillic_character = 0b10111111;
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	22bf      	movs	r2, #191	; 0xbf
 80006cc:	701a      	strb	r2, [r3, #0]
 80006ce:	e0b6      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'У') {
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	2bd3      	cmp	r3, #211	; 0xd3
 80006d6:	d103      	bne.n	80006e0 <_Z28cyrillic_characters_encodingPc+0x278>
		*cyrillic_character = 0b10101001;
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	22a9      	movs	r2, #169	; 0xa9
 80006dc:	701a      	strb	r2, [r3, #0]
 80006de:	e0ae      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'у') {
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	2bf3      	cmp	r3, #243	; 0xf3
 80006e6:	d103      	bne.n	80006f0 <_Z28cyrillic_characters_encodingPc+0x288>
		*cyrillic_character = 'y';
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	2279      	movs	r2, #121	; 0x79
 80006ec:	701a      	strb	r2, [r3, #0]
 80006ee:	e0a6      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Ф') {
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	2bd4      	cmp	r3, #212	; 0xd4
 80006f6:	d103      	bne.n	8000700 <_Z28cyrillic_characters_encodingPc+0x298>
		*cyrillic_character = 0b10101010;
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	22aa      	movs	r2, #170	; 0xaa
 80006fc:	701a      	strb	r2, [r3, #0]
 80006fe:	e09e      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'ф') {
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	2bf4      	cmp	r3, #244	; 0xf4
 8000706:	d103      	bne.n	8000710 <_Z28cyrillic_characters_encodingPc+0x2a8>
		*cyrillic_character = 0b11100100;
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	22e4      	movs	r2, #228	; 0xe4
 800070c:	701a      	strb	r2, [r3, #0]
 800070e:	e096      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Х') {
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	2bd5      	cmp	r3, #213	; 0xd5
 8000716:	d103      	bne.n	8000720 <_Z28cyrillic_characters_encodingPc+0x2b8>
		*cyrillic_character = 'X';
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	2258      	movs	r2, #88	; 0x58
 800071c:	701a      	strb	r2, [r3, #0]
 800071e:	e08e      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'х') {
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	2bf5      	cmp	r3, #245	; 0xf5
 8000726:	d103      	bne.n	8000730 <_Z28cyrillic_characters_encodingPc+0x2c8>
		*cyrillic_character = 'x';
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	2278      	movs	r2, #120	; 0x78
 800072c:	701a      	strb	r2, [r3, #0]
 800072e:	e086      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Ц') {
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	2bd6      	cmp	r3, #214	; 0xd6
 8000736:	d103      	bne.n	8000740 <_Z28cyrillic_characters_encodingPc+0x2d8>
		*cyrillic_character = 0b11100001;
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	22e1      	movs	r2, #225	; 0xe1
 800073c:	701a      	strb	r2, [r3, #0]
 800073e:	e07e      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'ц') {
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	2bf6      	cmp	r3, #246	; 0xf6
 8000746:	d103      	bne.n	8000750 <_Z28cyrillic_characters_encodingPc+0x2e8>
		*cyrillic_character = 0b11100101;
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	22e5      	movs	r2, #229	; 0xe5
 800074c:	701a      	strb	r2, [r3, #0]
 800074e:	e076      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Ч') {
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	2bd7      	cmp	r3, #215	; 0xd7
 8000756:	d103      	bne.n	8000760 <_Z28cyrillic_characters_encodingPc+0x2f8>
		*cyrillic_character = 0b10101011;
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	22ab      	movs	r2, #171	; 0xab
 800075c:	701a      	strb	r2, [r3, #0]
 800075e:	e06e      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'ч') {
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	2bf7      	cmp	r3, #247	; 0xf7
 8000766:	d103      	bne.n	8000770 <_Z28cyrillic_characters_encodingPc+0x308>
		*cyrillic_character = 0b11000000;
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	22c0      	movs	r2, #192	; 0xc0
 800076c:	701a      	strb	r2, [r3, #0]
 800076e:	e066      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Ш') {
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	2bd8      	cmp	r3, #216	; 0xd8
 8000776:	d103      	bne.n	8000780 <_Z28cyrillic_characters_encodingPc+0x318>
		*cyrillic_character = 0b10101100;
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	22ac      	movs	r2, #172	; 0xac
 800077c:	701a      	strb	r2, [r3, #0]
 800077e:	e05e      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'ш') {
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	2bf8      	cmp	r3, #248	; 0xf8
 8000786:	d103      	bne.n	8000790 <_Z28cyrillic_characters_encodingPc+0x328>
		*cyrillic_character = 0b11000001;
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	22c1      	movs	r2, #193	; 0xc1
 800078c:	701a      	strb	r2, [r3, #0]
 800078e:	e056      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Щ') {
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	2bd9      	cmp	r3, #217	; 0xd9
 8000796:	d103      	bne.n	80007a0 <_Z28cyrillic_characters_encodingPc+0x338>
		*cyrillic_character = 0b11100010;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	22e2      	movs	r2, #226	; 0xe2
 800079c:	701a      	strb	r2, [r3, #0]
 800079e:	e04e      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'щ') {
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	2bf9      	cmp	r3, #249	; 0xf9
 80007a6:	d103      	bne.n	80007b0 <_Z28cyrillic_characters_encodingPc+0x348>
		*cyrillic_character = 0b11100110;
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	22e6      	movs	r2, #230	; 0xe6
 80007ac:	701a      	strb	r2, [r3, #0]
 80007ae:	e046      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'ъ') {
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	2bfa      	cmp	r3, #250	; 0xfa
 80007b6:	d103      	bne.n	80007c0 <_Z28cyrillic_characters_encodingPc+0x358>
		*cyrillic_character = 0b11000010;
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	22c2      	movs	r2, #194	; 0xc2
 80007bc:	701a      	strb	r2, [r3, #0]
 80007be:	e03e      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'ы') {
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	2bfb      	cmp	r3, #251	; 0xfb
 80007c6:	d103      	bne.n	80007d0 <_Z28cyrillic_characters_encodingPc+0x368>
		*cyrillic_character = 0b11000011;
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	22c3      	movs	r2, #195	; 0xc3
 80007cc:	701a      	strb	r2, [r3, #0]
 80007ce:	e036      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'ь') {
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	2bfc      	cmp	r3, #252	; 0xfc
 80007d6:	d103      	bne.n	80007e0 <_Z28cyrillic_characters_encodingPc+0x378>
		*cyrillic_character = 0b11000100;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	22c4      	movs	r2, #196	; 0xc4
 80007dc:	701a      	strb	r2, [r3, #0]
 80007de:	e02e      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Э') {
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	2bdd      	cmp	r3, #221	; 0xdd
 80007e6:	d103      	bne.n	80007f0 <_Z28cyrillic_characters_encodingPc+0x388>
		*cyrillic_character = 0b10101111;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	22af      	movs	r2, #175	; 0xaf
 80007ec:	701a      	strb	r2, [r3, #0]
 80007ee:	e026      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'э') {
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	2bfd      	cmp	r3, #253	; 0xfd
 80007f6:	d103      	bne.n	8000800 <_Z28cyrillic_characters_encodingPc+0x398>
		*cyrillic_character = 0b11000101;
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	22c5      	movs	r2, #197	; 0xc5
 80007fc:	701a      	strb	r2, [r3, #0]
 80007fe:	e01e      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Ю') {
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	2bde      	cmp	r3, #222	; 0xde
 8000806:	d103      	bne.n	8000810 <_Z28cyrillic_characters_encodingPc+0x3a8>
		*cyrillic_character = 0b10110000;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	22b0      	movs	r2, #176	; 0xb0
 800080c:	701a      	strb	r2, [r3, #0]
 800080e:	e016      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'ю') {
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	2bfe      	cmp	r3, #254	; 0xfe
 8000816:	d103      	bne.n	8000820 <_Z28cyrillic_characters_encodingPc+0x3b8>
		*cyrillic_character = 0b11000110;
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	22c6      	movs	r2, #198	; 0xc6
 800081c:	701a      	strb	r2, [r3, #0]
 800081e:	e00e      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Я') {
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	2bdf      	cmp	r3, #223	; 0xdf
 8000826:	d103      	bne.n	8000830 <_Z28cyrillic_characters_encodingPc+0x3c8>
		*cyrillic_character = 0b10110001;
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	22b1      	movs	r2, #177	; 0xb1
 800082c:	701a      	strb	r2, [r3, #0]
 800082e:	e006      	b.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'я') {
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	2bff      	cmp	r3, #255	; 0xff
 8000836:	d102      	bne.n	800083e <_Z28cyrillic_characters_encodingPc+0x3d6>
		*cyrillic_character = 0b11000111;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	22c7      	movs	r2, #199	; 0xc7
 800083c:	701a      	strb	r2, [r3, #0]
	}

	return cyrillic_character;
 800083e:	687b      	ldr	r3, [r7, #4]
}
 8000840:	0018      	movs	r0, r3
 8000842:	46bd      	mov	sp, r7
 8000844:	b002      	add	sp, #8
 8000846:	bd80      	pop	{r7, pc}

08000848 <_Z13lcd_send_bitehhP19__I2C_HandleTypeDefh>:
			i = 129;
		}
	}
}

void lcd_send_bite(uint8_t bite, uint8_t rs, I2C_HandleTypeDef *hi2c, uint8_t lcd_addr) {
 8000848:	b590      	push	{r4, r7, lr}
 800084a:	b085      	sub	sp, #20
 800084c:	af00      	add	r7, sp, #0
 800084e:	0004      	movs	r4, r0
 8000850:	0008      	movs	r0, r1
 8000852:	603a      	str	r2, [r7, #0]
 8000854:	0019      	movs	r1, r3
 8000856:	1dfb      	adds	r3, r7, #7
 8000858:	1c22      	adds	r2, r4, #0
 800085a:	701a      	strb	r2, [r3, #0]
 800085c:	1dbb      	adds	r3, r7, #6
 800085e:	1c02      	adds	r2, r0, #0
 8000860:	701a      	strb	r2, [r3, #0]
 8000862:	1d7b      	adds	r3, r7, #5
 8000864:	1c0a      	adds	r2, r1, #0
 8000866:	701a      	strb	r2, [r3, #0]
	uint8_t up = bite & 0xF0;
 8000868:	200f      	movs	r0, #15
 800086a:	183b      	adds	r3, r7, r0
 800086c:	1dfa      	adds	r2, r7, #7
 800086e:	7812      	ldrb	r2, [r2, #0]
 8000870:	210f      	movs	r1, #15
 8000872:	438a      	bics	r2, r1
 8000874:	701a      	strb	r2, [r3, #0]
	uint8_t lo = (bite << 4) & 0xF0;
 8000876:	1dfb      	adds	r3, r7, #7
 8000878:	781b      	ldrb	r3, [r3, #0]
 800087a:	011a      	lsls	r2, r3, #4
 800087c:	240e      	movs	r4, #14
 800087e:	193b      	adds	r3, r7, r4
 8000880:	701a      	strb	r2, [r3, #0]

	uint8_t data_arr[4] {};
 8000882:	2108      	movs	r1, #8
 8000884:	187b      	adds	r3, r7, r1
 8000886:	2200      	movs	r2, #0
 8000888:	601a      	str	r2, [r3, #0]

	data_arr[0] = up | rs | LED | EN;
 800088a:	183a      	adds	r2, r7, r0
 800088c:	1dbb      	adds	r3, r7, #6
 800088e:	7812      	ldrb	r2, [r2, #0]
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	4313      	orrs	r3, r2
 8000894:	b2db      	uxtb	r3, r3
 8000896:	220c      	movs	r2, #12
 8000898:	4313      	orrs	r3, r2
 800089a:	b2da      	uxtb	r2, r3
 800089c:	187b      	adds	r3, r7, r1
 800089e:	701a      	strb	r2, [r3, #0]
	data_arr[1] = 0;
 80008a0:	187b      	adds	r3, r7, r1
 80008a2:	2200      	movs	r2, #0
 80008a4:	705a      	strb	r2, [r3, #1]
	data_arr[2] = lo | rs | LED | EN;
 80008a6:	193a      	adds	r2, r7, r4
 80008a8:	1dbb      	adds	r3, r7, #6
 80008aa:	7812      	ldrb	r2, [r2, #0]
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	4313      	orrs	r3, r2
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	220c      	movs	r2, #12
 80008b4:	4313      	orrs	r3, r2
 80008b6:	b2da      	uxtb	r2, r3
 80008b8:	187b      	adds	r3, r7, r1
 80008ba:	709a      	strb	r2, [r3, #2]
	data_arr[3] = 0;
 80008bc:	0008      	movs	r0, r1
 80008be:	187b      	adds	r3, r7, r1
 80008c0:	2200      	movs	r2, #0
 80008c2:	70da      	strb	r2, [r3, #3]

	lcd_i2c_state = 1;
 80008c4:	4b09      	ldr	r3, [pc, #36]	; (80008ec <_Z13lcd_send_bitehhP19__I2C_HandleTypeDefh+0xa4>)
 80008c6:	2201      	movs	r2, #1
 80008c8:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(hi2c, lcd_addr, data_arr, 4);
 80008ca:	1d7b      	adds	r3, r7, #5
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	b299      	uxth	r1, r3
 80008d0:	183a      	adds	r2, r7, r0
 80008d2:	6838      	ldr	r0, [r7, #0]
 80008d4:	2304      	movs	r3, #4
 80008d6:	f001 fb65 	bl	8001fa4 <HAL_I2C_Master_Transmit_DMA>
	while (lcd_i2c_state == 1) {
 80008da:	4b04      	ldr	r3, [pc, #16]	; (80008ec <_Z13lcd_send_bitehhP19__I2C_HandleTypeDefh+0xa4>)
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	2b01      	cmp	r3, #1
 80008e0:	d100      	bne.n	80008e4 <_Z13lcd_send_bitehhP19__I2C_HandleTypeDefh+0x9c>
 80008e2:	e7fa      	b.n	80008da <_Z13lcd_send_bitehhP19__I2C_HandleTypeDefh+0x92>
	}
}
 80008e4:	46c0      	nop			; (mov r8, r8)
 80008e6:	46bd      	mov	sp, r7
 80008e8:	b005      	add	sp, #20
 80008ea:	bd90      	pop	{r4, r7, pc}
 80008ec:	20000028 	.word	0x20000028

080008f0 <_Z15lcd_send_stringPchP19__I2C_HandleTypeDefh>:

void lcd_send_string(char *str,uint8_t cyrillic, I2C_HandleTypeDef *hi2c, uint8_t lcd_addr) {
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b084      	sub	sp, #16
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	60f8      	str	r0, [r7, #12]
 80008f8:	0008      	movs	r0, r1
 80008fa:	607a      	str	r2, [r7, #4]
 80008fc:	0019      	movs	r1, r3
 80008fe:	230b      	movs	r3, #11
 8000900:	18fb      	adds	r3, r7, r3
 8000902:	1c02      	adds	r2, r0, #0
 8000904:	701a      	strb	r2, [r3, #0]
 8000906:	230a      	movs	r3, #10
 8000908:	18fb      	adds	r3, r7, r3
 800090a:	1c0a      	adds	r2, r1, #0
 800090c:	701a      	strb	r2, [r3, #0]
	while (*str) {
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	781b      	ldrb	r3, [r3, #0]
 8000912:	2b00      	cmp	r3, #0
 8000914:	d019      	beq.n	800094a <_Z15lcd_send_stringPchP19__I2C_HandleTypeDefh+0x5a>
		if (cyrillic == 1) {
 8000916:	230b      	movs	r3, #11
 8000918:	18fb      	adds	r3, r7, r3
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	2b01      	cmp	r3, #1
 800091e:	d107      	bne.n	8000930 <_Z15lcd_send_stringPchP19__I2C_HandleTypeDefh+0x40>
			*str = *cyrillic_characters_encoding(&*str);
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	0018      	movs	r0, r3
 8000924:	f7ff fda0 	bl	8000468 <_Z28cyrillic_characters_encodingPc>
 8000928:	0003      	movs	r3, r0
 800092a:	781a      	ldrb	r2, [r3, #0]
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	701a      	strb	r2, [r3, #0]
		}
		lcd_send_bite((uint8_t) (*str), 1, hi2c, lcd_addr);
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	7818      	ldrb	r0, [r3, #0]
 8000934:	230a      	movs	r3, #10
 8000936:	18fb      	adds	r3, r7, r3
 8000938:	781b      	ldrb	r3, [r3, #0]
 800093a:	687a      	ldr	r2, [r7, #4]
 800093c:	2101      	movs	r1, #1
 800093e:	f7ff ff83 	bl	8000848 <_Z13lcd_send_bitehhP19__I2C_HandleTypeDefh>
		str++;
 8000942:	68fb      	ldr	r3, [r7, #12]
 8000944:	3301      	adds	r3, #1
 8000946:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8000948:	e7e1      	b.n	800090e <_Z15lcd_send_stringPchP19__I2C_HandleTypeDefh+0x1e>
	}
}
 800094a:	46c0      	nop			; (mov r8, r8)
 800094c:	46bd      	mov	sp, r7
 800094e:	b004      	add	sp, #16
 8000950:	bd80      	pop	{r7, pc}
	...

08000954 <_Z9lcd_clearP19__I2C_HandleTypeDefh>:

void lcd_clear(I2C_HandleTypeDef *hi2c, uint8_t lcd_addr) {
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
 800095c:	000a      	movs	r2, r1
 800095e:	1cfb      	adds	r3, r7, #3
 8000960:	701a      	strb	r2, [r3, #0]
	uint8_t data_arr[4] { 4, 0, 20, 0 };
 8000962:	200c      	movs	r0, #12
 8000964:	183b      	adds	r3, r7, r0
 8000966:	4a0b      	ldr	r2, [pc, #44]	; (8000994 <_Z9lcd_clearP19__I2C_HandleTypeDefh+0x40>)
 8000968:	601a      	str	r2, [r3, #0]

	lcd_i2c_state = 1;
 800096a:	4b0b      	ldr	r3, [pc, #44]	; (8000998 <_Z9lcd_clearP19__I2C_HandleTypeDefh+0x44>)
 800096c:	2201      	movs	r2, #1
 800096e:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(hi2c, lcd_addr, data_arr, 4);
 8000970:	1cfb      	adds	r3, r7, #3
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	b299      	uxth	r1, r3
 8000976:	183a      	adds	r2, r7, r0
 8000978:	6878      	ldr	r0, [r7, #4]
 800097a:	2304      	movs	r3, #4
 800097c:	f001 fb12 	bl	8001fa4 <HAL_I2C_Master_Transmit_DMA>
	while (lcd_i2c_state == 1) {
 8000980:	4b05      	ldr	r3, [pc, #20]	; (8000998 <_Z9lcd_clearP19__I2C_HandleTypeDefh+0x44>)
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	2b01      	cmp	r3, #1
 8000986:	d100      	bne.n	800098a <_Z9lcd_clearP19__I2C_HandleTypeDefh+0x36>
 8000988:	e7fa      	b.n	8000980 <_Z9lcd_clearP19__I2C_HandleTypeDefh+0x2c>
	}
}
 800098a:	46c0      	nop			; (mov r8, r8)
 800098c:	46bd      	mov	sp, r7
 800098e:	b004      	add	sp, #16
 8000990:	bd80      	pop	{r7, pc}
 8000992:	46c0      	nop			; (mov r8, r8)
 8000994:	00140004 	.word	0x00140004
 8000998:	20000028 	.word	0x20000028

0800099c <_Z14ddram_set_addrhP19__I2C_HandleTypeDefh>:

void ddram_set_addr(uint8_t ddram_addr, I2C_HandleTypeDef *hi2c, uint8_t lcd_addr) {
 800099c:	b590      	push	{r4, r7, lr}
 800099e:	b085      	sub	sp, #20
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6039      	str	r1, [r7, #0]
 80009a4:	0011      	movs	r1, r2
 80009a6:	1dfb      	adds	r3, r7, #7
 80009a8:	1c02      	adds	r2, r0, #0
 80009aa:	701a      	strb	r2, [r3, #0]
 80009ac:	1dbb      	adds	r3, r7, #6
 80009ae:	1c0a      	adds	r2, r1, #0
 80009b0:	701a      	strb	r2, [r3, #0]
	uint8_t up = (ddram_addr | 0x80) & 0xF0;
 80009b2:	1dfb      	adds	r3, r7, #7
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	2270      	movs	r2, #112	; 0x70
 80009b8:	4013      	ands	r3, r2
 80009ba:	b2da      	uxtb	r2, r3
 80009bc:	240f      	movs	r4, #15
 80009be:	193b      	adds	r3, r7, r4
 80009c0:	2180      	movs	r1, #128	; 0x80
 80009c2:	4249      	negs	r1, r1
 80009c4:	430a      	orrs	r2, r1
 80009c6:	701a      	strb	r2, [r3, #0]
	uint8_t lo = (ddram_addr << 4) & 0xF0;
 80009c8:	1dfb      	adds	r3, r7, #7
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	011a      	lsls	r2, r3, #4
 80009ce:	210e      	movs	r1, #14
 80009d0:	187b      	adds	r3, r7, r1
 80009d2:	701a      	strb	r2, [r3, #0]

	uint8_t data_arr[4]{};
 80009d4:	2008      	movs	r0, #8
 80009d6:	183b      	adds	r3, r7, r0
 80009d8:	2200      	movs	r2, #0
 80009da:	601a      	str	r2, [r3, #0]

	data_arr[0] = up | EN;
 80009dc:	193b      	adds	r3, r7, r4
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	2204      	movs	r2, #4
 80009e2:	4313      	orrs	r3, r2
 80009e4:	b2da      	uxtb	r2, r3
 80009e6:	183b      	adds	r3, r7, r0
 80009e8:	701a      	strb	r2, [r3, #0]
	data_arr[1] = 0;
 80009ea:	183b      	adds	r3, r7, r0
 80009ec:	2200      	movs	r2, #0
 80009ee:	705a      	strb	r2, [r3, #1]
	data_arr[2] = lo | EN;
 80009f0:	187b      	adds	r3, r7, r1
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	2204      	movs	r2, #4
 80009f6:	4313      	orrs	r3, r2
 80009f8:	b2da      	uxtb	r2, r3
 80009fa:	183b      	adds	r3, r7, r0
 80009fc:	709a      	strb	r2, [r3, #2]
	data_arr[3] = 0;
 80009fe:	183b      	adds	r3, r7, r0
 8000a00:	2200      	movs	r2, #0
 8000a02:	70da      	strb	r2, [r3, #3]

	lcd_i2c_state = 1;
 8000a04:	4b09      	ldr	r3, [pc, #36]	; (8000a2c <_Z14ddram_set_addrhP19__I2C_HandleTypeDefh+0x90>)
 8000a06:	2201      	movs	r2, #1
 8000a08:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(hi2c, lcd_addr, data_arr, 4);
 8000a0a:	1dbb      	adds	r3, r7, #6
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	b299      	uxth	r1, r3
 8000a10:	183a      	adds	r2, r7, r0
 8000a12:	6838      	ldr	r0, [r7, #0]
 8000a14:	2304      	movs	r3, #4
 8000a16:	f001 fac5 	bl	8001fa4 <HAL_I2C_Master_Transmit_DMA>
	while (lcd_i2c_state == 1) {
 8000a1a:	4b04      	ldr	r3, [pc, #16]	; (8000a2c <_Z14ddram_set_addrhP19__I2C_HandleTypeDefh+0x90>)
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	2b01      	cmp	r3, #1
 8000a20:	d100      	bne.n	8000a24 <_Z14ddram_set_addrhP19__I2C_HandleTypeDefh+0x88>
 8000a22:	e7fa      	b.n	8000a1a <_Z14ddram_set_addrhP19__I2C_HandleTypeDefh+0x7e>
	}
}
 8000a24:	46c0      	nop			; (mov r8, r8)
 8000a26:	46bd      	mov	sp, r7
 8000a28:	b005      	add	sp, #20
 8000a2a:	bd90      	pop	{r4, r7, pc}
 8000a2c:	20000028 	.word	0x20000028

08000a30 <_Z18lcd_initializationP19__I2C_HandleTypeDefh>:

void lcd_initialization(I2C_HandleTypeDef *hi2c, uint8_t lcd_addr) {
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
 8000a38:	000a      	movs	r2, r1
 8000a3a:	1cfb      	adds	r3, r7, #3
 8000a3c:	701a      	strb	r2, [r3, #0]
	HAL_Delay(50);
 8000a3e:	2032      	movs	r0, #50	; 0x32
 8000a40:	f000 fd68 	bl	8001514 <HAL_Delay>

	lcd_send_bite(0b00110000, 0, hi2c, lcd_addr);   // 8ми битный интерфейс
 8000a44:	1cfb      	adds	r3, r7, #3
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	687a      	ldr	r2, [r7, #4]
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	2030      	movs	r0, #48	; 0x30
 8000a4e:	f7ff fefb 	bl	8000848 <_Z13lcd_send_bitehhP19__I2C_HandleTypeDefh>
	HAL_Delay(40);
 8000a52:	2028      	movs	r0, #40	; 0x28
 8000a54:	f000 fd5e 	bl	8001514 <HAL_Delay>

	lcd_send_bite(0b00000010, 0, hi2c, lcd_addr);   // установка курсора в начале строки
 8000a58:	1cfb      	adds	r3, r7, #3
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	687a      	ldr	r2, [r7, #4]
 8000a5e:	2100      	movs	r1, #0
 8000a60:	2002      	movs	r0, #2
 8000a62:	f7ff fef1 	bl	8000848 <_Z13lcd_send_bitehhP19__I2C_HandleTypeDefh>
	HAL_Delay(40);
 8000a66:	2028      	movs	r0, #40	; 0x28
 8000a68:	f000 fd54 	bl	8001514 <HAL_Delay>

	lcd_send_bite(0b00001100, 0, hi2c, lcd_addr);   // нормальный режим работы, выкл курсор
 8000a6c:	1cfb      	adds	r3, r7, #3
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	687a      	ldr	r2, [r7, #4]
 8000a72:	2100      	movs	r1, #0
 8000a74:	200c      	movs	r0, #12
 8000a76:	f7ff fee7 	bl	8000848 <_Z13lcd_send_bitehhP19__I2C_HandleTypeDefh>
	HAL_Delay(40);
 8000a7a:	2028      	movs	r0, #40	; 0x28
 8000a7c:	f000 fd4a 	bl	8001514 <HAL_Delay>

	lcd_send_bite(0b00000001, 0, hi2c, lcd_addr);   // очистка дисплея
 8000a80:	1cfb      	adds	r3, r7, #3
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	687a      	ldr	r2, [r7, #4]
 8000a86:	2100      	movs	r1, #0
 8000a88:	2001      	movs	r0, #1
 8000a8a:	f7ff fedd 	bl	8000848 <_Z13lcd_send_bitehhP19__I2C_HandleTypeDefh>
	HAL_Delay(2);
 8000a8e:	2002      	movs	r0, #2
 8000a90:	f000 fd40 	bl	8001514 <HAL_Delay>
}
 8000a94:	46c0      	nop			; (mov r8, r8)
 8000a96:	46bd      	mov	sp, r7
 8000a98:	b002      	add	sp, #8
 8000a9a:	bd80      	pop	{r7, pc}

08000a9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a9c:	b590      	push	{r4, r7, lr}
 8000a9e:	b093      	sub	sp, #76	; 0x4c
 8000aa0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000aa2:	f000 fcd3 	bl	800144c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000aa6:	f000 f843 	bl	8000b30 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000aaa:	f000 f97b 	bl	8000da4 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8000aae:	f000 f953 	bl	8000d58 <_ZL11MX_DMA_Initv>
  MX_I2C1_Init();
 8000ab2:	f000 f8ab 	bl	8000c0c <_ZL12MX_I2C1_Initv>
  MX_TIM6_Init();
 8000ab6:	f000 f8f5 	bl	8000ca4 <_ZL12MX_TIM6_Initv>
  MX_USART2_UART_Init();
 8000aba:	f000 f919 	bl	8000cf0 <_ZL19MX_USART2_UART_Initv>
  /* USER CODE BEGIN 2 */
  lcd_initialization(&hi2c1, 0x4E);
 8000abe:	4b19      	ldr	r3, [pc, #100]	; (8000b24 <main+0x88>)
 8000ac0:	214e      	movs	r1, #78	; 0x4e
 8000ac2:	0018      	movs	r0, r3
 8000ac4:	f7ff ffb4 	bl	8000a30 <_Z18lcd_initializationP19__I2C_HandleTypeDefh>

  Screen main_screen;
 8000ac8:	2408      	movs	r4, #8
 8000aca:	193b      	adds	r3, r7, r4
 8000acc:	0018      	movs	r0, r3
 8000ace:	f7ff fc1d 	bl	800030c <_ZN6ScreenC1Ev>
  main_screen.display();
 8000ad2:	193b      	adds	r3, r7, r4
 8000ad4:	0018      	movs	r0, r3
 8000ad6:	f7ff fc6f 	bl	80003b8 <_ZN6Screen7displayEv>
	while (1) {




		if (button_down.clicked()) {
 8000ada:	4b13      	ldr	r3, [pc, #76]	; (8000b28 <main+0x8c>)
 8000adc:	0018      	movs	r0, r3
 8000ade:	f7ff fbb5 	bl	800024c <_ZN6Button7clickedEv>
 8000ae2:	0003      	movs	r3, r0
 8000ae4:	1e5a      	subs	r2, r3, #1
 8000ae6:	4193      	sbcs	r3, r2
 8000ae8:	b2db      	uxtb	r3, r3
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d0f5      	beq.n	8000ada <main+0x3e>
			lcd_clear(&hi2c1, 0x4E);
 8000aee:	4b0d      	ldr	r3, [pc, #52]	; (8000b24 <main+0x88>)
 8000af0:	214e      	movs	r1, #78	; 0x4e
 8000af2:	0018      	movs	r0, r3
 8000af4:	f7ff ff2e 	bl	8000954 <_Z9lcd_clearP19__I2C_HandleTypeDefh>
			char a[] { "Нажато" };
 8000af8:	003b      	movs	r3, r7
 8000afa:	4a0c      	ldr	r2, [pc, #48]	; (8000b2c <main+0x90>)
 8000afc:	6811      	ldr	r1, [r2, #0]
 8000afe:	6019      	str	r1, [r3, #0]
 8000b00:	8891      	ldrh	r1, [r2, #4]
 8000b02:	8099      	strh	r1, [r3, #4]
 8000b04:	7992      	ldrb	r2, [r2, #6]
 8000b06:	719a      	strb	r2, [r3, #6]
			ddram_set_addr(0x00, &hi2c1, 0x4E);
 8000b08:	4b06      	ldr	r3, [pc, #24]	; (8000b24 <main+0x88>)
 8000b0a:	224e      	movs	r2, #78	; 0x4e
 8000b0c:	0019      	movs	r1, r3
 8000b0e:	2000      	movs	r0, #0
 8000b10:	f7ff ff44 	bl	800099c <_Z14ddram_set_addrhP19__I2C_HandleTypeDefh>
			lcd_send_string(a, 1, &hi2c1, 0x4E);
 8000b14:	4a03      	ldr	r2, [pc, #12]	; (8000b24 <main+0x88>)
 8000b16:	0038      	movs	r0, r7
 8000b18:	234e      	movs	r3, #78	; 0x4e
 8000b1a:	2101      	movs	r1, #1
 8000b1c:	f7ff fee8 	bl	80008f0 <_Z15lcd_send_stringPchP19__I2C_HandleTypeDefh>
		 }
		 */
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 8000b20:	e7db      	b.n	8000ada <main+0x3e>
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	2000002c 	.word	0x2000002c
 8000b28:	20000260 	.word	0x20000260
 8000b2c:	08005a94 	.word	0x08005a94

08000b30 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b30:	b590      	push	{r4, r7, lr}
 8000b32:	b095      	sub	sp, #84	; 0x54
 8000b34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b36:	2420      	movs	r4, #32
 8000b38:	193b      	adds	r3, r7, r4
 8000b3a:	0018      	movs	r0, r3
 8000b3c:	2330      	movs	r3, #48	; 0x30
 8000b3e:	001a      	movs	r2, r3
 8000b40:	2100      	movs	r1, #0
 8000b42:	f004 ff72 	bl	8005a2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b46:	2310      	movs	r3, #16
 8000b48:	18fb      	adds	r3, r7, r3
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	2310      	movs	r3, #16
 8000b4e:	001a      	movs	r2, r3
 8000b50:	2100      	movs	r1, #0
 8000b52:	f004 ff6a 	bl	8005a2a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b56:	003b      	movs	r3, r7
 8000b58:	0018      	movs	r0, r3
 8000b5a:	2310      	movs	r3, #16
 8000b5c:	001a      	movs	r2, r3
 8000b5e:	2100      	movs	r1, #0
 8000b60:	f004 ff63 	bl	8005a2a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b64:	0021      	movs	r1, r4
 8000b66:	187b      	adds	r3, r7, r1
 8000b68:	2202      	movs	r2, #2
 8000b6a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b6c:	187b      	adds	r3, r7, r1
 8000b6e:	2201      	movs	r2, #1
 8000b70:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b72:	187b      	adds	r3, r7, r1
 8000b74:	2210      	movs	r2, #16
 8000b76:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b78:	187b      	adds	r3, r7, r1
 8000b7a:	2202      	movs	r2, #2
 8000b7c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b7e:	187b      	adds	r3, r7, r1
 8000b80:	2200      	movs	r2, #0
 8000b82:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000b84:	187b      	adds	r3, r7, r1
 8000b86:	22a0      	movs	r2, #160	; 0xa0
 8000b88:	0392      	lsls	r2, r2, #14
 8000b8a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000b8c:	187b      	adds	r3, r7, r1
 8000b8e:	2200      	movs	r2, #0
 8000b90:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b92:	187b      	adds	r3, r7, r1
 8000b94:	0018      	movs	r0, r3
 8000b96:	f003 f88d 	bl	8003cb4 <HAL_RCC_OscConfig>
 8000b9a:	0003      	movs	r3, r0
 8000b9c:	1e5a      	subs	r2, r3, #1
 8000b9e:	4193      	sbcs	r3, r2
 8000ba0:	b2db      	uxtb	r3, r3
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <_Z18SystemClock_Configv+0x7a>
  {
    Error_Handler();
 8000ba6:	f000 f9e9 	bl	8000f7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000baa:	2110      	movs	r1, #16
 8000bac:	187b      	adds	r3, r7, r1
 8000bae:	2207      	movs	r2, #7
 8000bb0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bb2:	187b      	adds	r3, r7, r1
 8000bb4:	2202      	movs	r2, #2
 8000bb6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bb8:	187b      	adds	r3, r7, r1
 8000bba:	2200      	movs	r2, #0
 8000bbc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bbe:	187b      	adds	r3, r7, r1
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000bc4:	187b      	adds	r3, r7, r1
 8000bc6:	2101      	movs	r1, #1
 8000bc8:	0018      	movs	r0, r3
 8000bca:	f003 fb8d 	bl	80042e8 <HAL_RCC_ClockConfig>
 8000bce:	0003      	movs	r3, r0
 8000bd0:	1e5a      	subs	r2, r3, #1
 8000bd2:	4193      	sbcs	r3, r2
 8000bd4:	b2db      	uxtb	r3, r3
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <_Z18SystemClock_Configv+0xae>
  {
    Error_Handler();
 8000bda:	f000 f9cf 	bl	8000f7c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000bde:	003b      	movs	r3, r7
 8000be0:	2220      	movs	r2, #32
 8000be2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000be4:	003b      	movs	r3, r7
 8000be6:	2200      	movs	r2, #0
 8000be8:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bea:	003b      	movs	r3, r7
 8000bec:	0018      	movs	r0, r3
 8000bee:	f003 fcbf 	bl	8004570 <HAL_RCCEx_PeriphCLKConfig>
 8000bf2:	0003      	movs	r3, r0
 8000bf4:	1e5a      	subs	r2, r3, #1
 8000bf6:	4193      	sbcs	r3, r2
 8000bf8:	b2db      	uxtb	r3, r3
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <_Z18SystemClock_Configv+0xd2>
  {
    Error_Handler();
 8000bfe:	f000 f9bd 	bl	8000f7c <Error_Handler>
  }
}
 8000c02:	46c0      	nop			; (mov r8, r8)
 8000c04:	46bd      	mov	sp, r7
 8000c06:	b015      	add	sp, #84	; 0x54
 8000c08:	bd90      	pop	{r4, r7, pc}
	...

08000c0c <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c10:	4b21      	ldr	r3, [pc, #132]	; (8000c98 <_ZL12MX_I2C1_Initv+0x8c>)
 8000c12:	4a22      	ldr	r2, [pc, #136]	; (8000c9c <_ZL12MX_I2C1_Initv+0x90>)
 8000c14:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000c16:	4b20      	ldr	r3, [pc, #128]	; (8000c98 <_ZL12MX_I2C1_Initv+0x8c>)
 8000c18:	4a21      	ldr	r2, [pc, #132]	; (8000ca0 <_ZL12MX_I2C1_Initv+0x94>)
 8000c1a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000c1c:	4b1e      	ldr	r3, [pc, #120]	; (8000c98 <_ZL12MX_I2C1_Initv+0x8c>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c22:	4b1d      	ldr	r3, [pc, #116]	; (8000c98 <_ZL12MX_I2C1_Initv+0x8c>)
 8000c24:	2201      	movs	r2, #1
 8000c26:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c28:	4b1b      	ldr	r3, [pc, #108]	; (8000c98 <_ZL12MX_I2C1_Initv+0x8c>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000c2e:	4b1a      	ldr	r3, [pc, #104]	; (8000c98 <_ZL12MX_I2C1_Initv+0x8c>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000c34:	4b18      	ldr	r3, [pc, #96]	; (8000c98 <_ZL12MX_I2C1_Initv+0x8c>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c3a:	4b17      	ldr	r3, [pc, #92]	; (8000c98 <_ZL12MX_I2C1_Initv+0x8c>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c40:	4b15      	ldr	r3, [pc, #84]	; (8000c98 <_ZL12MX_I2C1_Initv+0x8c>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c46:	4b14      	ldr	r3, [pc, #80]	; (8000c98 <_ZL12MX_I2C1_Initv+0x8c>)
 8000c48:	0018      	movs	r0, r3
 8000c4a:	f001 f915 	bl	8001e78 <HAL_I2C_Init>
 8000c4e:	0003      	movs	r3, r0
 8000c50:	1e5a      	subs	r2, r3, #1
 8000c52:	4193      	sbcs	r3, r2
 8000c54:	b2db      	uxtb	r3, r3
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <_ZL12MX_I2C1_Initv+0x52>
  {
    Error_Handler();
 8000c5a:	f000 f98f 	bl	8000f7c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c5e:	4b0e      	ldr	r3, [pc, #56]	; (8000c98 <_ZL12MX_I2C1_Initv+0x8c>)
 8000c60:	2100      	movs	r1, #0
 8000c62:	0018      	movs	r0, r3
 8000c64:	f002 ff8e 	bl	8003b84 <HAL_I2CEx_ConfigAnalogFilter>
 8000c68:	0003      	movs	r3, r0
 8000c6a:	1e5a      	subs	r2, r3, #1
 8000c6c:	4193      	sbcs	r3, r2
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d001      	beq.n	8000c78 <_ZL12MX_I2C1_Initv+0x6c>
  {
    Error_Handler();
 8000c74:	f000 f982 	bl	8000f7c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000c78:	4b07      	ldr	r3, [pc, #28]	; (8000c98 <_ZL12MX_I2C1_Initv+0x8c>)
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	0018      	movs	r0, r3
 8000c7e:	f002 ffcd 	bl	8003c1c <HAL_I2CEx_ConfigDigitalFilter>
 8000c82:	0003      	movs	r3, r0
 8000c84:	1e5a      	subs	r2, r3, #1
 8000c86:	4193      	sbcs	r3, r2
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <_ZL12MX_I2C1_Initv+0x86>
  {
    Error_Handler();
 8000c8e:	f000 f975 	bl	8000f7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c92:	46c0      	nop			; (mov r8, r8)
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	2000002c 	.word	0x2000002c
 8000c9c:	40005400 	.word	0x40005400
 8000ca0:	2000090e 	.word	0x2000090e

08000ca4 <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM6_Init 0 */

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000ca8:	4b0e      	ldr	r3, [pc, #56]	; (8000ce4 <_ZL12MX_TIM6_Initv+0x40>)
 8000caa:	4a0f      	ldr	r2, [pc, #60]	; (8000ce8 <_ZL12MX_TIM6_Initv+0x44>)
 8000cac:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 47999;
 8000cae:	4b0d      	ldr	r3, [pc, #52]	; (8000ce4 <_ZL12MX_TIM6_Initv+0x40>)
 8000cb0:	4a0e      	ldr	r2, [pc, #56]	; (8000cec <_ZL12MX_TIM6_Initv+0x48>)
 8000cb2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cb4:	4b0b      	ldr	r3, [pc, #44]	; (8000ce4 <_ZL12MX_TIM6_Initv+0x40>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 0;
 8000cba:	4b0a      	ldr	r3, [pc, #40]	; (8000ce4 <_ZL12MX_TIM6_Initv+0x40>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cc0:	4b08      	ldr	r3, [pc, #32]	; (8000ce4 <_ZL12MX_TIM6_Initv+0x40>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000cc6:	4b07      	ldr	r3, [pc, #28]	; (8000ce4 <_ZL12MX_TIM6_Initv+0x40>)
 8000cc8:	0018      	movs	r0, r3
 8000cca:	f003 fd1f 	bl	800470c <HAL_TIM_Base_Init>
 8000cce:	0003      	movs	r3, r0
 8000cd0:	1e5a      	subs	r2, r3, #1
 8000cd2:	4193      	sbcs	r3, r2
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <_ZL12MX_TIM6_Initv+0x3a>
  {
    Error_Handler();
 8000cda:	f000 f94f 	bl	8000f7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000cde:	46c0      	nop			; (mov r8, r8)
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	20000108 	.word	0x20000108
 8000ce8:	40001000 	.word	0x40001000
 8000cec:	0000bb7f 	.word	0x0000bb7f

08000cf0 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000cf4:	4b16      	ldr	r3, [pc, #88]	; (8000d50 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000cf6:	4a17      	ldr	r2, [pc, #92]	; (8000d54 <_ZL19MX_USART2_UART_Initv+0x64>)
 8000cf8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000cfa:	4b15      	ldr	r3, [pc, #84]	; (8000d50 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000cfc:	2296      	movs	r2, #150	; 0x96
 8000cfe:	0212      	lsls	r2, r2, #8
 8000d00:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d02:	4b13      	ldr	r3, [pc, #76]	; (8000d50 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d08:	4b11      	ldr	r3, [pc, #68]	; (8000d50 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d0e:	4b10      	ldr	r3, [pc, #64]	; (8000d50 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d14:	4b0e      	ldr	r3, [pc, #56]	; (8000d50 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000d16:	220c      	movs	r2, #12
 8000d18:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d1a:	4b0d      	ldr	r3, [pc, #52]	; (8000d50 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d20:	4b0b      	ldr	r3, [pc, #44]	; (8000d50 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d26:	4b0a      	ldr	r3, [pc, #40]	; (8000d50 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d2c:	4b08      	ldr	r3, [pc, #32]	; (8000d50 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d32:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000d34:	0018      	movs	r0, r3
 8000d36:	f003 ff6f 	bl	8004c18 <HAL_UART_Init>
 8000d3a:	0003      	movs	r3, r0
 8000d3c:	1e5a      	subs	r2, r3, #1
 8000d3e:	4193      	sbcs	r3, r2
 8000d40:	b2db      	uxtb	r3, r3
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <_ZL19MX_USART2_UART_Initv+0x5a>
  {
    Error_Handler();
 8000d46:	f000 f919 	bl	8000f7c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d4a:	46c0      	nop			; (mov r8, r8)
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	20000150 	.word	0x20000150
 8000d54:	40004400 	.word	0x40004400

08000d58 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d5e:	4b10      	ldr	r3, [pc, #64]	; (8000da0 <_ZL11MX_DMA_Initv+0x48>)
 8000d60:	695a      	ldr	r2, [r3, #20]
 8000d62:	4b0f      	ldr	r3, [pc, #60]	; (8000da0 <_ZL11MX_DMA_Initv+0x48>)
 8000d64:	2101      	movs	r1, #1
 8000d66:	430a      	orrs	r2, r1
 8000d68:	615a      	str	r2, [r3, #20]
 8000d6a:	4b0d      	ldr	r3, [pc, #52]	; (8000da0 <_ZL11MX_DMA_Initv+0x48>)
 8000d6c:	695b      	ldr	r3, [r3, #20]
 8000d6e:	2201      	movs	r2, #1
 8000d70:	4013      	ands	r3, r2
 8000d72:	607b      	str	r3, [r7, #4]
 8000d74:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000d76:	2200      	movs	r2, #0
 8000d78:	2100      	movs	r1, #0
 8000d7a:	200a      	movs	r0, #10
 8000d7c:	f000 fc9a 	bl	80016b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000d80:	200a      	movs	r0, #10
 8000d82:	f000 fcac 	bl	80016de <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8000d86:	2200      	movs	r2, #0
 8000d88:	2100      	movs	r1, #0
 8000d8a:	200b      	movs	r0, #11
 8000d8c:	f000 fc92 	bl	80016b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8000d90:	200b      	movs	r0, #11
 8000d92:	f000 fca4 	bl	80016de <HAL_NVIC_EnableIRQ>

}
 8000d96:	46c0      	nop			; (mov r8, r8)
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	b002      	add	sp, #8
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	46c0      	nop			; (mov r8, r8)
 8000da0:	40021000 	.word	0x40021000

08000da4 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000da4:	b590      	push	{r4, r7, lr}
 8000da6:	b089      	sub	sp, #36	; 0x24
 8000da8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000daa:	240c      	movs	r4, #12
 8000dac:	193b      	adds	r3, r7, r4
 8000dae:	0018      	movs	r0, r3
 8000db0:	2314      	movs	r3, #20
 8000db2:	001a      	movs	r2, r3
 8000db4:	2100      	movs	r1, #0
 8000db6:	f004 fe38 	bl	8005a2a <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dba:	4b53      	ldr	r3, [pc, #332]	; (8000f08 <_ZL12MX_GPIO_Initv+0x164>)
 8000dbc:	695a      	ldr	r2, [r3, #20]
 8000dbe:	4b52      	ldr	r3, [pc, #328]	; (8000f08 <_ZL12MX_GPIO_Initv+0x164>)
 8000dc0:	2180      	movs	r1, #128	; 0x80
 8000dc2:	0289      	lsls	r1, r1, #10
 8000dc4:	430a      	orrs	r2, r1
 8000dc6:	615a      	str	r2, [r3, #20]
 8000dc8:	4b4f      	ldr	r3, [pc, #316]	; (8000f08 <_ZL12MX_GPIO_Initv+0x164>)
 8000dca:	695a      	ldr	r2, [r3, #20]
 8000dcc:	2380      	movs	r3, #128	; 0x80
 8000dce:	029b      	lsls	r3, r3, #10
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	60bb      	str	r3, [r7, #8]
 8000dd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dd6:	4b4c      	ldr	r3, [pc, #304]	; (8000f08 <_ZL12MX_GPIO_Initv+0x164>)
 8000dd8:	695a      	ldr	r2, [r3, #20]
 8000dda:	4b4b      	ldr	r3, [pc, #300]	; (8000f08 <_ZL12MX_GPIO_Initv+0x164>)
 8000ddc:	2180      	movs	r1, #128	; 0x80
 8000dde:	02c9      	lsls	r1, r1, #11
 8000de0:	430a      	orrs	r2, r1
 8000de2:	615a      	str	r2, [r3, #20]
 8000de4:	4b48      	ldr	r3, [pc, #288]	; (8000f08 <_ZL12MX_GPIO_Initv+0x164>)
 8000de6:	695a      	ldr	r2, [r3, #20]
 8000de8:	2380      	movs	r3, #128	; 0x80
 8000dea:	02db      	lsls	r3, r3, #11
 8000dec:	4013      	ands	r3, r2
 8000dee:	607b      	str	r3, [r7, #4]
 8000df0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000df2:	4b45      	ldr	r3, [pc, #276]	; (8000f08 <_ZL12MX_GPIO_Initv+0x164>)
 8000df4:	695a      	ldr	r2, [r3, #20]
 8000df6:	4b44      	ldr	r3, [pc, #272]	; (8000f08 <_ZL12MX_GPIO_Initv+0x164>)
 8000df8:	2180      	movs	r1, #128	; 0x80
 8000dfa:	0309      	lsls	r1, r1, #12
 8000dfc:	430a      	orrs	r2, r1
 8000dfe:	615a      	str	r2, [r3, #20]
 8000e00:	4b41      	ldr	r3, [pc, #260]	; (8000f08 <_ZL12MX_GPIO_Initv+0x164>)
 8000e02:	695a      	ldr	r2, [r3, #20]
 8000e04:	2380      	movs	r3, #128	; 0x80
 8000e06:	031b      	lsls	r3, r3, #12
 8000e08:	4013      	ands	r3, r2
 8000e0a:	603b      	str	r3, [r7, #0]
 8000e0c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000e0e:	23f0      	movs	r3, #240	; 0xf0
 8000e10:	021b      	lsls	r3, r3, #8
 8000e12:	483e      	ldr	r0, [pc, #248]	; (8000f0c <_ZL12MX_GPIO_Initv+0x168>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	0019      	movs	r1, r3
 8000e18:	f001 f810 	bl	8001e3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000e1c:	23f0      	movs	r3, #240	; 0xf0
 8000e1e:	009b      	lsls	r3, r3, #2
 8000e20:	483b      	ldr	r0, [pc, #236]	; (8000f10 <_ZL12MX_GPIO_Initv+0x16c>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	0019      	movs	r1, r3
 8000e26:	f001 f809 	bl	8001e3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8000e2a:	23d8      	movs	r3, #216	; 0xd8
 8000e2c:	0159      	lsls	r1, r3, #5
 8000e2e:	2390      	movs	r3, #144	; 0x90
 8000e30:	05db      	lsls	r3, r3, #23
 8000e32:	2200      	movs	r2, #0
 8000e34:	0018      	movs	r0, r3
 8000e36:	f001 f801 	bl	8001e3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e3a:	193b      	adds	r3, r7, r4
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000e40:	193b      	adds	r3, r7, r4
 8000e42:	2290      	movs	r2, #144	; 0x90
 8000e44:	0352      	lsls	r2, r2, #13
 8000e46:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e48:	193b      	adds	r3, r7, r4
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e4e:	193a      	adds	r2, r7, r4
 8000e50:	2390      	movs	r3, #144	; 0x90
 8000e52:	05db      	lsls	r3, r3, #23
 8000e54:	0011      	movs	r1, r2
 8000e56:	0018      	movs	r0, r3
 8000e58:	f000 fe80 	bl	8001b5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000e5c:	0021      	movs	r1, r4
 8000e5e:	187b      	adds	r3, r7, r1
 8000e60:	22f0      	movs	r2, #240	; 0xf0
 8000e62:	0212      	lsls	r2, r2, #8
 8000e64:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e66:	000c      	movs	r4, r1
 8000e68:	193b      	adds	r3, r7, r4
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6e:	193b      	adds	r3, r7, r4
 8000e70:	2200      	movs	r2, #0
 8000e72:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e74:	193b      	adds	r3, r7, r4
 8000e76:	2200      	movs	r2, #0
 8000e78:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e7a:	193b      	adds	r3, r7, r4
 8000e7c:	4a23      	ldr	r2, [pc, #140]	; (8000f0c <_ZL12MX_GPIO_Initv+0x168>)
 8000e7e:	0019      	movs	r1, r3
 8000e80:	0010      	movs	r0, r2
 8000e82:	f000 fe6b 	bl	8001b5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8000e86:	0021      	movs	r1, r4
 8000e88:	187b      	adds	r3, r7, r1
 8000e8a:	22f0      	movs	r2, #240	; 0xf0
 8000e8c:	0092      	lsls	r2, r2, #2
 8000e8e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e90:	000c      	movs	r4, r1
 8000e92:	193b      	adds	r3, r7, r4
 8000e94:	2201      	movs	r2, #1
 8000e96:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e98:	193b      	adds	r3, r7, r4
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e9e:	193b      	adds	r3, r7, r4
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ea4:	193b      	adds	r3, r7, r4
 8000ea6:	4a1a      	ldr	r2, [pc, #104]	; (8000f10 <_ZL12MX_GPIO_Initv+0x16c>)
 8000ea8:	0019      	movs	r1, r3
 8000eaa:	0010      	movs	r0, r2
 8000eac:	f000 fe56 	bl	8001b5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12;
 8000eb0:	0021      	movs	r1, r4
 8000eb2:	187b      	adds	r3, r7, r1
 8000eb4:	22d8      	movs	r2, #216	; 0xd8
 8000eb6:	0152      	lsls	r2, r2, #5
 8000eb8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eba:	000c      	movs	r4, r1
 8000ebc:	193b      	adds	r3, r7, r4
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec2:	193b      	adds	r3, r7, r4
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec8:	193b      	adds	r3, r7, r4
 8000eca:	2200      	movs	r2, #0
 8000ecc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ece:	193a      	adds	r2, r7, r4
 8000ed0:	2390      	movs	r3, #144	; 0x90
 8000ed2:	05db      	lsls	r3, r3, #23
 8000ed4:	0011      	movs	r1, r2
 8000ed6:	0018      	movs	r0, r3
 8000ed8:	f000 fe40 	bl	8001b5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000edc:	0021      	movs	r1, r4
 8000ede:	187b      	adds	r3, r7, r1
 8000ee0:	2280      	movs	r2, #128	; 0x80
 8000ee2:	00d2      	lsls	r2, r2, #3
 8000ee4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ee6:	187b      	adds	r3, r7, r1
 8000ee8:	2200      	movs	r2, #0
 8000eea:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eec:	187b      	adds	r3, r7, r1
 8000eee:	2200      	movs	r2, #0
 8000ef0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ef2:	187a      	adds	r2, r7, r1
 8000ef4:	2390      	movs	r3, #144	; 0x90
 8000ef6:	05db      	lsls	r3, r3, #23
 8000ef8:	0011      	movs	r1, r2
 8000efa:	0018      	movs	r0, r3
 8000efc:	f000 fe2e 	bl	8001b5c <HAL_GPIO_Init>

}
 8000f00:	46c0      	nop			; (mov r8, r8)
 8000f02:	46bd      	mov	sp, r7
 8000f04:	b009      	add	sp, #36	; 0x24
 8000f06:	bd90      	pop	{r4, r7, pc}
 8000f08:	40021000 	.word	0x40021000
 8000f0c:	48000400 	.word	0x48000400
 8000f10:	48000800 	.word	0x48000800

08000f14 <HAL_I2C_MasterTxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
	lcd_i2c_state = 0;
 8000f1c:	4b03      	ldr	r3, [pc, #12]	; (8000f2c <HAL_I2C_MasterTxCpltCallback+0x18>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	701a      	strb	r2, [r3, #0]

}
 8000f22:	46c0      	nop			; (mov r8, r8)
 8000f24:	46bd      	mov	sp, r7
 8000f26:	b002      	add	sp, #8
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	46c0      	nop			; (mov r8, r8)
 8000f2c:	20000028 	.word	0x20000028

08000f30 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]

}
 8000f38:	46c0      	nop			; (mov r8, r8)
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	b002      	add	sp, #8
 8000f3e:	bd80      	pop	{r7, pc}

08000f40 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]



}
 8000f48:	46c0      	nop			; (mov r8, r8)
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	b002      	add	sp, #8
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
	button_down.interrupt();
 8000f58:	4b06      	ldr	r3, [pc, #24]	; (8000f74 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000f5a:	0018      	movs	r0, r3
 8000f5c:	f7ff f9b6 	bl	80002cc <_ZN6Button9interruptEv>
	++flag;
 8000f60:	4b05      	ldr	r3, [pc, #20]	; (8000f78 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	3301      	adds	r3, #1
 8000f66:	b2da      	uxtb	r2, r3
 8000f68:	4b03      	ldr	r3, [pc, #12]	; (8000f78 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000f6a:	701a      	strb	r2, [r3, #0]
}
 8000f6c:	46c0      	nop			; (mov r8, r8)
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	b002      	add	sp, #8
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	20000260 	.word	0x20000260
 8000f78:	20000268 	.word	0x20000268

08000f7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f80:	b672      	cpsid	i
}
 8000f82:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f84:	e7fe      	b.n	8000f84 <Error_Handler+0x8>
	...

08000f88 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	6039      	str	r1, [r7, #0]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2b01      	cmp	r3, #1
 8000f96:	d10a      	bne.n	8000fae <_Z41__static_initialization_and_destruction_0ii+0x26>
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	4a07      	ldr	r2, [pc, #28]	; (8000fb8 <_Z41__static_initialization_and_destruction_0ii+0x30>)
 8000f9c:	4293      	cmp	r3, r2
 8000f9e:	d106      	bne.n	8000fae <_Z41__static_initialization_and_destruction_0ii+0x26>
Button button_down(GPIOA, 0);
 8000fa0:	2390      	movs	r3, #144	; 0x90
 8000fa2:	05d9      	lsls	r1, r3, #23
 8000fa4:	4b05      	ldr	r3, [pc, #20]	; (8000fbc <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	0018      	movs	r0, r3
 8000faa:	f7ff f939 	bl	8000220 <_ZN6ButtonC1EP12GPIO_TypeDefh>
}
 8000fae:	46c0      	nop			; (mov r8, r8)
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	b002      	add	sp, #8
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	46c0      	nop			; (mov r8, r8)
 8000fb8:	0000ffff 	.word	0x0000ffff
 8000fbc:	20000260 	.word	0x20000260

08000fc0 <_GLOBAL__sub_I_hi2c1>:
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	4b03      	ldr	r3, [pc, #12]	; (8000fd4 <_GLOBAL__sub_I_hi2c1+0x14>)
 8000fc6:	0019      	movs	r1, r3
 8000fc8:	2001      	movs	r0, #1
 8000fca:	f7ff ffdd 	bl	8000f88 <_Z41__static_initialization_and_destruction_0ii>
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	46c0      	nop			; (mov r8, r8)
 8000fd4:	0000ffff 	.word	0x0000ffff

08000fd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fde:	4b0f      	ldr	r3, [pc, #60]	; (800101c <HAL_MspInit+0x44>)
 8000fe0:	699a      	ldr	r2, [r3, #24]
 8000fe2:	4b0e      	ldr	r3, [pc, #56]	; (800101c <HAL_MspInit+0x44>)
 8000fe4:	2101      	movs	r1, #1
 8000fe6:	430a      	orrs	r2, r1
 8000fe8:	619a      	str	r2, [r3, #24]
 8000fea:	4b0c      	ldr	r3, [pc, #48]	; (800101c <HAL_MspInit+0x44>)
 8000fec:	699b      	ldr	r3, [r3, #24]
 8000fee:	2201      	movs	r2, #1
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	607b      	str	r3, [r7, #4]
 8000ff4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ff6:	4b09      	ldr	r3, [pc, #36]	; (800101c <HAL_MspInit+0x44>)
 8000ff8:	69da      	ldr	r2, [r3, #28]
 8000ffa:	4b08      	ldr	r3, [pc, #32]	; (800101c <HAL_MspInit+0x44>)
 8000ffc:	2180      	movs	r1, #128	; 0x80
 8000ffe:	0549      	lsls	r1, r1, #21
 8001000:	430a      	orrs	r2, r1
 8001002:	61da      	str	r2, [r3, #28]
 8001004:	4b05      	ldr	r3, [pc, #20]	; (800101c <HAL_MspInit+0x44>)
 8001006:	69da      	ldr	r2, [r3, #28]
 8001008:	2380      	movs	r3, #128	; 0x80
 800100a:	055b      	lsls	r3, r3, #21
 800100c:	4013      	ands	r3, r2
 800100e:	603b      	str	r3, [r7, #0]
 8001010:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001012:	46c0      	nop			; (mov r8, r8)
 8001014:	46bd      	mov	sp, r7
 8001016:	b002      	add	sp, #8
 8001018:	bd80      	pop	{r7, pc}
 800101a:	46c0      	nop			; (mov r8, r8)
 800101c:	40021000 	.word	0x40021000

08001020 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001020:	b590      	push	{r4, r7, lr}
 8001022:	b08b      	sub	sp, #44	; 0x2c
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001028:	2414      	movs	r4, #20
 800102a:	193b      	adds	r3, r7, r4
 800102c:	0018      	movs	r0, r3
 800102e:	2314      	movs	r3, #20
 8001030:	001a      	movs	r2, r3
 8001032:	2100      	movs	r1, #0
 8001034:	f004 fcf9 	bl	8005a2a <memset>
  if(hi2c->Instance==I2C1)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a46      	ldr	r2, [pc, #280]	; (8001158 <HAL_I2C_MspInit+0x138>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d000      	beq.n	8001044 <HAL_I2C_MspInit+0x24>
 8001042:	e085      	b.n	8001150 <HAL_I2C_MspInit+0x130>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001044:	4b45      	ldr	r3, [pc, #276]	; (800115c <HAL_I2C_MspInit+0x13c>)
 8001046:	695a      	ldr	r2, [r3, #20]
 8001048:	4b44      	ldr	r3, [pc, #272]	; (800115c <HAL_I2C_MspInit+0x13c>)
 800104a:	2180      	movs	r1, #128	; 0x80
 800104c:	02c9      	lsls	r1, r1, #11
 800104e:	430a      	orrs	r2, r1
 8001050:	615a      	str	r2, [r3, #20]
 8001052:	4b42      	ldr	r3, [pc, #264]	; (800115c <HAL_I2C_MspInit+0x13c>)
 8001054:	695a      	ldr	r2, [r3, #20]
 8001056:	2380      	movs	r3, #128	; 0x80
 8001058:	02db      	lsls	r3, r3, #11
 800105a:	4013      	ands	r3, r2
 800105c:	613b      	str	r3, [r7, #16]
 800105e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001060:	0021      	movs	r1, r4
 8001062:	187b      	adds	r3, r7, r1
 8001064:	22c0      	movs	r2, #192	; 0xc0
 8001066:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001068:	187b      	adds	r3, r7, r1
 800106a:	2212      	movs	r2, #18
 800106c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106e:	187b      	adds	r3, r7, r1
 8001070:	2200      	movs	r2, #0
 8001072:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001074:	187b      	adds	r3, r7, r1
 8001076:	2203      	movs	r2, #3
 8001078:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800107a:	187b      	adds	r3, r7, r1
 800107c:	2201      	movs	r2, #1
 800107e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001080:	187b      	adds	r3, r7, r1
 8001082:	4a37      	ldr	r2, [pc, #220]	; (8001160 <HAL_I2C_MspInit+0x140>)
 8001084:	0019      	movs	r1, r3
 8001086:	0010      	movs	r0, r2
 8001088:	f000 fd68 	bl	8001b5c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800108c:	4b33      	ldr	r3, [pc, #204]	; (800115c <HAL_I2C_MspInit+0x13c>)
 800108e:	69da      	ldr	r2, [r3, #28]
 8001090:	4b32      	ldr	r3, [pc, #200]	; (800115c <HAL_I2C_MspInit+0x13c>)
 8001092:	2180      	movs	r1, #128	; 0x80
 8001094:	0389      	lsls	r1, r1, #14
 8001096:	430a      	orrs	r2, r1
 8001098:	61da      	str	r2, [r3, #28]
 800109a:	4b30      	ldr	r3, [pc, #192]	; (800115c <HAL_I2C_MspInit+0x13c>)
 800109c:	69da      	ldr	r2, [r3, #28]
 800109e:	2380      	movs	r3, #128	; 0x80
 80010a0:	039b      	lsls	r3, r3, #14
 80010a2:	4013      	ands	r3, r2
 80010a4:	60fb      	str	r3, [r7, #12]
 80010a6:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 80010a8:	4b2e      	ldr	r3, [pc, #184]	; (8001164 <HAL_I2C_MspInit+0x144>)
 80010aa:	4a2f      	ldr	r2, [pc, #188]	; (8001168 <HAL_I2C_MspInit+0x148>)
 80010ac:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010ae:	4b2d      	ldr	r3, [pc, #180]	; (8001164 <HAL_I2C_MspInit+0x144>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010b4:	4b2b      	ldr	r3, [pc, #172]	; (8001164 <HAL_I2C_MspInit+0x144>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010ba:	4b2a      	ldr	r3, [pc, #168]	; (8001164 <HAL_I2C_MspInit+0x144>)
 80010bc:	2280      	movs	r2, #128	; 0x80
 80010be:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010c0:	4b28      	ldr	r3, [pc, #160]	; (8001164 <HAL_I2C_MspInit+0x144>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010c6:	4b27      	ldr	r3, [pc, #156]	; (8001164 <HAL_I2C_MspInit+0x144>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80010cc:	4b25      	ldr	r3, [pc, #148]	; (8001164 <HAL_I2C_MspInit+0x144>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80010d2:	4b24      	ldr	r3, [pc, #144]	; (8001164 <HAL_I2C_MspInit+0x144>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80010d8:	4b22      	ldr	r3, [pc, #136]	; (8001164 <HAL_I2C_MspInit+0x144>)
 80010da:	0018      	movs	r0, r3
 80010dc:	f000 fb1c 	bl	8001718 <HAL_DMA_Init>
 80010e0:	1e03      	subs	r3, r0, #0
 80010e2:	d001      	beq.n	80010e8 <HAL_I2C_MspInit+0xc8>
    {
      Error_Handler();
 80010e4:	f7ff ff4a 	bl	8000f7c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	4a1e      	ldr	r2, [pc, #120]	; (8001164 <HAL_I2C_MspInit+0x144>)
 80010ec:	63da      	str	r2, [r3, #60]	; 0x3c
 80010ee:	4b1d      	ldr	r3, [pc, #116]	; (8001164 <HAL_I2C_MspInit+0x144>)
 80010f0:	687a      	ldr	r2, [r7, #4]
 80010f2:	625a      	str	r2, [r3, #36]	; 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 80010f4:	4b1d      	ldr	r3, [pc, #116]	; (800116c <HAL_I2C_MspInit+0x14c>)
 80010f6:	4a1e      	ldr	r2, [pc, #120]	; (8001170 <HAL_I2C_MspInit+0x150>)
 80010f8:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010fa:	4b1c      	ldr	r3, [pc, #112]	; (800116c <HAL_I2C_MspInit+0x14c>)
 80010fc:	2210      	movs	r2, #16
 80010fe:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001100:	4b1a      	ldr	r3, [pc, #104]	; (800116c <HAL_I2C_MspInit+0x14c>)
 8001102:	2200      	movs	r2, #0
 8001104:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001106:	4b19      	ldr	r3, [pc, #100]	; (800116c <HAL_I2C_MspInit+0x14c>)
 8001108:	2280      	movs	r2, #128	; 0x80
 800110a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800110c:	4b17      	ldr	r3, [pc, #92]	; (800116c <HAL_I2C_MspInit+0x14c>)
 800110e:	2200      	movs	r2, #0
 8001110:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001112:	4b16      	ldr	r3, [pc, #88]	; (800116c <HAL_I2C_MspInit+0x14c>)
 8001114:	2200      	movs	r2, #0
 8001116:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001118:	4b14      	ldr	r3, [pc, #80]	; (800116c <HAL_I2C_MspInit+0x14c>)
 800111a:	2200      	movs	r2, #0
 800111c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800111e:	4b13      	ldr	r3, [pc, #76]	; (800116c <HAL_I2C_MspInit+0x14c>)
 8001120:	2200      	movs	r2, #0
 8001122:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001124:	4b11      	ldr	r3, [pc, #68]	; (800116c <HAL_I2C_MspInit+0x14c>)
 8001126:	0018      	movs	r0, r3
 8001128:	f000 faf6 	bl	8001718 <HAL_DMA_Init>
 800112c:	1e03      	subs	r3, r0, #0
 800112e:	d001      	beq.n	8001134 <HAL_I2C_MspInit+0x114>
    {
      Error_Handler();
 8001130:	f7ff ff24 	bl	8000f7c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	4a0d      	ldr	r2, [pc, #52]	; (800116c <HAL_I2C_MspInit+0x14c>)
 8001138:	639a      	str	r2, [r3, #56]	; 0x38
 800113a:	4b0c      	ldr	r3, [pc, #48]	; (800116c <HAL_I2C_MspInit+0x14c>)
 800113c:	687a      	ldr	r2, [r7, #4]
 800113e:	625a      	str	r2, [r3, #36]	; 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8001140:	2200      	movs	r2, #0
 8001142:	2100      	movs	r1, #0
 8001144:	2017      	movs	r0, #23
 8001146:	f000 fab5 	bl	80016b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 800114a:	2017      	movs	r0, #23
 800114c:	f000 fac7 	bl	80016de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001150:	46c0      	nop			; (mov r8, r8)
 8001152:	46bd      	mov	sp, r7
 8001154:	b00b      	add	sp, #44	; 0x2c
 8001156:	bd90      	pop	{r4, r7, pc}
 8001158:	40005400 	.word	0x40005400
 800115c:	40021000 	.word	0x40021000
 8001160:	48000400 	.word	0x48000400
 8001164:	20000080 	.word	0x20000080
 8001168:	40020030 	.word	0x40020030
 800116c:	200000c4 	.word	0x200000c4
 8001170:	4002001c 	.word	0x4002001c

08001174 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a0d      	ldr	r2, [pc, #52]	; (80011b8 <HAL_TIM_Base_MspInit+0x44>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d113      	bne.n	80011ae <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001186:	4b0d      	ldr	r3, [pc, #52]	; (80011bc <HAL_TIM_Base_MspInit+0x48>)
 8001188:	69da      	ldr	r2, [r3, #28]
 800118a:	4b0c      	ldr	r3, [pc, #48]	; (80011bc <HAL_TIM_Base_MspInit+0x48>)
 800118c:	2110      	movs	r1, #16
 800118e:	430a      	orrs	r2, r1
 8001190:	61da      	str	r2, [r3, #28]
 8001192:	4b0a      	ldr	r3, [pc, #40]	; (80011bc <HAL_TIM_Base_MspInit+0x48>)
 8001194:	69db      	ldr	r3, [r3, #28]
 8001196:	2210      	movs	r2, #16
 8001198:	4013      	ands	r3, r2
 800119a:	60fb      	str	r3, [r7, #12]
 800119c:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 800119e:	2200      	movs	r2, #0
 80011a0:	2100      	movs	r1, #0
 80011a2:	2011      	movs	r0, #17
 80011a4:	f000 fa86 	bl	80016b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80011a8:	2011      	movs	r0, #17
 80011aa:	f000 fa98 	bl	80016de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80011ae:	46c0      	nop			; (mov r8, r8)
 80011b0:	46bd      	mov	sp, r7
 80011b2:	b004      	add	sp, #16
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	46c0      	nop			; (mov r8, r8)
 80011b8:	40001000 	.word	0x40001000
 80011bc:	40021000 	.word	0x40021000

080011c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011c0:	b590      	push	{r4, r7, lr}
 80011c2:	b08b      	sub	sp, #44	; 0x2c
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c8:	2414      	movs	r4, #20
 80011ca:	193b      	adds	r3, r7, r4
 80011cc:	0018      	movs	r0, r3
 80011ce:	2314      	movs	r3, #20
 80011d0:	001a      	movs	r2, r3
 80011d2:	2100      	movs	r1, #0
 80011d4:	f004 fc29 	bl	8005a2a <memset>
  if(huart->Instance==USART2)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a47      	ldr	r2, [pc, #284]	; (80012fc <HAL_UART_MspInit+0x13c>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d000      	beq.n	80011e4 <HAL_UART_MspInit+0x24>
 80011e2:	e086      	b.n	80012f2 <HAL_UART_MspInit+0x132>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011e4:	4b46      	ldr	r3, [pc, #280]	; (8001300 <HAL_UART_MspInit+0x140>)
 80011e6:	69da      	ldr	r2, [r3, #28]
 80011e8:	4b45      	ldr	r3, [pc, #276]	; (8001300 <HAL_UART_MspInit+0x140>)
 80011ea:	2180      	movs	r1, #128	; 0x80
 80011ec:	0289      	lsls	r1, r1, #10
 80011ee:	430a      	orrs	r2, r1
 80011f0:	61da      	str	r2, [r3, #28]
 80011f2:	4b43      	ldr	r3, [pc, #268]	; (8001300 <HAL_UART_MspInit+0x140>)
 80011f4:	69da      	ldr	r2, [r3, #28]
 80011f6:	2380      	movs	r3, #128	; 0x80
 80011f8:	029b      	lsls	r3, r3, #10
 80011fa:	4013      	ands	r3, r2
 80011fc:	613b      	str	r3, [r7, #16]
 80011fe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001200:	4b3f      	ldr	r3, [pc, #252]	; (8001300 <HAL_UART_MspInit+0x140>)
 8001202:	695a      	ldr	r2, [r3, #20]
 8001204:	4b3e      	ldr	r3, [pc, #248]	; (8001300 <HAL_UART_MspInit+0x140>)
 8001206:	2180      	movs	r1, #128	; 0x80
 8001208:	0289      	lsls	r1, r1, #10
 800120a:	430a      	orrs	r2, r1
 800120c:	615a      	str	r2, [r3, #20]
 800120e:	4b3c      	ldr	r3, [pc, #240]	; (8001300 <HAL_UART_MspInit+0x140>)
 8001210:	695a      	ldr	r2, [r3, #20]
 8001212:	2380      	movs	r3, #128	; 0x80
 8001214:	029b      	lsls	r3, r3, #10
 8001216:	4013      	ands	r3, r2
 8001218:	60fb      	str	r3, [r7, #12]
 800121a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800121c:	0021      	movs	r1, r4
 800121e:	187b      	adds	r3, r7, r1
 8001220:	220c      	movs	r2, #12
 8001222:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001224:	187b      	adds	r3, r7, r1
 8001226:	2202      	movs	r2, #2
 8001228:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122a:	187b      	adds	r3, r7, r1
 800122c:	2200      	movs	r2, #0
 800122e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001230:	187b      	adds	r3, r7, r1
 8001232:	2203      	movs	r2, #3
 8001234:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001236:	187b      	adds	r3, r7, r1
 8001238:	2201      	movs	r2, #1
 800123a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800123c:	187a      	adds	r2, r7, r1
 800123e:	2390      	movs	r3, #144	; 0x90
 8001240:	05db      	lsls	r3, r3, #23
 8001242:	0011      	movs	r1, r2
 8001244:	0018      	movs	r0, r3
 8001246:	f000 fc89 	bl	8001b5c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 800124a:	4b2e      	ldr	r3, [pc, #184]	; (8001304 <HAL_UART_MspInit+0x144>)
 800124c:	4a2e      	ldr	r2, [pc, #184]	; (8001308 <HAL_UART_MspInit+0x148>)
 800124e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001250:	4b2c      	ldr	r3, [pc, #176]	; (8001304 <HAL_UART_MspInit+0x144>)
 8001252:	2200      	movs	r2, #0
 8001254:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001256:	4b2b      	ldr	r3, [pc, #172]	; (8001304 <HAL_UART_MspInit+0x144>)
 8001258:	2200      	movs	r2, #0
 800125a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800125c:	4b29      	ldr	r3, [pc, #164]	; (8001304 <HAL_UART_MspInit+0x144>)
 800125e:	2280      	movs	r2, #128	; 0x80
 8001260:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001262:	4b28      	ldr	r3, [pc, #160]	; (8001304 <HAL_UART_MspInit+0x144>)
 8001264:	2200      	movs	r2, #0
 8001266:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001268:	4b26      	ldr	r3, [pc, #152]	; (8001304 <HAL_UART_MspInit+0x144>)
 800126a:	2200      	movs	r2, #0
 800126c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800126e:	4b25      	ldr	r3, [pc, #148]	; (8001304 <HAL_UART_MspInit+0x144>)
 8001270:	2200      	movs	r2, #0
 8001272:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001274:	4b23      	ldr	r3, [pc, #140]	; (8001304 <HAL_UART_MspInit+0x144>)
 8001276:	2200      	movs	r2, #0
 8001278:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800127a:	4b22      	ldr	r3, [pc, #136]	; (8001304 <HAL_UART_MspInit+0x144>)
 800127c:	0018      	movs	r0, r3
 800127e:	f000 fa4b 	bl	8001718 <HAL_DMA_Init>
 8001282:	1e03      	subs	r3, r0, #0
 8001284:	d001      	beq.n	800128a <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8001286:	f7ff fe79 	bl	8000f7c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4a1d      	ldr	r2, [pc, #116]	; (8001304 <HAL_UART_MspInit+0x144>)
 800128e:	675a      	str	r2, [r3, #116]	; 0x74
 8001290:	4b1c      	ldr	r3, [pc, #112]	; (8001304 <HAL_UART_MspInit+0x144>)
 8001292:	687a      	ldr	r2, [r7, #4]
 8001294:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 8001296:	4b1d      	ldr	r3, [pc, #116]	; (800130c <HAL_UART_MspInit+0x14c>)
 8001298:	4a1d      	ldr	r2, [pc, #116]	; (8001310 <HAL_UART_MspInit+0x150>)
 800129a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800129c:	4b1b      	ldr	r3, [pc, #108]	; (800130c <HAL_UART_MspInit+0x14c>)
 800129e:	2210      	movs	r2, #16
 80012a0:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012a2:	4b1a      	ldr	r3, [pc, #104]	; (800130c <HAL_UART_MspInit+0x14c>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80012a8:	4b18      	ldr	r3, [pc, #96]	; (800130c <HAL_UART_MspInit+0x14c>)
 80012aa:	2280      	movs	r2, #128	; 0x80
 80012ac:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012ae:	4b17      	ldr	r3, [pc, #92]	; (800130c <HAL_UART_MspInit+0x14c>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012b4:	4b15      	ldr	r3, [pc, #84]	; (800130c <HAL_UART_MspInit+0x14c>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80012ba:	4b14      	ldr	r3, [pc, #80]	; (800130c <HAL_UART_MspInit+0x14c>)
 80012bc:	2200      	movs	r2, #0
 80012be:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80012c0:	4b12      	ldr	r3, [pc, #72]	; (800130c <HAL_UART_MspInit+0x14c>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80012c6:	4b11      	ldr	r3, [pc, #68]	; (800130c <HAL_UART_MspInit+0x14c>)
 80012c8:	0018      	movs	r0, r3
 80012ca:	f000 fa25 	bl	8001718 <HAL_DMA_Init>
 80012ce:	1e03      	subs	r3, r0, #0
 80012d0:	d001      	beq.n	80012d6 <HAL_UART_MspInit+0x116>
    {
      Error_Handler();
 80012d2:	f7ff fe53 	bl	8000f7c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4a0c      	ldr	r2, [pc, #48]	; (800130c <HAL_UART_MspInit+0x14c>)
 80012da:	671a      	str	r2, [r3, #112]	; 0x70
 80012dc:	4b0b      	ldr	r3, [pc, #44]	; (800130c <HAL_UART_MspInit+0x14c>)
 80012de:	687a      	ldr	r2, [r7, #4]
 80012e0:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80012e2:	2200      	movs	r2, #0
 80012e4:	2100      	movs	r1, #0
 80012e6:	201c      	movs	r0, #28
 80012e8:	f000 f9e4 	bl	80016b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80012ec:	201c      	movs	r0, #28
 80012ee:	f000 f9f6 	bl	80016de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80012f2:	46c0      	nop			; (mov r8, r8)
 80012f4:	46bd      	mov	sp, r7
 80012f6:	b00b      	add	sp, #44	; 0x2c
 80012f8:	bd90      	pop	{r4, r7, pc}
 80012fa:	46c0      	nop			; (mov r8, r8)
 80012fc:	40004400 	.word	0x40004400
 8001300:	40021000 	.word	0x40021000
 8001304:	200001d8 	.word	0x200001d8
 8001308:	40020058 	.word	0x40020058
 800130c:	2000021c 	.word	0x2000021c
 8001310:	40020044 	.word	0x40020044

08001314 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001318:	e7fe      	b.n	8001318 <NMI_Handler+0x4>

0800131a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800131a:	b580      	push	{r7, lr}
 800131c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800131e:	e7fe      	b.n	800131e <HardFault_Handler+0x4>

08001320 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001324:	46c0      	nop			; (mov r8, r8)
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}

0800132a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800132a:	b580      	push	{r7, lr}
 800132c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800132e:	46c0      	nop			; (mov r8, r8)
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}

08001334 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001338:	f000 f8d0 	bl	80014dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800133c:	46c0      	nop			; (mov r8, r8)
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
	...

08001344 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001348:	4b05      	ldr	r3, [pc, #20]	; (8001360 <DMA1_Channel2_3_IRQHandler+0x1c>)
 800134a:	0018      	movs	r0, r3
 800134c:	f000 fb0f 	bl	800196e <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001350:	4b04      	ldr	r3, [pc, #16]	; (8001364 <DMA1_Channel2_3_IRQHandler+0x20>)
 8001352:	0018      	movs	r0, r3
 8001354:	f000 fb0b 	bl	800196e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8001358:	46c0      	nop			; (mov r8, r8)
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	46c0      	nop			; (mov r8, r8)
 8001360:	200000c4 	.word	0x200000c4
 8001364:	20000080 	.word	0x20000080

08001368 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800136c:	4b05      	ldr	r3, [pc, #20]	; (8001384 <DMA1_Channel4_5_IRQHandler+0x1c>)
 800136e:	0018      	movs	r0, r3
 8001370:	f000 fafd 	bl	800196e <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001374:	4b04      	ldr	r3, [pc, #16]	; (8001388 <DMA1_Channel4_5_IRQHandler+0x20>)
 8001376:	0018      	movs	r0, r3
 8001378:	f000 faf9 	bl	800196e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 800137c:	46c0      	nop			; (mov r8, r8)
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	46c0      	nop			; (mov r8, r8)
 8001384:	2000021c 	.word	0x2000021c
 8001388:	200001d8 	.word	0x200001d8

0800138c <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001390:	4b03      	ldr	r3, [pc, #12]	; (80013a0 <TIM6_IRQHandler+0x14>)
 8001392:	0018      	movs	r0, r3
 8001394:	f003 fa84 	bl	80048a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8001398:	46c0      	nop			; (mov r8, r8)
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	46c0      	nop			; (mov r8, r8)
 80013a0:	20000108 	.word	0x20000108

080013a4 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 global interrupt.
  */
void I2C1_IRQHandler(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 80013a8:	4b09      	ldr	r3, [pc, #36]	; (80013d0 <I2C1_IRQHandler+0x2c>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	699a      	ldr	r2, [r3, #24]
 80013ae:	23e0      	movs	r3, #224	; 0xe0
 80013b0:	00db      	lsls	r3, r3, #3
 80013b2:	4013      	ands	r3, r2
 80013b4:	d004      	beq.n	80013c0 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 80013b6:	4b06      	ldr	r3, [pc, #24]	; (80013d0 <I2C1_IRQHandler+0x2c>)
 80013b8:	0018      	movs	r0, r3
 80013ba:	f000 ff13 	bl	80021e4 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 80013be:	e003      	b.n	80013c8 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 80013c0:	4b03      	ldr	r3, [pc, #12]	; (80013d0 <I2C1_IRQHandler+0x2c>)
 80013c2:	0018      	movs	r0, r3
 80013c4:	f000 fef4 	bl	80021b0 <HAL_I2C_EV_IRQHandler>
}
 80013c8:	46c0      	nop			; (mov r8, r8)
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	46c0      	nop			; (mov r8, r8)
 80013d0:	2000002c 	.word	0x2000002c

080013d4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80013d8:	4b03      	ldr	r3, [pc, #12]	; (80013e8 <USART2_IRQHandler+0x14>)
 80013da:	0018      	movs	r0, r3
 80013dc:	f003 fc70 	bl	8004cc0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80013e0:	46c0      	nop			; (mov r8, r8)
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	46c0      	nop			; (mov r8, r8)
 80013e8:	20000150 	.word	0x20000150

080013ec <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80013f0:	46c0      	nop			; (mov r8, r8)
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
	...

080013f8 <Reset_Handler>:
 80013f8:	480d      	ldr	r0, [pc, #52]	; (8001430 <LoopForever+0x2>)
 80013fa:	4685      	mov	sp, r0
 80013fc:	f7ff fff6 	bl	80013ec <SystemInit>
 8001400:	480c      	ldr	r0, [pc, #48]	; (8001434 <LoopForever+0x6>)
 8001402:	490d      	ldr	r1, [pc, #52]	; (8001438 <LoopForever+0xa>)
 8001404:	4a0d      	ldr	r2, [pc, #52]	; (800143c <LoopForever+0xe>)
 8001406:	2300      	movs	r3, #0
 8001408:	e002      	b.n	8001410 <LoopCopyDataInit>

0800140a <CopyDataInit>:
 800140a:	58d4      	ldr	r4, [r2, r3]
 800140c:	50c4      	str	r4, [r0, r3]
 800140e:	3304      	adds	r3, #4

08001410 <LoopCopyDataInit>:
 8001410:	18c4      	adds	r4, r0, r3
 8001412:	428c      	cmp	r4, r1
 8001414:	d3f9      	bcc.n	800140a <CopyDataInit>
 8001416:	4a0a      	ldr	r2, [pc, #40]	; (8001440 <LoopForever+0x12>)
 8001418:	4c0a      	ldr	r4, [pc, #40]	; (8001444 <LoopForever+0x16>)
 800141a:	2300      	movs	r3, #0
 800141c:	e001      	b.n	8001422 <LoopFillZerobss>

0800141e <FillZerobss>:
 800141e:	6013      	str	r3, [r2, #0]
 8001420:	3204      	adds	r2, #4

08001422 <LoopFillZerobss>:
 8001422:	42a2      	cmp	r2, r4
 8001424:	d3fb      	bcc.n	800141e <FillZerobss>
 8001426:	f004 fad3 	bl	80059d0 <__libc_init_array>
 800142a:	f7ff fb37 	bl	8000a9c <main>

0800142e <LoopForever>:
 800142e:	e7fe      	b.n	800142e <LoopForever>
 8001430:	20002000 	.word	0x20002000
 8001434:	20000000 	.word	0x20000000
 8001438:	2000000c 	.word	0x2000000c
 800143c:	08005ae0 	.word	0x08005ae0
 8001440:	2000000c 	.word	0x2000000c
 8001444:	20000270 	.word	0x20000270

08001448 <ADC1_IRQHandler>:
 8001448:	e7fe      	b.n	8001448 <ADC1_IRQHandler>
	...

0800144c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001450:	4b07      	ldr	r3, [pc, #28]	; (8001470 <HAL_Init+0x24>)
 8001452:	681a      	ldr	r2, [r3, #0]
 8001454:	4b06      	ldr	r3, [pc, #24]	; (8001470 <HAL_Init+0x24>)
 8001456:	2110      	movs	r1, #16
 8001458:	430a      	orrs	r2, r1
 800145a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800145c:	2000      	movs	r0, #0
 800145e:	f000 f809 	bl	8001474 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001462:	f7ff fdb9 	bl	8000fd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001466:	2300      	movs	r3, #0
}
 8001468:	0018      	movs	r0, r3
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	46c0      	nop			; (mov r8, r8)
 8001470:	40022000 	.word	0x40022000

08001474 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001474:	b590      	push	{r4, r7, lr}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800147c:	4b14      	ldr	r3, [pc, #80]	; (80014d0 <HAL_InitTick+0x5c>)
 800147e:	681c      	ldr	r4, [r3, #0]
 8001480:	4b14      	ldr	r3, [pc, #80]	; (80014d4 <HAL_InitTick+0x60>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	0019      	movs	r1, r3
 8001486:	23fa      	movs	r3, #250	; 0xfa
 8001488:	0098      	lsls	r0, r3, #2
 800148a:	f7fe fe3d 	bl	8000108 <__udivsi3>
 800148e:	0003      	movs	r3, r0
 8001490:	0019      	movs	r1, r3
 8001492:	0020      	movs	r0, r4
 8001494:	f7fe fe38 	bl	8000108 <__udivsi3>
 8001498:	0003      	movs	r3, r0
 800149a:	0018      	movs	r0, r3
 800149c:	f000 f92f 	bl	80016fe <HAL_SYSTICK_Config>
 80014a0:	1e03      	subs	r3, r0, #0
 80014a2:	d001      	beq.n	80014a8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80014a4:	2301      	movs	r3, #1
 80014a6:	e00f      	b.n	80014c8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2b03      	cmp	r3, #3
 80014ac:	d80b      	bhi.n	80014c6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014ae:	6879      	ldr	r1, [r7, #4]
 80014b0:	2301      	movs	r3, #1
 80014b2:	425b      	negs	r3, r3
 80014b4:	2200      	movs	r2, #0
 80014b6:	0018      	movs	r0, r3
 80014b8:	f000 f8fc 	bl	80016b4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014bc:	4b06      	ldr	r3, [pc, #24]	; (80014d8 <HAL_InitTick+0x64>)
 80014be:	687a      	ldr	r2, [r7, #4]
 80014c0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80014c2:	2300      	movs	r3, #0
 80014c4:	e000      	b.n	80014c8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80014c6:	2301      	movs	r3, #1
}
 80014c8:	0018      	movs	r0, r3
 80014ca:	46bd      	mov	sp, r7
 80014cc:	b003      	add	sp, #12
 80014ce:	bd90      	pop	{r4, r7, pc}
 80014d0:	20000000 	.word	0x20000000
 80014d4:	20000008 	.word	0x20000008
 80014d8:	20000004 	.word	0x20000004

080014dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014e0:	4b05      	ldr	r3, [pc, #20]	; (80014f8 <HAL_IncTick+0x1c>)
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	001a      	movs	r2, r3
 80014e6:	4b05      	ldr	r3, [pc, #20]	; (80014fc <HAL_IncTick+0x20>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	18d2      	adds	r2, r2, r3
 80014ec:	4b03      	ldr	r3, [pc, #12]	; (80014fc <HAL_IncTick+0x20>)
 80014ee:	601a      	str	r2, [r3, #0]
}
 80014f0:	46c0      	nop			; (mov r8, r8)
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	46c0      	nop			; (mov r8, r8)
 80014f8:	20000008 	.word	0x20000008
 80014fc:	2000026c 	.word	0x2000026c

08001500 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
  return uwTick;
 8001504:	4b02      	ldr	r3, [pc, #8]	; (8001510 <HAL_GetTick+0x10>)
 8001506:	681b      	ldr	r3, [r3, #0]
}
 8001508:	0018      	movs	r0, r3
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	46c0      	nop			; (mov r8, r8)
 8001510:	2000026c 	.word	0x2000026c

08001514 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b084      	sub	sp, #16
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800151c:	f7ff fff0 	bl	8001500 <HAL_GetTick>
 8001520:	0003      	movs	r3, r0
 8001522:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	3301      	adds	r3, #1
 800152c:	d005      	beq.n	800153a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800152e:	4b0a      	ldr	r3, [pc, #40]	; (8001558 <HAL_Delay+0x44>)
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	001a      	movs	r2, r3
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	189b      	adds	r3, r3, r2
 8001538:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800153a:	46c0      	nop			; (mov r8, r8)
 800153c:	f7ff ffe0 	bl	8001500 <HAL_GetTick>
 8001540:	0002      	movs	r2, r0
 8001542:	68bb      	ldr	r3, [r7, #8]
 8001544:	1ad3      	subs	r3, r2, r3
 8001546:	68fa      	ldr	r2, [r7, #12]
 8001548:	429a      	cmp	r2, r3
 800154a:	d8f7      	bhi.n	800153c <HAL_Delay+0x28>
  {
  }
}
 800154c:	46c0      	nop			; (mov r8, r8)
 800154e:	46c0      	nop			; (mov r8, r8)
 8001550:	46bd      	mov	sp, r7
 8001552:	b004      	add	sp, #16
 8001554:	bd80      	pop	{r7, pc}
 8001556:	46c0      	nop			; (mov r8, r8)
 8001558:	20000008 	.word	0x20000008

0800155c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	0002      	movs	r2, r0
 8001564:	1dfb      	adds	r3, r7, #7
 8001566:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001568:	1dfb      	adds	r3, r7, #7
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	2b7f      	cmp	r3, #127	; 0x7f
 800156e:	d809      	bhi.n	8001584 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001570:	1dfb      	adds	r3, r7, #7
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	001a      	movs	r2, r3
 8001576:	231f      	movs	r3, #31
 8001578:	401a      	ands	r2, r3
 800157a:	4b04      	ldr	r3, [pc, #16]	; (800158c <__NVIC_EnableIRQ+0x30>)
 800157c:	2101      	movs	r1, #1
 800157e:	4091      	lsls	r1, r2
 8001580:	000a      	movs	r2, r1
 8001582:	601a      	str	r2, [r3, #0]
  }
}
 8001584:	46c0      	nop			; (mov r8, r8)
 8001586:	46bd      	mov	sp, r7
 8001588:	b002      	add	sp, #8
 800158a:	bd80      	pop	{r7, pc}
 800158c:	e000e100 	.word	0xe000e100

08001590 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001590:	b590      	push	{r4, r7, lr}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	0002      	movs	r2, r0
 8001598:	6039      	str	r1, [r7, #0]
 800159a:	1dfb      	adds	r3, r7, #7
 800159c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800159e:	1dfb      	adds	r3, r7, #7
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	2b7f      	cmp	r3, #127	; 0x7f
 80015a4:	d828      	bhi.n	80015f8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015a6:	4a2f      	ldr	r2, [pc, #188]	; (8001664 <__NVIC_SetPriority+0xd4>)
 80015a8:	1dfb      	adds	r3, r7, #7
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	b25b      	sxtb	r3, r3
 80015ae:	089b      	lsrs	r3, r3, #2
 80015b0:	33c0      	adds	r3, #192	; 0xc0
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	589b      	ldr	r3, [r3, r2]
 80015b6:	1dfa      	adds	r2, r7, #7
 80015b8:	7812      	ldrb	r2, [r2, #0]
 80015ba:	0011      	movs	r1, r2
 80015bc:	2203      	movs	r2, #3
 80015be:	400a      	ands	r2, r1
 80015c0:	00d2      	lsls	r2, r2, #3
 80015c2:	21ff      	movs	r1, #255	; 0xff
 80015c4:	4091      	lsls	r1, r2
 80015c6:	000a      	movs	r2, r1
 80015c8:	43d2      	mvns	r2, r2
 80015ca:	401a      	ands	r2, r3
 80015cc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	019b      	lsls	r3, r3, #6
 80015d2:	22ff      	movs	r2, #255	; 0xff
 80015d4:	401a      	ands	r2, r3
 80015d6:	1dfb      	adds	r3, r7, #7
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	0018      	movs	r0, r3
 80015dc:	2303      	movs	r3, #3
 80015de:	4003      	ands	r3, r0
 80015e0:	00db      	lsls	r3, r3, #3
 80015e2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015e4:	481f      	ldr	r0, [pc, #124]	; (8001664 <__NVIC_SetPriority+0xd4>)
 80015e6:	1dfb      	adds	r3, r7, #7
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	b25b      	sxtb	r3, r3
 80015ec:	089b      	lsrs	r3, r3, #2
 80015ee:	430a      	orrs	r2, r1
 80015f0:	33c0      	adds	r3, #192	; 0xc0
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80015f6:	e031      	b.n	800165c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015f8:	4a1b      	ldr	r2, [pc, #108]	; (8001668 <__NVIC_SetPriority+0xd8>)
 80015fa:	1dfb      	adds	r3, r7, #7
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	0019      	movs	r1, r3
 8001600:	230f      	movs	r3, #15
 8001602:	400b      	ands	r3, r1
 8001604:	3b08      	subs	r3, #8
 8001606:	089b      	lsrs	r3, r3, #2
 8001608:	3306      	adds	r3, #6
 800160a:	009b      	lsls	r3, r3, #2
 800160c:	18d3      	adds	r3, r2, r3
 800160e:	3304      	adds	r3, #4
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	1dfa      	adds	r2, r7, #7
 8001614:	7812      	ldrb	r2, [r2, #0]
 8001616:	0011      	movs	r1, r2
 8001618:	2203      	movs	r2, #3
 800161a:	400a      	ands	r2, r1
 800161c:	00d2      	lsls	r2, r2, #3
 800161e:	21ff      	movs	r1, #255	; 0xff
 8001620:	4091      	lsls	r1, r2
 8001622:	000a      	movs	r2, r1
 8001624:	43d2      	mvns	r2, r2
 8001626:	401a      	ands	r2, r3
 8001628:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	019b      	lsls	r3, r3, #6
 800162e:	22ff      	movs	r2, #255	; 0xff
 8001630:	401a      	ands	r2, r3
 8001632:	1dfb      	adds	r3, r7, #7
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	0018      	movs	r0, r3
 8001638:	2303      	movs	r3, #3
 800163a:	4003      	ands	r3, r0
 800163c:	00db      	lsls	r3, r3, #3
 800163e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001640:	4809      	ldr	r0, [pc, #36]	; (8001668 <__NVIC_SetPriority+0xd8>)
 8001642:	1dfb      	adds	r3, r7, #7
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	001c      	movs	r4, r3
 8001648:	230f      	movs	r3, #15
 800164a:	4023      	ands	r3, r4
 800164c:	3b08      	subs	r3, #8
 800164e:	089b      	lsrs	r3, r3, #2
 8001650:	430a      	orrs	r2, r1
 8001652:	3306      	adds	r3, #6
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	18c3      	adds	r3, r0, r3
 8001658:	3304      	adds	r3, #4
 800165a:	601a      	str	r2, [r3, #0]
}
 800165c:	46c0      	nop			; (mov r8, r8)
 800165e:	46bd      	mov	sp, r7
 8001660:	b003      	add	sp, #12
 8001662:	bd90      	pop	{r4, r7, pc}
 8001664:	e000e100 	.word	0xe000e100
 8001668:	e000ed00 	.word	0xe000ed00

0800166c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	1e5a      	subs	r2, r3, #1
 8001678:	2380      	movs	r3, #128	; 0x80
 800167a:	045b      	lsls	r3, r3, #17
 800167c:	429a      	cmp	r2, r3
 800167e:	d301      	bcc.n	8001684 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001680:	2301      	movs	r3, #1
 8001682:	e010      	b.n	80016a6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001684:	4b0a      	ldr	r3, [pc, #40]	; (80016b0 <SysTick_Config+0x44>)
 8001686:	687a      	ldr	r2, [r7, #4]
 8001688:	3a01      	subs	r2, #1
 800168a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800168c:	2301      	movs	r3, #1
 800168e:	425b      	negs	r3, r3
 8001690:	2103      	movs	r1, #3
 8001692:	0018      	movs	r0, r3
 8001694:	f7ff ff7c 	bl	8001590 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001698:	4b05      	ldr	r3, [pc, #20]	; (80016b0 <SysTick_Config+0x44>)
 800169a:	2200      	movs	r2, #0
 800169c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800169e:	4b04      	ldr	r3, [pc, #16]	; (80016b0 <SysTick_Config+0x44>)
 80016a0:	2207      	movs	r2, #7
 80016a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	0018      	movs	r0, r3
 80016a8:	46bd      	mov	sp, r7
 80016aa:	b002      	add	sp, #8
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	46c0      	nop			; (mov r8, r8)
 80016b0:	e000e010 	.word	0xe000e010

080016b4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b084      	sub	sp, #16
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	60b9      	str	r1, [r7, #8]
 80016bc:	607a      	str	r2, [r7, #4]
 80016be:	210f      	movs	r1, #15
 80016c0:	187b      	adds	r3, r7, r1
 80016c2:	1c02      	adds	r2, r0, #0
 80016c4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80016c6:	68ba      	ldr	r2, [r7, #8]
 80016c8:	187b      	adds	r3, r7, r1
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	b25b      	sxtb	r3, r3
 80016ce:	0011      	movs	r1, r2
 80016d0:	0018      	movs	r0, r3
 80016d2:	f7ff ff5d 	bl	8001590 <__NVIC_SetPriority>
}
 80016d6:	46c0      	nop			; (mov r8, r8)
 80016d8:	46bd      	mov	sp, r7
 80016da:	b004      	add	sp, #16
 80016dc:	bd80      	pop	{r7, pc}

080016de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016de:	b580      	push	{r7, lr}
 80016e0:	b082      	sub	sp, #8
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	0002      	movs	r2, r0
 80016e6:	1dfb      	adds	r3, r7, #7
 80016e8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016ea:	1dfb      	adds	r3, r7, #7
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	b25b      	sxtb	r3, r3
 80016f0:	0018      	movs	r0, r3
 80016f2:	f7ff ff33 	bl	800155c <__NVIC_EnableIRQ>
}
 80016f6:	46c0      	nop			; (mov r8, r8)
 80016f8:	46bd      	mov	sp, r7
 80016fa:	b002      	add	sp, #8
 80016fc:	bd80      	pop	{r7, pc}

080016fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016fe:	b580      	push	{r7, lr}
 8001700:	b082      	sub	sp, #8
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	0018      	movs	r0, r3
 800170a:	f7ff ffaf 	bl	800166c <SysTick_Config>
 800170e:	0003      	movs	r3, r0
}
 8001710:	0018      	movs	r0, r3
 8001712:	46bd      	mov	sp, r7
 8001714:	b002      	add	sp, #8
 8001716:	bd80      	pop	{r7, pc}

08001718 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001720:	2300      	movs	r3, #0
 8001722:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d101      	bne.n	800172e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800172a:	2301      	movs	r3, #1
 800172c:	e036      	b.n	800179c <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2221      	movs	r2, #33	; 0x21
 8001732:	2102      	movs	r1, #2
 8001734:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	4a18      	ldr	r2, [pc, #96]	; (80017a4 <HAL_DMA_Init+0x8c>)
 8001742:	4013      	ands	r3, r2
 8001744:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800174e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800175a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	695b      	ldr	r3, [r3, #20]
 8001760:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001766:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	69db      	ldr	r3, [r3, #28]
 800176c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800176e:	68fa      	ldr	r2, [r7, #12]
 8001770:	4313      	orrs	r3, r2
 8001772:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	68fa      	ldr	r2, [r7, #12]
 800177a:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	0018      	movs	r0, r3
 8001780:	f000 f9d0 	bl	8001b24 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2200      	movs	r2, #0
 8001788:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2221      	movs	r2, #33	; 0x21
 800178e:	2101      	movs	r1, #1
 8001790:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2220      	movs	r2, #32
 8001796:	2100      	movs	r1, #0
 8001798:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800179a:	2300      	movs	r3, #0
}
 800179c:	0018      	movs	r0, r3
 800179e:	46bd      	mov	sp, r7
 80017a0:	b004      	add	sp, #16
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	ffffc00f 	.word	0xffffc00f

080017a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b086      	sub	sp, #24
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	607a      	str	r2, [r7, #4]
 80017b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80017b6:	2317      	movs	r3, #23
 80017b8:	18fb      	adds	r3, r7, r3
 80017ba:	2200      	movs	r2, #0
 80017bc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	2220      	movs	r2, #32
 80017c2:	5c9b      	ldrb	r3, [r3, r2]
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d101      	bne.n	80017cc <HAL_DMA_Start_IT+0x24>
 80017c8:	2302      	movs	r3, #2
 80017ca:	e04f      	b.n	800186c <HAL_DMA_Start_IT+0xc4>
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	2220      	movs	r2, #32
 80017d0:	2101      	movs	r1, #1
 80017d2:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	2221      	movs	r2, #33	; 0x21
 80017d8:	5c9b      	ldrb	r3, [r3, r2]
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	2b01      	cmp	r3, #1
 80017de:	d13a      	bne.n	8001856 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	2221      	movs	r2, #33	; 0x21
 80017e4:	2102      	movs	r1, #2
 80017e6:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	2200      	movs	r2, #0
 80017ec:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2101      	movs	r1, #1
 80017fa:	438a      	bics	r2, r1
 80017fc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	687a      	ldr	r2, [r7, #4]
 8001802:	68b9      	ldr	r1, [r7, #8]
 8001804:	68f8      	ldr	r0, [r7, #12]
 8001806:	f000 f960 	bl	8001aca <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800180e:	2b00      	cmp	r3, #0
 8001810:	d008      	beq.n	8001824 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	210e      	movs	r1, #14
 800181e:	430a      	orrs	r2, r1
 8001820:	601a      	str	r2, [r3, #0]
 8001822:	e00f      	b.n	8001844 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	210a      	movs	r1, #10
 8001830:	430a      	orrs	r2, r1
 8001832:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	2104      	movs	r1, #4
 8001840:	438a      	bics	r2, r1
 8001842:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	2101      	movs	r1, #1
 8001850:	430a      	orrs	r2, r1
 8001852:	601a      	str	r2, [r3, #0]
 8001854:	e007      	b.n	8001866 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	2220      	movs	r2, #32
 800185a:	2100      	movs	r1, #0
 800185c:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 800185e:	2317      	movs	r3, #23
 8001860:	18fb      	adds	r3, r7, r3
 8001862:	2202      	movs	r2, #2
 8001864:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8001866:	2317      	movs	r3, #23
 8001868:	18fb      	adds	r3, r7, r3
 800186a:	781b      	ldrb	r3, [r3, #0]
}
 800186c:	0018      	movs	r0, r3
 800186e:	46bd      	mov	sp, r7
 8001870:	b006      	add	sp, #24
 8001872:	bd80      	pop	{r7, pc}

08001874 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2221      	movs	r2, #33	; 0x21
 8001880:	5c9b      	ldrb	r3, [r3, r2]
 8001882:	b2db      	uxtb	r3, r3
 8001884:	2b02      	cmp	r3, #2
 8001886:	d008      	beq.n	800189a <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2204      	movs	r2, #4
 800188c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2220      	movs	r2, #32
 8001892:	2100      	movs	r1, #0
 8001894:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
 8001898:	e020      	b.n	80018dc <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	210e      	movs	r1, #14
 80018a6:	438a      	bics	r2, r1
 80018a8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	681a      	ldr	r2, [r3, #0]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	2101      	movs	r1, #1
 80018b6:	438a      	bics	r2, r1
 80018b8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018c2:	2101      	movs	r1, #1
 80018c4:	4091      	lsls	r1, r2
 80018c6:	000a      	movs	r2, r1
 80018c8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2221      	movs	r2, #33	; 0x21
 80018ce:	2101      	movs	r1, #1
 80018d0:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2220      	movs	r2, #32
 80018d6:	2100      	movs	r1, #0
 80018d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80018da:	2300      	movs	r3, #0
}
 80018dc:	0018      	movs	r0, r3
 80018de:	46bd      	mov	sp, r7
 80018e0:	b002      	add	sp, #8
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b084      	sub	sp, #16
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80018ec:	210f      	movs	r1, #15
 80018ee:	187b      	adds	r3, r7, r1
 80018f0:	2200      	movs	r2, #0
 80018f2:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2221      	movs	r2, #33	; 0x21
 80018f8:	5c9b      	ldrb	r3, [r3, r2]
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	2b02      	cmp	r3, #2
 80018fe:	d006      	beq.n	800190e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2204      	movs	r2, #4
 8001904:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8001906:	187b      	adds	r3, r7, r1
 8001908:	2201      	movs	r2, #1
 800190a:	701a      	strb	r2, [r3, #0]
 800190c:	e028      	b.n	8001960 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	210e      	movs	r1, #14
 800191a:	438a      	bics	r2, r1
 800191c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2101      	movs	r1, #1
 800192a:	438a      	bics	r2, r1
 800192c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001936:	2101      	movs	r1, #1
 8001938:	4091      	lsls	r1, r2
 800193a:	000a      	movs	r2, r1
 800193c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2221      	movs	r2, #33	; 0x21
 8001942:	2101      	movs	r1, #1
 8001944:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2220      	movs	r2, #32
 800194a:	2100      	movs	r1, #0
 800194c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001952:	2b00      	cmp	r3, #0
 8001954:	d004      	beq.n	8001960 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800195a:	687a      	ldr	r2, [r7, #4]
 800195c:	0010      	movs	r0, r2
 800195e:	4798      	blx	r3
    }
  }
  return status;
 8001960:	230f      	movs	r3, #15
 8001962:	18fb      	adds	r3, r7, r3
 8001964:	781b      	ldrb	r3, [r3, #0]
}
 8001966:	0018      	movs	r0, r3
 8001968:	46bd      	mov	sp, r7
 800196a:	b004      	add	sp, #16
 800196c:	bd80      	pop	{r7, pc}

0800196e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800196e:	b580      	push	{r7, lr}
 8001970:	b084      	sub	sp, #16
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198a:	2204      	movs	r2, #4
 800198c:	409a      	lsls	r2, r3
 800198e:	0013      	movs	r3, r2
 8001990:	68fa      	ldr	r2, [r7, #12]
 8001992:	4013      	ands	r3, r2
 8001994:	d024      	beq.n	80019e0 <HAL_DMA_IRQHandler+0x72>
 8001996:	68bb      	ldr	r3, [r7, #8]
 8001998:	2204      	movs	r2, #4
 800199a:	4013      	ands	r3, r2
 800199c:	d020      	beq.n	80019e0 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2220      	movs	r2, #32
 80019a6:	4013      	ands	r3, r2
 80019a8:	d107      	bne.n	80019ba <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2104      	movs	r1, #4
 80019b6:	438a      	bics	r2, r1
 80019b8:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019c2:	2104      	movs	r1, #4
 80019c4:	4091      	lsls	r1, r2
 80019c6:	000a      	movs	r2, r1
 80019c8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d100      	bne.n	80019d4 <HAL_DMA_IRQHandler+0x66>
 80019d2:	e06a      	b.n	8001aaa <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019d8:	687a      	ldr	r2, [r7, #4]
 80019da:	0010      	movs	r0, r2
 80019dc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80019de:	e064      	b.n	8001aaa <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e4:	2202      	movs	r2, #2
 80019e6:	409a      	lsls	r2, r3
 80019e8:	0013      	movs	r3, r2
 80019ea:	68fa      	ldr	r2, [r7, #12]
 80019ec:	4013      	ands	r3, r2
 80019ee:	d02b      	beq.n	8001a48 <HAL_DMA_IRQHandler+0xda>
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	2202      	movs	r2, #2
 80019f4:	4013      	ands	r3, r2
 80019f6:	d027      	beq.n	8001a48 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	2220      	movs	r2, #32
 8001a00:	4013      	ands	r3, r2
 8001a02:	d10b      	bne.n	8001a1c <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	210a      	movs	r1, #10
 8001a10:	438a      	bics	r2, r1
 8001a12:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2221      	movs	r2, #33	; 0x21
 8001a18:	2101      	movs	r1, #1
 8001a1a:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a24:	2102      	movs	r1, #2
 8001a26:	4091      	lsls	r1, r2
 8001a28:	000a      	movs	r2, r1
 8001a2a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2220      	movs	r2, #32
 8001a30:	2100      	movs	r1, #0
 8001a32:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d036      	beq.n	8001aaa <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a40:	687a      	ldr	r2, [r7, #4]
 8001a42:	0010      	movs	r0, r2
 8001a44:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001a46:	e030      	b.n	8001aaa <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4c:	2208      	movs	r2, #8
 8001a4e:	409a      	lsls	r2, r3
 8001a50:	0013      	movs	r3, r2
 8001a52:	68fa      	ldr	r2, [r7, #12]
 8001a54:	4013      	ands	r3, r2
 8001a56:	d028      	beq.n	8001aaa <HAL_DMA_IRQHandler+0x13c>
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	2208      	movs	r2, #8
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	d024      	beq.n	8001aaa <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	210e      	movs	r1, #14
 8001a6c:	438a      	bics	r2, r1
 8001a6e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a78:	2101      	movs	r1, #1
 8001a7a:	4091      	lsls	r1, r2
 8001a7c:	000a      	movs	r2, r1
 8001a7e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2201      	movs	r2, #1
 8001a84:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2221      	movs	r2, #33	; 0x21
 8001a8a:	2101      	movs	r1, #1
 8001a8c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2220      	movs	r2, #32
 8001a92:	2100      	movs	r1, #0
 8001a94:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d005      	beq.n	8001aaa <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa2:	687a      	ldr	r2, [r7, #4]
 8001aa4:	0010      	movs	r0, r2
 8001aa6:	4798      	blx	r3
    }
  }
}
 8001aa8:	e7ff      	b.n	8001aaa <HAL_DMA_IRQHandler+0x13c>
 8001aaa:	46c0      	nop			; (mov r8, r8)
 8001aac:	46bd      	mov	sp, r7
 8001aae:	b004      	add	sp, #16
 8001ab0:	bd80      	pop	{r7, pc}

08001ab2 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001ab2:	b580      	push	{r7, lr}
 8001ab4:	b082      	sub	sp, #8
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2221      	movs	r2, #33	; 0x21
 8001abe:	5c9b      	ldrb	r3, [r3, r2]
 8001ac0:	b2db      	uxtb	r3, r3
}
 8001ac2:	0018      	movs	r0, r3
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	b002      	add	sp, #8
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b084      	sub	sp, #16
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	60f8      	str	r0, [r7, #12]
 8001ad2:	60b9      	str	r1, [r7, #8]
 8001ad4:	607a      	str	r2, [r7, #4]
 8001ad6:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ae0:	2101      	movs	r1, #1
 8001ae2:	4091      	lsls	r1, r2
 8001ae4:	000a      	movs	r2, r1
 8001ae6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	683a      	ldr	r2, [r7, #0]
 8001aee:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	2b10      	cmp	r3, #16
 8001af6:	d108      	bne.n	8001b0a <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	687a      	ldr	r2, [r7, #4]
 8001afe:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	68ba      	ldr	r2, [r7, #8]
 8001b06:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001b08:	e007      	b.n	8001b1a <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	68ba      	ldr	r2, [r7, #8]
 8001b10:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	687a      	ldr	r2, [r7, #4]
 8001b18:	60da      	str	r2, [r3, #12]
}
 8001b1a:	46c0      	nop			; (mov r8, r8)
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	b004      	add	sp, #16
 8001b20:	bd80      	pop	{r7, pc}
	...

08001b24 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a08      	ldr	r2, [pc, #32]	; (8001b54 <DMA_CalcBaseAndBitshift+0x30>)
 8001b32:	4694      	mov	ip, r2
 8001b34:	4463      	add	r3, ip
 8001b36:	2114      	movs	r1, #20
 8001b38:	0018      	movs	r0, r3
 8001b3a:	f7fe fae5 	bl	8000108 <__udivsi3>
 8001b3e:	0003      	movs	r3, r0
 8001b40:	009a      	lsls	r2, r3, #2
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4a03      	ldr	r2, [pc, #12]	; (8001b58 <DMA_CalcBaseAndBitshift+0x34>)
 8001b4a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001b4c:	46c0      	nop			; (mov r8, r8)
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	b002      	add	sp, #8
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	bffdfff8 	.word	0xbffdfff8
 8001b58:	40020000 	.word	0x40020000

08001b5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b086      	sub	sp, #24
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b66:	2300      	movs	r3, #0
 8001b68:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b6a:	e14f      	b.n	8001e0c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2101      	movs	r1, #1
 8001b72:	697a      	ldr	r2, [r7, #20]
 8001b74:	4091      	lsls	r1, r2
 8001b76:	000a      	movs	r2, r1
 8001b78:	4013      	ands	r3, r2
 8001b7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d100      	bne.n	8001b84 <HAL_GPIO_Init+0x28>
 8001b82:	e140      	b.n	8001e06 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	2203      	movs	r2, #3
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	2b01      	cmp	r3, #1
 8001b8e:	d005      	beq.n	8001b9c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	2203      	movs	r2, #3
 8001b96:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001b98:	2b02      	cmp	r3, #2
 8001b9a:	d130      	bne.n	8001bfe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	005b      	lsls	r3, r3, #1
 8001ba6:	2203      	movs	r2, #3
 8001ba8:	409a      	lsls	r2, r3
 8001baa:	0013      	movs	r3, r2
 8001bac:	43da      	mvns	r2, r3
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	68da      	ldr	r2, [r3, #12]
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	005b      	lsls	r3, r3, #1
 8001bbc:	409a      	lsls	r2, r3
 8001bbe:	0013      	movs	r3, r2
 8001bc0:	693a      	ldr	r2, [r7, #16]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	693a      	ldr	r2, [r7, #16]
 8001bca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	409a      	lsls	r2, r3
 8001bd8:	0013      	movs	r3, r2
 8001bda:	43da      	mvns	r2, r3
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	4013      	ands	r3, r2
 8001be0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	091b      	lsrs	r3, r3, #4
 8001be8:	2201      	movs	r2, #1
 8001bea:	401a      	ands	r2, r3
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	409a      	lsls	r2, r3
 8001bf0:	0013      	movs	r3, r2
 8001bf2:	693a      	ldr	r2, [r7, #16]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	2203      	movs	r2, #3
 8001c04:	4013      	ands	r3, r2
 8001c06:	2b03      	cmp	r3, #3
 8001c08:	d017      	beq.n	8001c3a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	68db      	ldr	r3, [r3, #12]
 8001c0e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	005b      	lsls	r3, r3, #1
 8001c14:	2203      	movs	r2, #3
 8001c16:	409a      	lsls	r2, r3
 8001c18:	0013      	movs	r3, r2
 8001c1a:	43da      	mvns	r2, r3
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	4013      	ands	r3, r2
 8001c20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	689a      	ldr	r2, [r3, #8]
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	005b      	lsls	r3, r3, #1
 8001c2a:	409a      	lsls	r2, r3
 8001c2c:	0013      	movs	r3, r2
 8001c2e:	693a      	ldr	r2, [r7, #16]
 8001c30:	4313      	orrs	r3, r2
 8001c32:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	693a      	ldr	r2, [r7, #16]
 8001c38:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	2203      	movs	r2, #3
 8001c40:	4013      	ands	r3, r2
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d123      	bne.n	8001c8e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	08da      	lsrs	r2, r3, #3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	3208      	adds	r2, #8
 8001c4e:	0092      	lsls	r2, r2, #2
 8001c50:	58d3      	ldr	r3, [r2, r3]
 8001c52:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	2207      	movs	r2, #7
 8001c58:	4013      	ands	r3, r2
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	220f      	movs	r2, #15
 8001c5e:	409a      	lsls	r2, r3
 8001c60:	0013      	movs	r3, r2
 8001c62:	43da      	mvns	r2, r3
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	4013      	ands	r3, r2
 8001c68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	691a      	ldr	r2, [r3, #16]
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	2107      	movs	r1, #7
 8001c72:	400b      	ands	r3, r1
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	409a      	lsls	r2, r3
 8001c78:	0013      	movs	r3, r2
 8001c7a:	693a      	ldr	r2, [r7, #16]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	08da      	lsrs	r2, r3, #3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	3208      	adds	r2, #8
 8001c88:	0092      	lsls	r2, r2, #2
 8001c8a:	6939      	ldr	r1, [r7, #16]
 8001c8c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	005b      	lsls	r3, r3, #1
 8001c98:	2203      	movs	r2, #3
 8001c9a:	409a      	lsls	r2, r3
 8001c9c:	0013      	movs	r3, r2
 8001c9e:	43da      	mvns	r2, r3
 8001ca0:	693b      	ldr	r3, [r7, #16]
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	2203      	movs	r2, #3
 8001cac:	401a      	ands	r2, r3
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	409a      	lsls	r2, r3
 8001cb4:	0013      	movs	r3, r2
 8001cb6:	693a      	ldr	r2, [r7, #16]
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	693a      	ldr	r2, [r7, #16]
 8001cc0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	685a      	ldr	r2, [r3, #4]
 8001cc6:	23c0      	movs	r3, #192	; 0xc0
 8001cc8:	029b      	lsls	r3, r3, #10
 8001cca:	4013      	ands	r3, r2
 8001ccc:	d100      	bne.n	8001cd0 <HAL_GPIO_Init+0x174>
 8001cce:	e09a      	b.n	8001e06 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cd0:	4b54      	ldr	r3, [pc, #336]	; (8001e24 <HAL_GPIO_Init+0x2c8>)
 8001cd2:	699a      	ldr	r2, [r3, #24]
 8001cd4:	4b53      	ldr	r3, [pc, #332]	; (8001e24 <HAL_GPIO_Init+0x2c8>)
 8001cd6:	2101      	movs	r1, #1
 8001cd8:	430a      	orrs	r2, r1
 8001cda:	619a      	str	r2, [r3, #24]
 8001cdc:	4b51      	ldr	r3, [pc, #324]	; (8001e24 <HAL_GPIO_Init+0x2c8>)
 8001cde:	699b      	ldr	r3, [r3, #24]
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	60bb      	str	r3, [r7, #8]
 8001ce6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ce8:	4a4f      	ldr	r2, [pc, #316]	; (8001e28 <HAL_GPIO_Init+0x2cc>)
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	089b      	lsrs	r3, r3, #2
 8001cee:	3302      	adds	r3, #2
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	589b      	ldr	r3, [r3, r2]
 8001cf4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	2203      	movs	r2, #3
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	009b      	lsls	r3, r3, #2
 8001cfe:	220f      	movs	r2, #15
 8001d00:	409a      	lsls	r2, r3
 8001d02:	0013      	movs	r3, r2
 8001d04:	43da      	mvns	r2, r3
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	4013      	ands	r3, r2
 8001d0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d0c:	687a      	ldr	r2, [r7, #4]
 8001d0e:	2390      	movs	r3, #144	; 0x90
 8001d10:	05db      	lsls	r3, r3, #23
 8001d12:	429a      	cmp	r2, r3
 8001d14:	d013      	beq.n	8001d3e <HAL_GPIO_Init+0x1e2>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4a44      	ldr	r2, [pc, #272]	; (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d00d      	beq.n	8001d3a <HAL_GPIO_Init+0x1de>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	4a43      	ldr	r2, [pc, #268]	; (8001e30 <HAL_GPIO_Init+0x2d4>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d007      	beq.n	8001d36 <HAL_GPIO_Init+0x1da>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	4a42      	ldr	r2, [pc, #264]	; (8001e34 <HAL_GPIO_Init+0x2d8>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d101      	bne.n	8001d32 <HAL_GPIO_Init+0x1d6>
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e006      	b.n	8001d40 <HAL_GPIO_Init+0x1e4>
 8001d32:	2305      	movs	r3, #5
 8001d34:	e004      	b.n	8001d40 <HAL_GPIO_Init+0x1e4>
 8001d36:	2302      	movs	r3, #2
 8001d38:	e002      	b.n	8001d40 <HAL_GPIO_Init+0x1e4>
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	e000      	b.n	8001d40 <HAL_GPIO_Init+0x1e4>
 8001d3e:	2300      	movs	r3, #0
 8001d40:	697a      	ldr	r2, [r7, #20]
 8001d42:	2103      	movs	r1, #3
 8001d44:	400a      	ands	r2, r1
 8001d46:	0092      	lsls	r2, r2, #2
 8001d48:	4093      	lsls	r3, r2
 8001d4a:	693a      	ldr	r2, [r7, #16]
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d50:	4935      	ldr	r1, [pc, #212]	; (8001e28 <HAL_GPIO_Init+0x2cc>)
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	089b      	lsrs	r3, r3, #2
 8001d56:	3302      	adds	r3, #2
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	693a      	ldr	r2, [r7, #16]
 8001d5c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d5e:	4b36      	ldr	r3, [pc, #216]	; (8001e38 <HAL_GPIO_Init+0x2dc>)
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	43da      	mvns	r2, r3
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	685a      	ldr	r2, [r3, #4]
 8001d72:	2380      	movs	r3, #128	; 0x80
 8001d74:	035b      	lsls	r3, r3, #13
 8001d76:	4013      	ands	r3, r2
 8001d78:	d003      	beq.n	8001d82 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001d7a:	693a      	ldr	r2, [r7, #16]
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001d82:	4b2d      	ldr	r3, [pc, #180]	; (8001e38 <HAL_GPIO_Init+0x2dc>)
 8001d84:	693a      	ldr	r2, [r7, #16]
 8001d86:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001d88:	4b2b      	ldr	r3, [pc, #172]	; (8001e38 <HAL_GPIO_Init+0x2dc>)
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	43da      	mvns	r2, r3
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	4013      	ands	r3, r2
 8001d96:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	685a      	ldr	r2, [r3, #4]
 8001d9c:	2380      	movs	r3, #128	; 0x80
 8001d9e:	039b      	lsls	r3, r3, #14
 8001da0:	4013      	ands	r3, r2
 8001da2:	d003      	beq.n	8001dac <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001da4:	693a      	ldr	r2, [r7, #16]
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001dac:	4b22      	ldr	r3, [pc, #136]	; (8001e38 <HAL_GPIO_Init+0x2dc>)
 8001dae:	693a      	ldr	r2, [r7, #16]
 8001db0:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001db2:	4b21      	ldr	r3, [pc, #132]	; (8001e38 <HAL_GPIO_Init+0x2dc>)
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	43da      	mvns	r2, r3
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	685a      	ldr	r2, [r3, #4]
 8001dc6:	2380      	movs	r3, #128	; 0x80
 8001dc8:	029b      	lsls	r3, r3, #10
 8001dca:	4013      	ands	r3, r2
 8001dcc:	d003      	beq.n	8001dd6 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001dce:	693a      	ldr	r2, [r7, #16]
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001dd6:	4b18      	ldr	r3, [pc, #96]	; (8001e38 <HAL_GPIO_Init+0x2dc>)
 8001dd8:	693a      	ldr	r2, [r7, #16]
 8001dda:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001ddc:	4b16      	ldr	r3, [pc, #88]	; (8001e38 <HAL_GPIO_Init+0x2dc>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	43da      	mvns	r2, r3
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	4013      	ands	r3, r2
 8001dea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	685a      	ldr	r2, [r3, #4]
 8001df0:	2380      	movs	r3, #128	; 0x80
 8001df2:	025b      	lsls	r3, r3, #9
 8001df4:	4013      	ands	r3, r2
 8001df6:	d003      	beq.n	8001e00 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001df8:	693a      	ldr	r2, [r7, #16]
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001e00:	4b0d      	ldr	r3, [pc, #52]	; (8001e38 <HAL_GPIO_Init+0x2dc>)
 8001e02:	693a      	ldr	r2, [r7, #16]
 8001e04:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	3301      	adds	r3, #1
 8001e0a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	40da      	lsrs	r2, r3
 8001e14:	1e13      	subs	r3, r2, #0
 8001e16:	d000      	beq.n	8001e1a <HAL_GPIO_Init+0x2be>
 8001e18:	e6a8      	b.n	8001b6c <HAL_GPIO_Init+0x10>
  } 
}
 8001e1a:	46c0      	nop			; (mov r8, r8)
 8001e1c:	46c0      	nop			; (mov r8, r8)
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	b006      	add	sp, #24
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	40021000 	.word	0x40021000
 8001e28:	40010000 	.word	0x40010000
 8001e2c:	48000400 	.word	0x48000400
 8001e30:	48000800 	.word	0x48000800
 8001e34:	48000c00 	.word	0x48000c00
 8001e38:	40010400 	.word	0x40010400

08001e3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	0008      	movs	r0, r1
 8001e46:	0011      	movs	r1, r2
 8001e48:	1cbb      	adds	r3, r7, #2
 8001e4a:	1c02      	adds	r2, r0, #0
 8001e4c:	801a      	strh	r2, [r3, #0]
 8001e4e:	1c7b      	adds	r3, r7, #1
 8001e50:	1c0a      	adds	r2, r1, #0
 8001e52:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e54:	1c7b      	adds	r3, r7, #1
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d004      	beq.n	8001e66 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e5c:	1cbb      	adds	r3, r7, #2
 8001e5e:	881a      	ldrh	r2, [r3, #0]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e64:	e003      	b.n	8001e6e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e66:	1cbb      	adds	r3, r7, #2
 8001e68:	881a      	ldrh	r2, [r3, #0]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001e6e:	46c0      	nop			; (mov r8, r8)
 8001e70:	46bd      	mov	sp, r7
 8001e72:	b002      	add	sp, #8
 8001e74:	bd80      	pop	{r7, pc}
	...

08001e78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d101      	bne.n	8001e8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e082      	b.n	8001f90 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2241      	movs	r2, #65	; 0x41
 8001e8e:	5c9b      	ldrb	r3, [r3, r2]
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d107      	bne.n	8001ea6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2240      	movs	r2, #64	; 0x40
 8001e9a:	2100      	movs	r1, #0
 8001e9c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	0018      	movs	r0, r3
 8001ea2:	f7ff f8bd 	bl	8001020 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2241      	movs	r2, #65	; 0x41
 8001eaa:	2124      	movs	r1, #36	; 0x24
 8001eac:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	2101      	movs	r1, #1
 8001eba:	438a      	bics	r2, r1
 8001ebc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	685a      	ldr	r2, [r3, #4]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4934      	ldr	r1, [pc, #208]	; (8001f98 <HAL_I2C_Init+0x120>)
 8001ec8:	400a      	ands	r2, r1
 8001eca:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	689a      	ldr	r2, [r3, #8]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4931      	ldr	r1, [pc, #196]	; (8001f9c <HAL_I2C_Init+0x124>)
 8001ed8:	400a      	ands	r2, r1
 8001eda:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d108      	bne.n	8001ef6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	689a      	ldr	r2, [r3, #8]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	2180      	movs	r1, #128	; 0x80
 8001eee:	0209      	lsls	r1, r1, #8
 8001ef0:	430a      	orrs	r2, r1
 8001ef2:	609a      	str	r2, [r3, #8]
 8001ef4:	e007      	b.n	8001f06 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	689a      	ldr	r2, [r3, #8]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	2184      	movs	r1, #132	; 0x84
 8001f00:	0209      	lsls	r1, r1, #8
 8001f02:	430a      	orrs	r2, r1
 8001f04:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	68db      	ldr	r3, [r3, #12]
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d104      	bne.n	8001f18 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	2280      	movs	r2, #128	; 0x80
 8001f14:	0112      	lsls	r2, r2, #4
 8001f16:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	685a      	ldr	r2, [r3, #4]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	491f      	ldr	r1, [pc, #124]	; (8001fa0 <HAL_I2C_Init+0x128>)
 8001f24:	430a      	orrs	r2, r1
 8001f26:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	68da      	ldr	r2, [r3, #12]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	491a      	ldr	r1, [pc, #104]	; (8001f9c <HAL_I2C_Init+0x124>)
 8001f34:	400a      	ands	r2, r1
 8001f36:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	691a      	ldr	r2, [r3, #16]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	695b      	ldr	r3, [r3, #20]
 8001f40:	431a      	orrs	r2, r3
 8001f42:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	699b      	ldr	r3, [r3, #24]
 8001f48:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	430a      	orrs	r2, r1
 8001f50:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	69d9      	ldr	r1, [r3, #28]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6a1a      	ldr	r2, [r3, #32]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	430a      	orrs	r2, r1
 8001f60:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2101      	movs	r1, #1
 8001f6e:	430a      	orrs	r2, r1
 8001f70:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2241      	movs	r2, #65	; 0x41
 8001f7c:	2120      	movs	r1, #32
 8001f7e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2200      	movs	r2, #0
 8001f84:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2242      	movs	r2, #66	; 0x42
 8001f8a:	2100      	movs	r1, #0
 8001f8c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001f8e:	2300      	movs	r3, #0
}
 8001f90:	0018      	movs	r0, r3
 8001f92:	46bd      	mov	sp, r7
 8001f94:	b002      	add	sp, #8
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	f0ffffff 	.word	0xf0ffffff
 8001f9c:	ffff7fff 	.word	0xffff7fff
 8001fa0:	02008000 	.word	0x02008000

08001fa4 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8001fa4:	b5b0      	push	{r4, r5, r7, lr}
 8001fa6:	b088      	sub	sp, #32
 8001fa8:	af02      	add	r7, sp, #8
 8001faa:	60f8      	str	r0, [r7, #12]
 8001fac:	0008      	movs	r0, r1
 8001fae:	607a      	str	r2, [r7, #4]
 8001fb0:	0019      	movs	r1, r3
 8001fb2:	230a      	movs	r3, #10
 8001fb4:	18fb      	adds	r3, r7, r3
 8001fb6:	1c02      	adds	r2, r0, #0
 8001fb8:	801a      	strh	r2, [r3, #0]
 8001fba:	2308      	movs	r3, #8
 8001fbc:	18fb      	adds	r3, r7, r3
 8001fbe:	1c0a      	adds	r2, r1, #0
 8001fc0:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	2241      	movs	r2, #65	; 0x41
 8001fc6:	5c9b      	ldrb	r3, [r3, r2]
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	2b20      	cmp	r3, #32
 8001fcc:	d000      	beq.n	8001fd0 <HAL_I2C_Master_Transmit_DMA+0x2c>
 8001fce:	e0dd      	b.n	800218c <HAL_I2C_Master_Transmit_DMA+0x1e8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	699a      	ldr	r2, [r3, #24]
 8001fd6:	2380      	movs	r3, #128	; 0x80
 8001fd8:	021b      	lsls	r3, r3, #8
 8001fda:	401a      	ands	r2, r3
 8001fdc:	2380      	movs	r3, #128	; 0x80
 8001fde:	021b      	lsls	r3, r3, #8
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	d101      	bne.n	8001fe8 <HAL_I2C_Master_Transmit_DMA+0x44>
    {
      return HAL_BUSY;
 8001fe4:	2302      	movs	r3, #2
 8001fe6:	e0d2      	b.n	800218e <HAL_I2C_Master_Transmit_DMA+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	2240      	movs	r2, #64	; 0x40
 8001fec:	5c9b      	ldrb	r3, [r3, r2]
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d101      	bne.n	8001ff6 <HAL_I2C_Master_Transmit_DMA+0x52>
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	e0cb      	b.n	800218e <HAL_I2C_Master_Transmit_DMA+0x1ea>
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	2240      	movs	r2, #64	; 0x40
 8001ffa:	2101      	movs	r1, #1
 8001ffc:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2241      	movs	r2, #65	; 0x41
 8002002:	2121      	movs	r1, #33	; 0x21
 8002004:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2242      	movs	r2, #66	; 0x42
 800200a:	2110      	movs	r1, #16
 800200c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	2200      	movs	r2, #0
 8002012:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2208      	movs	r2, #8
 800201e:	18ba      	adds	r2, r7, r2
 8002020:	8812      	ldrh	r2, [r2, #0]
 8002022:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	4a5c      	ldr	r2, [pc, #368]	; (8002198 <HAL_I2C_Master_Transmit_DMA+0x1f4>)
 8002028:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	4a5b      	ldr	r2, [pc, #364]	; (800219c <HAL_I2C_Master_Transmit_DMA+0x1f8>)
 800202e:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002034:	b29b      	uxth	r3, r3
 8002036:	2bff      	cmp	r3, #255	; 0xff
 8002038:	d906      	bls.n	8002048 <HAL_I2C_Master_Transmit_DMA+0xa4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	22ff      	movs	r2, #255	; 0xff
 800203e:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8002040:	2380      	movs	r3, #128	; 0x80
 8002042:	045b      	lsls	r3, r3, #17
 8002044:	617b      	str	r3, [r7, #20]
 8002046:	e007      	b.n	8002058 <HAL_I2C_Master_Transmit_DMA+0xb4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800204c:	b29a      	uxth	r2, r3
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002052:	2380      	movs	r3, #128	; 0x80
 8002054:	049b      	lsls	r3, r3, #18
 8002056:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800205c:	2b00      	cmp	r3, #0
 800205e:	d100      	bne.n	8002062 <HAL_I2C_Master_Transmit_DMA+0xbe>
 8002060:	e078      	b.n	8002154 <HAL_I2C_Master_Transmit_DMA+0x1b0>
    {
      if (hi2c->hdmatx != NULL)
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002066:	2b00      	cmp	r3, #0
 8002068:	d023      	beq.n	80020b2 <HAL_I2C_Master_Transmit_DMA+0x10e>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800206e:	4a4c      	ldr	r2, [pc, #304]	; (80021a0 <HAL_I2C_Master_Transmit_DMA+0x1fc>)
 8002070:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002076:	4a4b      	ldr	r2, [pc, #300]	; (80021a4 <HAL_I2C_Master_Transmit_DMA+0x200>)
 8002078:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800207e:	2200      	movs	r2, #0
 8002080:	62da      	str	r2, [r3, #44]	; 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002086:	2200      	movs	r2, #0
 8002088:	635a      	str	r2, [r3, #52]	; 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800208e:	6879      	ldr	r1, [r7, #4]
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	3328      	adds	r3, #40	; 0x28
 8002096:	001a      	movs	r2, r3
                                         hi2c->XferSize);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 800209c:	2513      	movs	r5, #19
 800209e:	197c      	adds	r4, r7, r5
 80020a0:	f7ff fb82 	bl	80017a8 <HAL_DMA_Start_IT>
 80020a4:	0003      	movs	r3, r0
 80020a6:	7023      	strb	r3, [r4, #0]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80020a8:	197b      	adds	r3, r7, r5
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d13d      	bne.n	800212c <HAL_I2C_Master_Transmit_DMA+0x188>
 80020b0:	e013      	b.n	80020da <HAL_I2C_Master_Transmit_DMA+0x136>
        hi2c->State     = HAL_I2C_STATE_READY;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	2241      	movs	r2, #65	; 0x41
 80020b6:	2120      	movs	r1, #32
 80020b8:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	2242      	movs	r2, #66	; 0x42
 80020be:	2100      	movs	r1, #0
 80020c0:	5499      	strb	r1, [r3, r2]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020c6:	2280      	movs	r2, #128	; 0x80
 80020c8:	431a      	orrs	r2, r3
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2240      	movs	r2, #64	; 0x40
 80020d2:	2100      	movs	r1, #0
 80020d4:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e059      	b.n	800218e <HAL_I2C_Master_Transmit_DMA+0x1ea>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020de:	b2da      	uxtb	r2, r3
 80020e0:	697c      	ldr	r4, [r7, #20]
 80020e2:	230a      	movs	r3, #10
 80020e4:	18fb      	adds	r3, r7, r3
 80020e6:	8819      	ldrh	r1, [r3, #0]
 80020e8:	68f8      	ldr	r0, [r7, #12]
 80020ea:	4b2f      	ldr	r3, [pc, #188]	; (80021a8 <HAL_I2C_Master_Transmit_DMA+0x204>)
 80020ec:	9300      	str	r3, [sp, #0]
 80020ee:	0023      	movs	r3, r4
 80020f0:	f001 fc1c 	bl	800392c <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020f8:	b29a      	uxth	r2, r3
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	b29a      	uxth	r2, r3
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	2240      	movs	r2, #64	; 0x40
 800210a:	2100      	movs	r1, #0
 800210c:	5499      	strb	r1, [r3, r2]

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	2110      	movs	r1, #16
 8002112:	0018      	movs	r0, r3
 8002114:	f001 fc44 	bl	80039a0 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2180      	movs	r1, #128	; 0x80
 8002124:	01c9      	lsls	r1, r1, #7
 8002126:	430a      	orrs	r2, r1
 8002128:	601a      	str	r2, [r3, #0]
 800212a:	e02d      	b.n	8002188 <HAL_I2C_Master_Transmit_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2241      	movs	r2, #65	; 0x41
 8002130:	2120      	movs	r1, #32
 8002132:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	2242      	movs	r2, #66	; 0x42
 8002138:	2100      	movs	r1, #0
 800213a:	5499      	strb	r1, [r3, r2]

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002140:	2210      	movs	r2, #16
 8002142:	431a      	orrs	r2, r3
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	2240      	movs	r2, #64	; 0x40
 800214c:	2100      	movs	r1, #0
 800214e:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	e01c      	b.n	800218e <HAL_I2C_Master_Transmit_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	4a15      	ldr	r2, [pc, #84]	; (80021ac <HAL_I2C_Master_Transmit_DMA+0x208>)
 8002158:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800215e:	b2da      	uxtb	r2, r3
 8002160:	2380      	movs	r3, #128	; 0x80
 8002162:	049c      	lsls	r4, r3, #18
 8002164:	230a      	movs	r3, #10
 8002166:	18fb      	adds	r3, r7, r3
 8002168:	8819      	ldrh	r1, [r3, #0]
 800216a:	68f8      	ldr	r0, [r7, #12]
 800216c:	4b0e      	ldr	r3, [pc, #56]	; (80021a8 <HAL_I2C_Master_Transmit_DMA+0x204>)
 800216e:	9300      	str	r3, [sp, #0]
 8002170:	0023      	movs	r3, r4
 8002172:	f001 fbdb 	bl	800392c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	2240      	movs	r2, #64	; 0x40
 800217a:	2100      	movs	r1, #0
 800217c:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2101      	movs	r1, #1
 8002182:	0018      	movs	r0, r3
 8002184:	f001 fc0c 	bl	80039a0 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8002188:	2300      	movs	r3, #0
 800218a:	e000      	b.n	800218e <HAL_I2C_Master_Transmit_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800218c:	2302      	movs	r3, #2
  }
}
 800218e:	0018      	movs	r0, r3
 8002190:	46bd      	mov	sp, r7
 8002192:	b006      	add	sp, #24
 8002194:	bdb0      	pop	{r4, r5, r7, pc}
 8002196:	46c0      	nop			; (mov r8, r8)
 8002198:	ffff0000 	.word	0xffff0000
 800219c:	080027e5 	.word	0x080027e5
 80021a0:	0800381d 	.word	0x0800381d
 80021a4:	080038bd 	.word	0x080038bd
 80021a8:	80002000 	.word	0x80002000
 80021ac:	08002339 	.word	0x08002339

080021b0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	699b      	ldr	r3, [r3, #24]
 80021be:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d005      	beq.n	80021dc <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021d4:	68ba      	ldr	r2, [r7, #8]
 80021d6:	68f9      	ldr	r1, [r7, #12]
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	4798      	blx	r3
  }
}
 80021dc:	46c0      	nop			; (mov r8, r8)
 80021de:	46bd      	mov	sp, r7
 80021e0:	b004      	add	sp, #16
 80021e2:	bd80      	pop	{r7, pc}

080021e4 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b086      	sub	sp, #24
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	699b      	ldr	r3, [r3, #24]
 80021f2:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	0a1b      	lsrs	r3, r3, #8
 8002200:	001a      	movs	r2, r3
 8002202:	2301      	movs	r3, #1
 8002204:	4013      	ands	r3, r2
 8002206:	d010      	beq.n	800222a <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	09db      	lsrs	r3, r3, #7
 800220c:	001a      	movs	r2, r3
 800220e:	2301      	movs	r3, #1
 8002210:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002212:	d00a      	beq.n	800222a <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002218:	2201      	movs	r2, #1
 800221a:	431a      	orrs	r2, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	2280      	movs	r2, #128	; 0x80
 8002226:	0052      	lsls	r2, r2, #1
 8002228:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	0a9b      	lsrs	r3, r3, #10
 800222e:	001a      	movs	r2, r3
 8002230:	2301      	movs	r3, #1
 8002232:	4013      	ands	r3, r2
 8002234:	d010      	beq.n	8002258 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	09db      	lsrs	r3, r3, #7
 800223a:	001a      	movs	r2, r3
 800223c:	2301      	movs	r3, #1
 800223e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002240:	d00a      	beq.n	8002258 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002246:	2208      	movs	r2, #8
 8002248:	431a      	orrs	r2, r3
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	2280      	movs	r2, #128	; 0x80
 8002254:	00d2      	lsls	r2, r2, #3
 8002256:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	0a5b      	lsrs	r3, r3, #9
 800225c:	001a      	movs	r2, r3
 800225e:	2301      	movs	r3, #1
 8002260:	4013      	ands	r3, r2
 8002262:	d010      	beq.n	8002286 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	09db      	lsrs	r3, r3, #7
 8002268:	001a      	movs	r2, r3
 800226a:	2301      	movs	r3, #1
 800226c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800226e:	d00a      	beq.n	8002286 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002274:	2202      	movs	r2, #2
 8002276:	431a      	orrs	r2, r3
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2280      	movs	r2, #128	; 0x80
 8002282:	0092      	lsls	r2, r2, #2
 8002284:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800228a:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	220b      	movs	r2, #11
 8002290:	4013      	ands	r3, r2
 8002292:	d005      	beq.n	80022a0 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8002294:	68fa      	ldr	r2, [r7, #12]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	0011      	movs	r1, r2
 800229a:	0018      	movs	r0, r3
 800229c:	f001 f970 	bl	8003580 <I2C_ITError>
  }
}
 80022a0:	46c0      	nop			; (mov r8, r8)
 80022a2:	46bd      	mov	sp, r7
 80022a4:	b006      	add	sp, #24
 80022a6:	bd80      	pop	{r7, pc}

080022a8 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80022b0:	46c0      	nop			; (mov r8, r8)
 80022b2:	46bd      	mov	sp, r7
 80022b4:	b002      	add	sp, #8
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80022c0:	46c0      	nop			; (mov r8, r8)
 80022c2:	46bd      	mov	sp, r7
 80022c4:	b002      	add	sp, #8
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80022d0:	46c0      	nop			; (mov r8, r8)
 80022d2:	46bd      	mov	sp, r7
 80022d4:	b002      	add	sp, #8
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	0008      	movs	r0, r1
 80022e2:	0011      	movs	r1, r2
 80022e4:	1cfb      	adds	r3, r7, #3
 80022e6:	1c02      	adds	r2, r0, #0
 80022e8:	701a      	strb	r2, [r3, #0]
 80022ea:	003b      	movs	r3, r7
 80022ec:	1c0a      	adds	r2, r1, #0
 80022ee:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80022f0:	46c0      	nop			; (mov r8, r8)
 80022f2:	46bd      	mov	sp, r7
 80022f4:	b002      	add	sp, #8
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8002300:	46c0      	nop			; (mov r8, r8)
 8002302:	46bd      	mov	sp, r7
 8002304:	b002      	add	sp, #8
 8002306:	bd80      	pop	{r7, pc}

08002308 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002310:	46c0      	nop			; (mov r8, r8)
 8002312:	46bd      	mov	sp, r7
 8002314:	b002      	add	sp, #8
 8002316:	bd80      	pop	{r7, pc}

08002318 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8002320:	46c0      	nop			; (mov r8, r8)
 8002322:	46bd      	mov	sp, r7
 8002324:	b002      	add	sp, #8
 8002326:	bd80      	pop	{r7, pc}

08002328 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002330:	46c0      	nop			; (mov r8, r8)
 8002332:	46bd      	mov	sp, r7
 8002334:	b002      	add	sp, #8
 8002336:	bd80      	pop	{r7, pc}

08002338 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8002338:	b590      	push	{r4, r7, lr}
 800233a:	b089      	sub	sp, #36	; 0x24
 800233c:	af02      	add	r7, sp, #8
 800233e:	60f8      	str	r0, [r7, #12]
 8002340:	60b9      	str	r1, [r7, #8]
 8002342:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	2240      	movs	r2, #64	; 0x40
 800234c:	5c9b      	ldrb	r3, [r3, r2]
 800234e:	2b01      	cmp	r3, #1
 8002350:	d101      	bne.n	8002356 <I2C_Master_ISR_IT+0x1e>
 8002352:	2302      	movs	r3, #2
 8002354:	e12b      	b.n	80025ae <I2C_Master_ISR_IT+0x276>
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	2240      	movs	r2, #64	; 0x40
 800235a:	2101      	movs	r1, #1
 800235c:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	091b      	lsrs	r3, r3, #4
 8002362:	001a      	movs	r2, r3
 8002364:	2301      	movs	r3, #1
 8002366:	4013      	ands	r3, r2
 8002368:	d014      	beq.n	8002394 <I2C_Master_ISR_IT+0x5c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	091b      	lsrs	r3, r3, #4
 800236e:	001a      	movs	r2, r3
 8002370:	2301      	movs	r3, #1
 8002372:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002374:	d00e      	beq.n	8002394 <I2C_Master_ISR_IT+0x5c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	2210      	movs	r2, #16
 800237c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002382:	2204      	movs	r2, #4
 8002384:	431a      	orrs	r2, r3
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	0018      	movs	r0, r3
 800238e:	f001 fa22 	bl	80037d6 <I2C_Flush_TXDR>
 8002392:	e0f5      	b.n	8002580 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	089b      	lsrs	r3, r3, #2
 8002398:	001a      	movs	r2, r3
 800239a:	2301      	movs	r3, #1
 800239c:	4013      	ands	r3, r2
 800239e:	d023      	beq.n	80023e8 <I2C_Master_ISR_IT+0xb0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	089b      	lsrs	r3, r3, #2
 80023a4:	001a      	movs	r2, r3
 80023a6:	2301      	movs	r3, #1
 80023a8:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80023aa:	d01d      	beq.n	80023e8 <I2C_Master_ISR_IT+0xb0>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	2204      	movs	r2, #4
 80023b0:	4393      	bics	r3, r2
 80023b2:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023be:	b2d2      	uxtb	r2, r2
 80023c0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c6:	1c5a      	adds	r2, r3, #1
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023d0:	3b01      	subs	r3, #1
 80023d2:	b29a      	uxth	r2, r3
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023dc:	b29b      	uxth	r3, r3
 80023de:	3b01      	subs	r3, #1
 80023e0:	b29a      	uxth	r2, r3
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80023e6:	e0cb      	b.n	8002580 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	085b      	lsrs	r3, r3, #1
 80023ec:	001a      	movs	r2, r3
 80023ee:	2301      	movs	r3, #1
 80023f0:	4013      	ands	r3, r2
 80023f2:	d01e      	beq.n	8002432 <I2C_Master_ISR_IT+0xfa>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	085b      	lsrs	r3, r3, #1
 80023f8:	001a      	movs	r2, r3
 80023fa:	2301      	movs	r3, #1
 80023fc:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80023fe:	d018      	beq.n	8002432 <I2C_Master_ISR_IT+0xfa>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002404:	781a      	ldrb	r2, [r3, #0]
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002410:	1c5a      	adds	r2, r3, #1
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800241a:	3b01      	subs	r3, #1
 800241c:	b29a      	uxth	r2, r3
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002426:	b29b      	uxth	r3, r3
 8002428:	3b01      	subs	r3, #1
 800242a:	b29a      	uxth	r2, r3
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002430:	e0a6      	b.n	8002580 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	09db      	lsrs	r3, r3, #7
 8002436:	001a      	movs	r2, r3
 8002438:	2301      	movs	r3, #1
 800243a:	4013      	ands	r3, r2
 800243c:	d100      	bne.n	8002440 <I2C_Master_ISR_IT+0x108>
 800243e:	e06b      	b.n	8002518 <I2C_Master_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	099b      	lsrs	r3, r3, #6
 8002444:	001a      	movs	r2, r3
 8002446:	2301      	movs	r3, #1
 8002448:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800244a:	d065      	beq.n	8002518 <I2C_Master_ISR_IT+0x1e0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002450:	b29b      	uxth	r3, r3
 8002452:	2b00      	cmp	r3, #0
 8002454:	d04a      	beq.n	80024ec <I2C_Master_ISR_IT+0x1b4>
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800245a:	2b00      	cmp	r3, #0
 800245c:	d146      	bne.n	80024ec <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	b29a      	uxth	r2, r3
 8002466:	2112      	movs	r1, #18
 8002468:	187b      	adds	r3, r7, r1
 800246a:	0592      	lsls	r2, r2, #22
 800246c:	0d92      	lsrs	r2, r2, #22
 800246e:	801a      	strh	r2, [r3, #0]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002474:	b29b      	uxth	r3, r3
 8002476:	2bff      	cmp	r3, #255	; 0xff
 8002478:	d910      	bls.n	800249c <I2C_Master_ISR_IT+0x164>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	22ff      	movs	r2, #255	; 0xff
 800247e:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002484:	b2da      	uxtb	r2, r3
 8002486:	2380      	movs	r3, #128	; 0x80
 8002488:	045c      	lsls	r4, r3, #17
 800248a:	187b      	adds	r3, r7, r1
 800248c:	8819      	ldrh	r1, [r3, #0]
 800248e:	68f8      	ldr	r0, [r7, #12]
 8002490:	2300      	movs	r3, #0
 8002492:	9300      	str	r3, [sp, #0]
 8002494:	0023      	movs	r3, r4
 8002496:	f001 fa49 	bl	800392c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800249a:	e03c      	b.n	8002516 <I2C_Master_ISR_IT+0x1de>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024a0:	b29a      	uxth	r2, r3
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024aa:	4a43      	ldr	r2, [pc, #268]	; (80025b8 <I2C_Master_ISR_IT+0x280>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d00e      	beq.n	80024ce <I2C_Master_ISR_IT+0x196>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024b4:	b2da      	uxtb	r2, r3
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 80024ba:	2312      	movs	r3, #18
 80024bc:	18fb      	adds	r3, r7, r3
 80024be:	8819      	ldrh	r1, [r3, #0]
 80024c0:	68f8      	ldr	r0, [r7, #12]
 80024c2:	2300      	movs	r3, #0
 80024c4:	9300      	str	r3, [sp, #0]
 80024c6:	0023      	movs	r3, r4
 80024c8:	f001 fa30 	bl	800392c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024cc:	e023      	b.n	8002516 <I2C_Master_ISR_IT+0x1de>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024d2:	b2da      	uxtb	r2, r3
 80024d4:	2380      	movs	r3, #128	; 0x80
 80024d6:	049c      	lsls	r4, r3, #18
 80024d8:	2312      	movs	r3, #18
 80024da:	18fb      	adds	r3, r7, r3
 80024dc:	8819      	ldrh	r1, [r3, #0]
 80024de:	68f8      	ldr	r0, [r7, #12]
 80024e0:	2300      	movs	r3, #0
 80024e2:	9300      	str	r3, [sp, #0]
 80024e4:	0023      	movs	r3, r4
 80024e6:	f001 fa21 	bl	800392c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024ea:	e014      	b.n	8002516 <I2C_Master_ISR_IT+0x1de>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	685a      	ldr	r2, [r3, #4]
 80024f2:	2380      	movs	r3, #128	; 0x80
 80024f4:	049b      	lsls	r3, r3, #18
 80024f6:	401a      	ands	r2, r3
 80024f8:	2380      	movs	r3, #128	; 0x80
 80024fa:	049b      	lsls	r3, r3, #18
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d004      	beq.n	800250a <I2C_Master_ISR_IT+0x1d2>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	0018      	movs	r0, r3
 8002504:	f000 fd44 	bl	8002f90 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002508:	e03a      	b.n	8002580 <I2C_Master_ISR_IT+0x248>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	2140      	movs	r1, #64	; 0x40
 800250e:	0018      	movs	r0, r3
 8002510:	f001 f836 	bl	8003580 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002514:	e034      	b.n	8002580 <I2C_Master_ISR_IT+0x248>
 8002516:	e033      	b.n	8002580 <I2C_Master_ISR_IT+0x248>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	099b      	lsrs	r3, r3, #6
 800251c:	001a      	movs	r2, r3
 800251e:	2301      	movs	r3, #1
 8002520:	4013      	ands	r3, r2
 8002522:	d02d      	beq.n	8002580 <I2C_Master_ISR_IT+0x248>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	099b      	lsrs	r3, r3, #6
 8002528:	001a      	movs	r2, r3
 800252a:	2301      	movs	r3, #1
 800252c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800252e:	d027      	beq.n	8002580 <I2C_Master_ISR_IT+0x248>
  {
    if (hi2c->XferCount == 0U)
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002534:	b29b      	uxth	r3, r3
 8002536:	2b00      	cmp	r3, #0
 8002538:	d11d      	bne.n	8002576 <I2C_Master_ISR_IT+0x23e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	685a      	ldr	r2, [r3, #4]
 8002540:	2380      	movs	r3, #128	; 0x80
 8002542:	049b      	lsls	r3, r3, #18
 8002544:	401a      	ands	r2, r3
 8002546:	2380      	movs	r3, #128	; 0x80
 8002548:	049b      	lsls	r3, r3, #18
 800254a:	429a      	cmp	r2, r3
 800254c:	d018      	beq.n	8002580 <I2C_Master_ISR_IT+0x248>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002552:	4a19      	ldr	r2, [pc, #100]	; (80025b8 <I2C_Master_ISR_IT+0x280>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d109      	bne.n	800256c <I2C_Master_ISR_IT+0x234>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	685a      	ldr	r2, [r3, #4]
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2180      	movs	r1, #128	; 0x80
 8002564:	01c9      	lsls	r1, r1, #7
 8002566:	430a      	orrs	r2, r1
 8002568:	605a      	str	r2, [r3, #4]
 800256a:	e009      	b.n	8002580 <I2C_Master_ISR_IT+0x248>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	0018      	movs	r0, r3
 8002570:	f000 fd0e 	bl	8002f90 <I2C_ITMasterSeqCplt>
 8002574:	e004      	b.n	8002580 <I2C_Master_ISR_IT+0x248>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2140      	movs	r1, #64	; 0x40
 800257a:	0018      	movs	r0, r3
 800257c:	f001 f800 	bl	8003580 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	095b      	lsrs	r3, r3, #5
 8002584:	001a      	movs	r2, r3
 8002586:	2301      	movs	r3, #1
 8002588:	4013      	ands	r3, r2
 800258a:	d00b      	beq.n	80025a4 <I2C_Master_ISR_IT+0x26c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	095b      	lsrs	r3, r3, #5
 8002590:	001a      	movs	r2, r3
 8002592:	2301      	movs	r3, #1
 8002594:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002596:	d005      	beq.n	80025a4 <I2C_Master_ISR_IT+0x26c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8002598:	697a      	ldr	r2, [r7, #20]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	0011      	movs	r1, r2
 800259e:	0018      	movs	r0, r3
 80025a0:	f000 fd9e 	bl	80030e0 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	2240      	movs	r2, #64	; 0x40
 80025a8:	2100      	movs	r1, #0
 80025aa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	0018      	movs	r0, r3
 80025b0:	46bd      	mov	sp, r7
 80025b2:	b007      	add	sp, #28
 80025b4:	bd90      	pop	{r4, r7, pc}
 80025b6:	46c0      	nop			; (mov r8, r8)
 80025b8:	ffff0000 	.word	0xffff0000

080025bc <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b086      	sub	sp, #24
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	60f8      	str	r0, [r7, #12]
 80025c4:	60b9      	str	r1, [r7, #8]
 80025c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025cc:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	2240      	movs	r2, #64	; 0x40
 80025d6:	5c9b      	ldrb	r3, [r3, r2]
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d101      	bne.n	80025e0 <I2C_Slave_ISR_IT+0x24>
 80025dc:	2302      	movs	r3, #2
 80025de:	e0fa      	b.n	80027d6 <I2C_Slave_ISR_IT+0x21a>
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2240      	movs	r2, #64	; 0x40
 80025e4:	2101      	movs	r1, #1
 80025e6:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	095b      	lsrs	r3, r3, #5
 80025ec:	001a      	movs	r2, r3
 80025ee:	2301      	movs	r3, #1
 80025f0:	4013      	ands	r3, r2
 80025f2:	d00b      	beq.n	800260c <I2C_Slave_ISR_IT+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	095b      	lsrs	r3, r3, #5
 80025f8:	001a      	movs	r2, r3
 80025fa:	2301      	movs	r3, #1
 80025fc:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80025fe:	d005      	beq.n	800260c <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8002600:	693a      	ldr	r2, [r7, #16]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	0011      	movs	r1, r2
 8002606:	0018      	movs	r0, r3
 8002608:	f000 fe3c 	bl	8003284 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	091b      	lsrs	r3, r3, #4
 8002610:	001a      	movs	r2, r3
 8002612:	2301      	movs	r3, #1
 8002614:	4013      	ands	r3, r2
 8002616:	d054      	beq.n	80026c2 <I2C_Slave_ISR_IT+0x106>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	091b      	lsrs	r3, r3, #4
 800261c:	001a      	movs	r2, r3
 800261e:	2301      	movs	r3, #1
 8002620:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002622:	d04e      	beq.n	80026c2 <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002628:	b29b      	uxth	r3, r3
 800262a:	2b00      	cmp	r3, #0
 800262c:	d12d      	bne.n	800268a <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2241      	movs	r2, #65	; 0x41
 8002632:	5c9b      	ldrb	r3, [r3, r2]
 8002634:	b2db      	uxtb	r3, r3
 8002636:	2b28      	cmp	r3, #40	; 0x28
 8002638:	d10b      	bne.n	8002652 <I2C_Slave_ISR_IT+0x96>
 800263a:	697a      	ldr	r2, [r7, #20]
 800263c:	2380      	movs	r3, #128	; 0x80
 800263e:	049b      	lsls	r3, r3, #18
 8002640:	429a      	cmp	r2, r3
 8002642:	d106      	bne.n	8002652 <I2C_Slave_ISR_IT+0x96>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002644:	693a      	ldr	r2, [r7, #16]
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	0011      	movs	r1, r2
 800264a:	0018      	movs	r0, r3
 800264c:	f000 ff3e 	bl	80034cc <I2C_ITListenCplt>
 8002650:	e036      	b.n	80026c0 <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	2241      	movs	r2, #65	; 0x41
 8002656:	5c9b      	ldrb	r3, [r3, r2]
 8002658:	b2db      	uxtb	r3, r3
 800265a:	2b29      	cmp	r3, #41	; 0x29
 800265c:	d110      	bne.n	8002680 <I2C_Slave_ISR_IT+0xc4>
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	4a5f      	ldr	r2, [pc, #380]	; (80027e0 <I2C_Slave_ISR_IT+0x224>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d00c      	beq.n	8002680 <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	2210      	movs	r2, #16
 800266c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	0018      	movs	r0, r3
 8002672:	f001 f8b0 	bl	80037d6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	0018      	movs	r0, r3
 800267a:	f000 fccb 	bl	8003014 <I2C_ITSlaveSeqCplt>
 800267e:	e01f      	b.n	80026c0 <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	2210      	movs	r2, #16
 8002686:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8002688:	e09d      	b.n	80027c6 <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	2210      	movs	r2, #16
 8002690:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002696:	2204      	movs	r2, #4
 8002698:	431a      	orrs	r2, r3
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d005      	beq.n	80026b0 <I2C_Slave_ISR_IT+0xf4>
 80026a4:	697a      	ldr	r2, [r7, #20]
 80026a6:	2380      	movs	r3, #128	; 0x80
 80026a8:	045b      	lsls	r3, r3, #17
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d000      	beq.n	80026b0 <I2C_Slave_ISR_IT+0xf4>
 80026ae:	e08a      	b.n	80027c6 <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	0011      	movs	r1, r2
 80026b8:	0018      	movs	r0, r3
 80026ba:	f000 ff61 	bl	8003580 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80026be:	e082      	b.n	80027c6 <I2C_Slave_ISR_IT+0x20a>
 80026c0:	e081      	b.n	80027c6 <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	089b      	lsrs	r3, r3, #2
 80026c6:	001a      	movs	r2, r3
 80026c8:	2301      	movs	r3, #1
 80026ca:	4013      	ands	r3, r2
 80026cc:	d031      	beq.n	8002732 <I2C_Slave_ISR_IT+0x176>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	089b      	lsrs	r3, r3, #2
 80026d2:	001a      	movs	r2, r3
 80026d4:	2301      	movs	r3, #1
 80026d6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80026d8:	d02b      	beq.n	8002732 <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026de:	b29b      	uxth	r3, r3
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d018      	beq.n	8002716 <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ee:	b2d2      	uxtb	r2, r2
 80026f0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f6:	1c5a      	adds	r2, r3, #1
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002700:	3b01      	subs	r3, #1
 8002702:	b29a      	uxth	r2, r3
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800270c:	b29b      	uxth	r3, r3
 800270e:	3b01      	subs	r3, #1
 8002710:	b29a      	uxth	r2, r3
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800271a:	b29b      	uxth	r3, r3
 800271c:	2b00      	cmp	r3, #0
 800271e:	d154      	bne.n	80027ca <I2C_Slave_ISR_IT+0x20e>
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	4a2f      	ldr	r2, [pc, #188]	; (80027e0 <I2C_Slave_ISR_IT+0x224>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d050      	beq.n	80027ca <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	0018      	movs	r0, r3
 800272c:	f000 fc72 	bl	8003014 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8002730:	e04b      	b.n	80027ca <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002732:	693b      	ldr	r3, [r7, #16]
 8002734:	08db      	lsrs	r3, r3, #3
 8002736:	001a      	movs	r2, r3
 8002738:	2301      	movs	r3, #1
 800273a:	4013      	ands	r3, r2
 800273c:	d00c      	beq.n	8002758 <I2C_Slave_ISR_IT+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	08db      	lsrs	r3, r3, #3
 8002742:	001a      	movs	r2, r3
 8002744:	2301      	movs	r3, #1
 8002746:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002748:	d006      	beq.n	8002758 <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800274a:	693a      	ldr	r2, [r7, #16]
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	0011      	movs	r1, r2
 8002750:	0018      	movs	r0, r3
 8002752:	f000 fb79 	bl	8002e48 <I2C_ITAddrCplt>
 8002756:	e039      	b.n	80027cc <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	085b      	lsrs	r3, r3, #1
 800275c:	001a      	movs	r2, r3
 800275e:	2301      	movs	r3, #1
 8002760:	4013      	ands	r3, r2
 8002762:	d033      	beq.n	80027cc <I2C_Slave_ISR_IT+0x210>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	085b      	lsrs	r3, r3, #1
 8002768:	001a      	movs	r2, r3
 800276a:	2301      	movs	r3, #1
 800276c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800276e:	d02d      	beq.n	80027cc <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002774:	b29b      	uxth	r3, r3
 8002776:	2b00      	cmp	r3, #0
 8002778:	d018      	beq.n	80027ac <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800277e:	781a      	ldrb	r2, [r3, #0]
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800278a:	1c5a      	adds	r2, r3, #1
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002794:	b29b      	uxth	r3, r3
 8002796:	3b01      	subs	r3, #1
 8002798:	b29a      	uxth	r2, r3
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027a2:	3b01      	subs	r3, #1
 80027a4:	b29a      	uxth	r2, r3
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	851a      	strh	r2, [r3, #40]	; 0x28
 80027aa:	e00f      	b.n	80027cc <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80027ac:	697a      	ldr	r2, [r7, #20]
 80027ae:	2380      	movs	r3, #128	; 0x80
 80027b0:	045b      	lsls	r3, r3, #17
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d002      	beq.n	80027bc <I2C_Slave_ISR_IT+0x200>
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d107      	bne.n	80027cc <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	0018      	movs	r0, r3
 80027c0:	f000 fc28 	bl	8003014 <I2C_ITSlaveSeqCplt>
 80027c4:	e002      	b.n	80027cc <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 80027c6:	46c0      	nop			; (mov r8, r8)
 80027c8:	e000      	b.n	80027cc <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 80027ca:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2240      	movs	r2, #64	; 0x40
 80027d0:	2100      	movs	r1, #0
 80027d2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80027d4:	2300      	movs	r3, #0
}
 80027d6:	0018      	movs	r0, r3
 80027d8:	46bd      	mov	sp, r7
 80027da:	b006      	add	sp, #24
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	46c0      	nop			; (mov r8, r8)
 80027e0:	ffff0000 	.word	0xffff0000

080027e4 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 80027e4:	b590      	push	{r4, r7, lr}
 80027e6:	b089      	sub	sp, #36	; 0x24
 80027e8:	af02      	add	r7, sp, #8
 80027ea:	60f8      	str	r0, [r7, #12]
 80027ec:	60b9      	str	r1, [r7, #8]
 80027ee:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2240      	movs	r2, #64	; 0x40
 80027f4:	5c9b      	ldrb	r3, [r3, r2]
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d101      	bne.n	80027fe <I2C_Master_ISR_DMA+0x1a>
 80027fa:	2302      	movs	r3, #2
 80027fc:	e0f7      	b.n	80029ee <I2C_Master_ISR_DMA+0x20a>
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2240      	movs	r2, #64	; 0x40
 8002802:	2101      	movs	r1, #1
 8002804:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	091b      	lsrs	r3, r3, #4
 800280a:	001a      	movs	r2, r3
 800280c:	2301      	movs	r3, #1
 800280e:	4013      	ands	r3, r2
 8002810:	d019      	beq.n	8002846 <I2C_Master_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	091b      	lsrs	r3, r3, #4
 8002816:	001a      	movs	r2, r3
 8002818:	2301      	movs	r3, #1
 800281a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800281c:	d013      	beq.n	8002846 <I2C_Master_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	2210      	movs	r2, #16
 8002824:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800282a:	2204      	movs	r2, #4
 800282c:	431a      	orrs	r2, r3
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	2120      	movs	r1, #32
 8002836:	0018      	movs	r0, r3
 8002838:	f001 f8b2 	bl	80039a0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	0018      	movs	r0, r3
 8002840:	f000 ffc9 	bl	80037d6 <I2C_Flush_TXDR>
 8002844:	e0ce      	b.n	80029e4 <I2C_Master_ISR_DMA+0x200>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	09db      	lsrs	r3, r3, #7
 800284a:	001a      	movs	r2, r3
 800284c:	2301      	movs	r3, #1
 800284e:	4013      	ands	r3, r2
 8002850:	d100      	bne.n	8002854 <I2C_Master_ISR_DMA+0x70>
 8002852:	e07e      	b.n	8002952 <I2C_Master_ISR_DMA+0x16e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	099b      	lsrs	r3, r3, #6
 8002858:	001a      	movs	r2, r3
 800285a:	2301      	movs	r3, #1
 800285c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800285e:	d100      	bne.n	8002862 <I2C_Master_ISR_DMA+0x7e>
 8002860:	e077      	b.n	8002952 <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	2140      	movs	r1, #64	; 0x40
 800286e:	438a      	bics	r2, r1
 8002870:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002876:	b29b      	uxth	r3, r3
 8002878:	2b00      	cmp	r3, #0
 800287a:	d055      	beq.n	8002928 <I2C_Master_ISR_DMA+0x144>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	b29a      	uxth	r2, r3
 8002884:	2312      	movs	r3, #18
 8002886:	18fb      	adds	r3, r7, r3
 8002888:	0592      	lsls	r2, r2, #22
 800288a:	0d92      	lsrs	r2, r2, #22
 800288c:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002892:	b29b      	uxth	r3, r3
 8002894:	2bff      	cmp	r3, #255	; 0xff
 8002896:	d906      	bls.n	80028a6 <I2C_Master_ISR_DMA+0xc2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	22ff      	movs	r2, #255	; 0xff
 800289c:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 800289e:	2380      	movs	r3, #128	; 0x80
 80028a0:	045b      	lsls	r3, r3, #17
 80028a2:	617b      	str	r3, [r7, #20]
 80028a4:	e010      	b.n	80028c8 <I2C_Master_ISR_DMA+0xe4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028aa:	b29a      	uxth	r2, r3
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028b4:	4a50      	ldr	r2, [pc, #320]	; (80029f8 <I2C_Master_ISR_DMA+0x214>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d003      	beq.n	80028c2 <I2C_Master_ISR_DMA+0xde>
        {
          xfermode = hi2c->XferOptions;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028be:	617b      	str	r3, [r7, #20]
 80028c0:	e002      	b.n	80028c8 <I2C_Master_ISR_DMA+0xe4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80028c2:	2380      	movs	r3, #128	; 0x80
 80028c4:	049b      	lsls	r3, r3, #18
 80028c6:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028cc:	b2da      	uxtb	r2, r3
 80028ce:	697c      	ldr	r4, [r7, #20]
 80028d0:	2312      	movs	r3, #18
 80028d2:	18fb      	adds	r3, r7, r3
 80028d4:	8819      	ldrh	r1, [r3, #0]
 80028d6:	68f8      	ldr	r0, [r7, #12]
 80028d8:	2300      	movs	r3, #0
 80028da:	9300      	str	r3, [sp, #0]
 80028dc:	0023      	movs	r3, r4
 80028de:	f001 f825 	bl	800392c <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028e6:	b29a      	uxth	r2, r3
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	b29a      	uxth	r2, r3
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2241      	movs	r2, #65	; 0x41
 80028f8:	5c9b      	ldrb	r3, [r3, r2]
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	2b22      	cmp	r3, #34	; 0x22
 80028fe:	d109      	bne.n	8002914 <I2C_Master_ISR_DMA+0x130>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2180      	movs	r1, #128	; 0x80
 800290c:	0209      	lsls	r1, r1, #8
 800290e:	430a      	orrs	r2, r1
 8002910:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002912:	e067      	b.n	80029e4 <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	2180      	movs	r1, #128	; 0x80
 8002920:	01c9      	lsls	r1, r1, #7
 8002922:	430a      	orrs	r2, r1
 8002924:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002926:	e05d      	b.n	80029e4 <I2C_Master_ISR_DMA+0x200>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	685a      	ldr	r2, [r3, #4]
 800292e:	2380      	movs	r3, #128	; 0x80
 8002930:	049b      	lsls	r3, r3, #18
 8002932:	401a      	ands	r2, r3
 8002934:	2380      	movs	r3, #128	; 0x80
 8002936:	049b      	lsls	r3, r3, #18
 8002938:	429a      	cmp	r2, r3
 800293a:	d004      	beq.n	8002946 <I2C_Master_ISR_DMA+0x162>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	0018      	movs	r0, r3
 8002940:	f000 fb26 	bl	8002f90 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8002944:	e04e      	b.n	80029e4 <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	2140      	movs	r1, #64	; 0x40
 800294a:	0018      	movs	r0, r3
 800294c:	f000 fe18 	bl	8003580 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8002950:	e048      	b.n	80029e4 <I2C_Master_ISR_DMA+0x200>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	099b      	lsrs	r3, r3, #6
 8002956:	001a      	movs	r2, r3
 8002958:	2301      	movs	r3, #1
 800295a:	4013      	ands	r3, r2
 800295c:	d02e      	beq.n	80029bc <I2C_Master_ISR_DMA+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	099b      	lsrs	r3, r3, #6
 8002962:	001a      	movs	r2, r3
 8002964:	2301      	movs	r3, #1
 8002966:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002968:	d028      	beq.n	80029bc <I2C_Master_ISR_DMA+0x1d8>
  {
    if (hi2c->XferCount == 0U)
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800296e:	b29b      	uxth	r3, r3
 8002970:	2b00      	cmp	r3, #0
 8002972:	d11d      	bne.n	80029b0 <I2C_Master_ISR_DMA+0x1cc>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	685a      	ldr	r2, [r3, #4]
 800297a:	2380      	movs	r3, #128	; 0x80
 800297c:	049b      	lsls	r3, r3, #18
 800297e:	401a      	ands	r2, r3
 8002980:	2380      	movs	r3, #128	; 0x80
 8002982:	049b      	lsls	r3, r3, #18
 8002984:	429a      	cmp	r2, r3
 8002986:	d02c      	beq.n	80029e2 <I2C_Master_ISR_DMA+0x1fe>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800298c:	4a1a      	ldr	r2, [pc, #104]	; (80029f8 <I2C_Master_ISR_DMA+0x214>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d109      	bne.n	80029a6 <I2C_Master_ISR_DMA+0x1c2>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	685a      	ldr	r2, [r3, #4]
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	2180      	movs	r1, #128	; 0x80
 800299e:	01c9      	lsls	r1, r1, #7
 80029a0:	430a      	orrs	r2, r1
 80029a2:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80029a4:	e01d      	b.n	80029e2 <I2C_Master_ISR_DMA+0x1fe>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	0018      	movs	r0, r3
 80029aa:	f000 faf1 	bl	8002f90 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80029ae:	e018      	b.n	80029e2 <I2C_Master_ISR_DMA+0x1fe>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2140      	movs	r1, #64	; 0x40
 80029b4:	0018      	movs	r0, r3
 80029b6:	f000 fde3 	bl	8003580 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80029ba:	e012      	b.n	80029e2 <I2C_Master_ISR_DMA+0x1fe>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	095b      	lsrs	r3, r3, #5
 80029c0:	001a      	movs	r2, r3
 80029c2:	2301      	movs	r3, #1
 80029c4:	4013      	ands	r3, r2
 80029c6:	d00d      	beq.n	80029e4 <I2C_Master_ISR_DMA+0x200>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	095b      	lsrs	r3, r3, #5
 80029cc:	001a      	movs	r2, r3
 80029ce:	2301      	movs	r3, #1
 80029d0:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80029d2:	d007      	beq.n	80029e4 <I2C_Master_ISR_DMA+0x200>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80029d4:	68ba      	ldr	r2, [r7, #8]
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	0011      	movs	r1, r2
 80029da:	0018      	movs	r0, r3
 80029dc:	f000 fb80 	bl	80030e0 <I2C_ITMasterCplt>
 80029e0:	e000      	b.n	80029e4 <I2C_Master_ISR_DMA+0x200>
    if (hi2c->XferCount == 0U)
 80029e2:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2240      	movs	r2, #64	; 0x40
 80029e8:	2100      	movs	r1, #0
 80029ea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80029ec:	2300      	movs	r3, #0
}
 80029ee:	0018      	movs	r0, r3
 80029f0:	46bd      	mov	sp, r7
 80029f2:	b007      	add	sp, #28
 80029f4:	bd90      	pop	{r4, r7, pc}
 80029f6:	46c0      	nop			; (mov r8, r8)
 80029f8:	ffff0000 	.word	0xffff0000

080029fc <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 80029fc:	b590      	push	{r4, r7, lr}
 80029fe:	b089      	sub	sp, #36	; 0x24
 8002a00:	af02      	add	r7, sp, #8
 8002a02:	60f8      	str	r0, [r7, #12]
 8002a04:	60b9      	str	r1, [r7, #8]
 8002a06:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8002a08:	4b92      	ldr	r3, [pc, #584]	; (8002c54 <I2C_Mem_ISR_DMA+0x258>)
 8002a0a:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2240      	movs	r2, #64	; 0x40
 8002a10:	5c9b      	ldrb	r3, [r3, r2]
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	d101      	bne.n	8002a1a <I2C_Mem_ISR_DMA+0x1e>
 8002a16:	2302      	movs	r3, #2
 8002a18:	e118      	b.n	8002c4c <I2C_Mem_ISR_DMA+0x250>
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2240      	movs	r2, #64	; 0x40
 8002a1e:	2101      	movs	r1, #1
 8002a20:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	091b      	lsrs	r3, r3, #4
 8002a26:	001a      	movs	r2, r3
 8002a28:	2301      	movs	r3, #1
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	d019      	beq.n	8002a62 <I2C_Mem_ISR_DMA+0x66>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	091b      	lsrs	r3, r3, #4
 8002a32:	001a      	movs	r2, r3
 8002a34:	2301      	movs	r3, #1
 8002a36:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002a38:	d013      	beq.n	8002a62 <I2C_Mem_ISR_DMA+0x66>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	2210      	movs	r2, #16
 8002a40:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a46:	2204      	movs	r2, #4
 8002a48:	431a      	orrs	r2, r3
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	2120      	movs	r1, #32
 8002a52:	0018      	movs	r0, r3
 8002a54:	f000 ffa4 	bl	80039a0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	0018      	movs	r0, r3
 8002a5c:	f000 febb 	bl	80037d6 <I2C_Flush_TXDR>
 8002a60:	e0ef      	b.n	8002c42 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	085b      	lsrs	r3, r3, #1
 8002a66:	001a      	movs	r2, r3
 8002a68:	2301      	movs	r3, #1
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	d00f      	beq.n	8002a8e <I2C_Mem_ISR_DMA+0x92>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	085b      	lsrs	r3, r3, #1
 8002a72:	001a      	movs	r2, r3
 8002a74:	2301      	movs	r3, #1
 8002a76:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002a78:	d009      	beq.n	8002a8e <I2C_Mem_ISR_DMA+0x92>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	68fa      	ldr	r2, [r7, #12]
 8002a80:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002a82:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2201      	movs	r2, #1
 8002a88:	4252      	negs	r2, r2
 8002a8a:	651a      	str	r2, [r3, #80]	; 0x50
 8002a8c:	e0d9      	b.n	8002c42 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	09db      	lsrs	r3, r3, #7
 8002a92:	001a      	movs	r2, r3
 8002a94:	2301      	movs	r3, #1
 8002a96:	4013      	ands	r3, r2
 8002a98:	d060      	beq.n	8002b5c <I2C_Mem_ISR_DMA+0x160>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	099b      	lsrs	r3, r3, #6
 8002a9e:	001a      	movs	r2, r3
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002aa4:	d05a      	beq.n	8002b5c <I2C_Mem_ISR_DMA+0x160>
  {
    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2110      	movs	r1, #16
 8002aaa:	0018      	movs	r0, r3
 8002aac:	f000 ff78 	bl	80039a0 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ab4:	b29b      	uxth	r3, r3
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d04a      	beq.n	8002b50 <I2C_Mem_ISR_DMA+0x154>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	2bff      	cmp	r3, #255	; 0xff
 8002ac2:	d910      	bls.n	8002ae6 <I2C_Mem_ISR_DMA+0xea>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	22ff      	movs	r2, #255	; 0xff
 8002ac8:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ace:	b299      	uxth	r1, r3
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ad4:	b2da      	uxtb	r2, r3
 8002ad6:	2380      	movs	r3, #128	; 0x80
 8002ad8:	045b      	lsls	r3, r3, #17
 8002ada:	68f8      	ldr	r0, [r7, #12]
 8002adc:	2400      	movs	r4, #0
 8002ade:	9400      	str	r4, [sp, #0]
 8002ae0:	f000 ff24 	bl	800392c <I2C_TransferConfig>
 8002ae4:	e011      	b.n	8002b0a <I2C_Mem_ISR_DMA+0x10e>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002aea:	b29a      	uxth	r2, r3
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002af4:	b299      	uxth	r1, r3
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002afa:	b2da      	uxtb	r2, r3
 8002afc:	2380      	movs	r3, #128	; 0x80
 8002afe:	049b      	lsls	r3, r3, #18
 8002b00:	68f8      	ldr	r0, [r7, #12]
 8002b02:	2400      	movs	r4, #0
 8002b04:	9400      	str	r4, [sp, #0]
 8002b06:	f000 ff11 	bl	800392c <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b0e:	b29a      	uxth	r2, r3
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	b29a      	uxth	r2, r3
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2241      	movs	r2, #65	; 0x41
 8002b20:	5c9b      	ldrb	r3, [r3, r2]
 8002b22:	b2db      	uxtb	r3, r3
 8002b24:	2b22      	cmp	r3, #34	; 0x22
 8002b26:	d109      	bne.n	8002b3c <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	2180      	movs	r1, #128	; 0x80
 8002b34:	0209      	lsls	r1, r1, #8
 8002b36:	430a      	orrs	r2, r1
 8002b38:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002b3a:	e082      	b.n	8002c42 <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	2180      	movs	r1, #128	; 0x80
 8002b48:	01c9      	lsls	r1, r1, #7
 8002b4a:	430a      	orrs	r2, r1
 8002b4c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002b4e:	e078      	b.n	8002c42 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2140      	movs	r1, #64	; 0x40
 8002b54:	0018      	movs	r0, r3
 8002b56:	f000 fd13 	bl	8003580 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8002b5a:	e072      	b.n	8002c42 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	099b      	lsrs	r3, r3, #6
 8002b60:	001a      	movs	r2, r3
 8002b62:	2301      	movs	r3, #1
 8002b64:	4013      	ands	r3, r2
 8002b66:	d05a      	beq.n	8002c1e <I2C_Mem_ISR_DMA+0x222>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	099b      	lsrs	r3, r3, #6
 8002b6c:	001a      	movs	r2, r3
 8002b6e:	2301      	movs	r3, #1
 8002b70:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002b72:	d054      	beq.n	8002c1e <I2C_Mem_ISR_DMA+0x222>
  {
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2241      	movs	r2, #65	; 0x41
 8002b78:	5c9b      	ldrb	r3, [r3, r2]
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	2b22      	cmp	r3, #34	; 0x22
 8002b7e:	d101      	bne.n	8002b84 <I2C_Mem_ISR_DMA+0x188>
    {
      direction = I2C_GENERATE_START_READ;
 8002b80:	4b35      	ldr	r3, [pc, #212]	; (8002c58 <I2C_Mem_ISR_DMA+0x25c>)
 8002b82:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b88:	b29b      	uxth	r3, r3
 8002b8a:	2bff      	cmp	r3, #255	; 0xff
 8002b8c:	d911      	bls.n	8002bb2 <I2C_Mem_ISR_DMA+0x1b6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	22ff      	movs	r2, #255	; 0xff
 8002b92:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b98:	b299      	uxth	r1, r3
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b9e:	b2da      	uxtb	r2, r3
 8002ba0:	2380      	movs	r3, #128	; 0x80
 8002ba2:	045c      	lsls	r4, r3, #17
 8002ba4:	68f8      	ldr	r0, [r7, #12]
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	9300      	str	r3, [sp, #0]
 8002baa:	0023      	movs	r3, r4
 8002bac:	f000 febe 	bl	800392c <I2C_TransferConfig>
 8002bb0:	e012      	b.n	8002bd8 <I2C_Mem_ISR_DMA+0x1dc>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bb6:	b29a      	uxth	r2, r3
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bc0:	b299      	uxth	r1, r3
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bc6:	b2da      	uxtb	r2, r3
 8002bc8:	2380      	movs	r3, #128	; 0x80
 8002bca:	049c      	lsls	r4, r3, #18
 8002bcc:	68f8      	ldr	r0, [r7, #12]
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	9300      	str	r3, [sp, #0]
 8002bd2:	0023      	movs	r3, r4
 8002bd4:	f000 feaa 	bl	800392c <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bdc:	b29a      	uxth	r2, r3
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002be2:	1ad3      	subs	r3, r2, r3
 8002be4:	b29a      	uxth	r2, r3
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	2241      	movs	r2, #65	; 0x41
 8002bee:	5c9b      	ldrb	r3, [r3, r2]
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b22      	cmp	r3, #34	; 0x22
 8002bf4:	d109      	bne.n	8002c0a <I2C_Mem_ISR_DMA+0x20e>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	2180      	movs	r1, #128	; 0x80
 8002c02:	0209      	lsls	r1, r1, #8
 8002c04:	430a      	orrs	r2, r1
 8002c06:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002c08:	e01b      	b.n	8002c42 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	681a      	ldr	r2, [r3, #0]
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2180      	movs	r1, #128	; 0x80
 8002c16:	01c9      	lsls	r1, r1, #7
 8002c18:	430a      	orrs	r2, r1
 8002c1a:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002c1c:	e011      	b.n	8002c42 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	095b      	lsrs	r3, r3, #5
 8002c22:	001a      	movs	r2, r3
 8002c24:	2301      	movs	r3, #1
 8002c26:	4013      	ands	r3, r2
 8002c28:	d00b      	beq.n	8002c42 <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	095b      	lsrs	r3, r3, #5
 8002c2e:	001a      	movs	r2, r3
 8002c30:	2301      	movs	r3, #1
 8002c32:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002c34:	d005      	beq.n	8002c42 <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8002c36:	68ba      	ldr	r2, [r7, #8]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	0011      	movs	r1, r2
 8002c3c:	0018      	movs	r0, r3
 8002c3e:	f000 fa4f 	bl	80030e0 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2240      	movs	r2, #64	; 0x40
 8002c46:	2100      	movs	r1, #0
 8002c48:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c4a:	2300      	movs	r3, #0
}
 8002c4c:	0018      	movs	r0, r3
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	b007      	add	sp, #28
 8002c52:	bd90      	pop	{r4, r7, pc}
 8002c54:	80002000 	.word	0x80002000
 8002c58:	80002400 	.word	0x80002400

08002c5c <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b088      	sub	sp, #32
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	60f8      	str	r0, [r7, #12]
 8002c64:	60b9      	str	r1, [r7, #8]
 8002c66:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c6c:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2240      	movs	r2, #64	; 0x40
 8002c76:	5c9b      	ldrb	r3, [r3, r2]
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d101      	bne.n	8002c80 <I2C_Slave_ISR_DMA+0x24>
 8002c7c:	2302      	movs	r3, #2
 8002c7e:	e0dd      	b.n	8002e3c <I2C_Slave_ISR_DMA+0x1e0>
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2240      	movs	r2, #64	; 0x40
 8002c84:	2101      	movs	r1, #1
 8002c86:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	095b      	lsrs	r3, r3, #5
 8002c8c:	001a      	movs	r2, r3
 8002c8e:	2301      	movs	r3, #1
 8002c90:	4013      	ands	r3, r2
 8002c92:	d00b      	beq.n	8002cac <I2C_Slave_ISR_DMA+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	095b      	lsrs	r3, r3, #5
 8002c98:	001a      	movs	r2, r3
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002c9e:	d005      	beq.n	8002cac <I2C_Slave_ISR_DMA+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8002ca0:	68ba      	ldr	r2, [r7, #8]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	0011      	movs	r1, r2
 8002ca6:	0018      	movs	r0, r3
 8002ca8:	f000 faec 	bl	8003284 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	091b      	lsrs	r3, r3, #4
 8002cb0:	001a      	movs	r2, r3
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	d100      	bne.n	8002cba <I2C_Slave_ISR_DMA+0x5e>
 8002cb8:	e0a9      	b.n	8002e0e <I2C_Slave_ISR_DMA+0x1b2>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	091b      	lsrs	r3, r3, #4
 8002cbe:	001a      	movs	r2, r3
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002cc4:	d100      	bne.n	8002cc8 <I2C_Slave_ISR_DMA+0x6c>
 8002cc6:	e0a2      	b.n	8002e0e <I2C_Slave_ISR_DMA+0x1b2>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	0b9b      	lsrs	r3, r3, #14
 8002ccc:	001a      	movs	r2, r3
 8002cce:	2301      	movs	r3, #1
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	d106      	bne.n	8002ce2 <I2C_Slave_ISR_DMA+0x86>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	0bdb      	lsrs	r3, r3, #15
 8002cd8:	001a      	movs	r2, r3
 8002cda:	2301      	movs	r3, #1
 8002cdc:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002cde:	d100      	bne.n	8002ce2 <I2C_Slave_ISR_DMA+0x86>
 8002ce0:	e08e      	b.n	8002e00 <I2C_Slave_ISR_DMA+0x1a4>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d00d      	beq.n	8002d06 <I2C_Slave_ISR_DMA+0xaa>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	0bdb      	lsrs	r3, r3, #15
 8002cee:	001a      	movs	r2, r3
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	d007      	beq.n	8002d06 <I2C_Slave_ISR_DMA+0xaa>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d101      	bne.n	8002d06 <I2C_Slave_ISR_DMA+0xaa>
          {
            treatdmanack = 1U;
 8002d02:	2301      	movs	r3, #1
 8002d04:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d00d      	beq.n	8002d2a <I2C_Slave_ISR_DMA+0xce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	0b9b      	lsrs	r3, r3, #14
 8002d12:	001a      	movs	r2, r3
 8002d14:	2301      	movs	r3, #1
 8002d16:	4013      	ands	r3, r2
 8002d18:	d007      	beq.n	8002d2a <I2C_Slave_ISR_DMA+0xce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d101      	bne.n	8002d2a <I2C_Slave_ISR_DMA+0xce>
          {
            treatdmanack = 1U;
 8002d26:	2301      	movs	r3, #1
 8002d28:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d12d      	bne.n	8002d8c <I2C_Slave_ISR_DMA+0x130>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2241      	movs	r2, #65	; 0x41
 8002d34:	5c9b      	ldrb	r3, [r3, r2]
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	2b28      	cmp	r3, #40	; 0x28
 8002d3a:	d10b      	bne.n	8002d54 <I2C_Slave_ISR_DMA+0xf8>
 8002d3c:	69ba      	ldr	r2, [r7, #24]
 8002d3e:	2380      	movs	r3, #128	; 0x80
 8002d40:	049b      	lsls	r3, r3, #18
 8002d42:	429a      	cmp	r2, r3
 8002d44:	d106      	bne.n	8002d54 <I2C_Slave_ISR_DMA+0xf8>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8002d46:	68ba      	ldr	r2, [r7, #8]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	0011      	movs	r1, r2
 8002d4c:	0018      	movs	r0, r3
 8002d4e:	f000 fbbd 	bl	80034cc <I2C_ITListenCplt>
 8002d52:	e054      	b.n	8002dfe <I2C_Slave_ISR_DMA+0x1a2>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2241      	movs	r2, #65	; 0x41
 8002d58:	5c9b      	ldrb	r3, [r3, r2]
 8002d5a:	b2db      	uxtb	r3, r3
 8002d5c:	2b29      	cmp	r3, #41	; 0x29
 8002d5e:	d110      	bne.n	8002d82 <I2C_Slave_ISR_DMA+0x126>
 8002d60:	69bb      	ldr	r3, [r7, #24]
 8002d62:	4a38      	ldr	r2, [pc, #224]	; (8002e44 <I2C_Slave_ISR_DMA+0x1e8>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d00c      	beq.n	8002d82 <I2C_Slave_ISR_DMA+0x126>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2210      	movs	r2, #16
 8002d6e:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	0018      	movs	r0, r3
 8002d74:	f000 fd2f 	bl	80037d6 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	0018      	movs	r0, r3
 8002d7c:	f000 f94a 	bl	8003014 <I2C_ITSlaveSeqCplt>
 8002d80:	e03d      	b.n	8002dfe <I2C_Slave_ISR_DMA+0x1a2>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	2210      	movs	r2, #16
 8002d88:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8002d8a:	e03e      	b.n	8002e0a <I2C_Slave_ISR_DMA+0x1ae>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	2210      	movs	r2, #16
 8002d92:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d98:	2204      	movs	r2, #4
 8002d9a:	431a      	orrs	r2, r3
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8002da0:	2317      	movs	r3, #23
 8002da2:	18fb      	adds	r3, r7, r3
 8002da4:	68fa      	ldr	r2, [r7, #12]
 8002da6:	2141      	movs	r1, #65	; 0x41
 8002da8:	5c52      	ldrb	r2, [r2, r1]
 8002daa:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002dac:	69bb      	ldr	r3, [r7, #24]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d004      	beq.n	8002dbc <I2C_Slave_ISR_DMA+0x160>
 8002db2:	69ba      	ldr	r2, [r7, #24]
 8002db4:	2380      	movs	r3, #128	; 0x80
 8002db6:	045b      	lsls	r3, r3, #17
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d126      	bne.n	8002e0a <I2C_Slave_ISR_DMA+0x1ae>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002dbc:	2217      	movs	r2, #23
 8002dbe:	18bb      	adds	r3, r7, r2
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	2b21      	cmp	r3, #33	; 0x21
 8002dc4:	d003      	beq.n	8002dce <I2C_Slave_ISR_DMA+0x172>
 8002dc6:	18bb      	adds	r3, r7, r2
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	2b29      	cmp	r3, #41	; 0x29
 8002dcc:	d103      	bne.n	8002dd6 <I2C_Slave_ISR_DMA+0x17a>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2221      	movs	r2, #33	; 0x21
 8002dd2:	631a      	str	r2, [r3, #48]	; 0x30
 8002dd4:	e00b      	b.n	8002dee <I2C_Slave_ISR_DMA+0x192>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002dd6:	2217      	movs	r2, #23
 8002dd8:	18bb      	adds	r3, r7, r2
 8002dda:	781b      	ldrb	r3, [r3, #0]
 8002ddc:	2b22      	cmp	r3, #34	; 0x22
 8002dde:	d003      	beq.n	8002de8 <I2C_Slave_ISR_DMA+0x18c>
 8002de0:	18bb      	adds	r3, r7, r2
 8002de2:	781b      	ldrb	r3, [r3, #0]
 8002de4:	2b2a      	cmp	r3, #42	; 0x2a
 8002de6:	d102      	bne.n	8002dee <I2C_Slave_ISR_DMA+0x192>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2222      	movs	r2, #34	; 0x22
 8002dec:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	0011      	movs	r1, r2
 8002df6:	0018      	movs	r0, r3
 8002df8:	f000 fbc2 	bl	8003580 <I2C_ITError>
      if (treatdmanack == 1U)
 8002dfc:	e005      	b.n	8002e0a <I2C_Slave_ISR_DMA+0x1ae>
 8002dfe:	e004      	b.n	8002e0a <I2C_Slave_ISR_DMA+0x1ae>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	2210      	movs	r2, #16
 8002e06:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002e08:	e013      	b.n	8002e32 <I2C_Slave_ISR_DMA+0x1d6>
      if (treatdmanack == 1U)
 8002e0a:	46c0      	nop			; (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002e0c:	e011      	b.n	8002e32 <I2C_Slave_ISR_DMA+0x1d6>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	08db      	lsrs	r3, r3, #3
 8002e12:	001a      	movs	r2, r3
 8002e14:	2301      	movs	r3, #1
 8002e16:	4013      	ands	r3, r2
 8002e18:	d00b      	beq.n	8002e32 <I2C_Slave_ISR_DMA+0x1d6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	08db      	lsrs	r3, r3, #3
 8002e1e:	001a      	movs	r2, r3
 8002e20:	2301      	movs	r3, #1
 8002e22:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002e24:	d005      	beq.n	8002e32 <I2C_Slave_ISR_DMA+0x1d6>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8002e26:	68ba      	ldr	r2, [r7, #8]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	0011      	movs	r1, r2
 8002e2c:	0018      	movs	r0, r3
 8002e2e:	f000 f80b 	bl	8002e48 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2240      	movs	r2, #64	; 0x40
 8002e36:	2100      	movs	r1, #0
 8002e38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002e3a:	2300      	movs	r3, #0
}
 8002e3c:	0018      	movs	r0, r3
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	b008      	add	sp, #32
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	ffff0000 	.word	0xffff0000

08002e48 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002e48:	b5b0      	push	{r4, r5, r7, lr}
 8002e4a:	b084      	sub	sp, #16
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
 8002e50:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2241      	movs	r2, #65	; 0x41
 8002e56:	5c9b      	ldrb	r3, [r3, r2]
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	001a      	movs	r2, r3
 8002e5c:	2328      	movs	r3, #40	; 0x28
 8002e5e:	4013      	ands	r3, r2
 8002e60:	2b28      	cmp	r3, #40	; 0x28
 8002e62:	d000      	beq.n	8002e66 <I2C_ITAddrCplt+0x1e>
 8002e64:	e088      	b.n	8002f78 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	699b      	ldr	r3, [r3, #24]
 8002e6c:	0c1b      	lsrs	r3, r3, #16
 8002e6e:	b2da      	uxtb	r2, r3
 8002e70:	250f      	movs	r5, #15
 8002e72:	197b      	adds	r3, r7, r5
 8002e74:	2101      	movs	r1, #1
 8002e76:	400a      	ands	r2, r1
 8002e78:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	699b      	ldr	r3, [r3, #24]
 8002e80:	0c1b      	lsrs	r3, r3, #16
 8002e82:	b29a      	uxth	r2, r3
 8002e84:	200c      	movs	r0, #12
 8002e86:	183b      	adds	r3, r7, r0
 8002e88:	21fe      	movs	r1, #254	; 0xfe
 8002e8a:	400a      	ands	r2, r1
 8002e8c:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	b29a      	uxth	r2, r3
 8002e96:	240a      	movs	r4, #10
 8002e98:	193b      	adds	r3, r7, r4
 8002e9a:	0592      	lsls	r2, r2, #22
 8002e9c:	0d92      	lsrs	r2, r2, #22
 8002e9e:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	68db      	ldr	r3, [r3, #12]
 8002ea6:	b29a      	uxth	r2, r3
 8002ea8:	2308      	movs	r3, #8
 8002eaa:	18fb      	adds	r3, r7, r3
 8002eac:	21fe      	movs	r1, #254	; 0xfe
 8002eae:	400a      	ands	r2, r1
 8002eb0:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	68db      	ldr	r3, [r3, #12]
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	d148      	bne.n	8002f4c <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8002eba:	0021      	movs	r1, r4
 8002ebc:	187b      	adds	r3, r7, r1
 8002ebe:	881b      	ldrh	r3, [r3, #0]
 8002ec0:	09db      	lsrs	r3, r3, #7
 8002ec2:	b29a      	uxth	r2, r3
 8002ec4:	183b      	adds	r3, r7, r0
 8002ec6:	881b      	ldrh	r3, [r3, #0]
 8002ec8:	4053      	eors	r3, r2
 8002eca:	b29b      	uxth	r3, r3
 8002ecc:	001a      	movs	r2, r3
 8002ece:	2306      	movs	r3, #6
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	d120      	bne.n	8002f16 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8002ed4:	183b      	adds	r3, r7, r0
 8002ed6:	187a      	adds	r2, r7, r1
 8002ed8:	8812      	ldrh	r2, [r2, #0]
 8002eda:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ee0:	1c5a      	adds	r2, r3, #1
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002eea:	2b02      	cmp	r3, #2
 8002eec:	d14c      	bne.n	8002f88 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2208      	movs	r2, #8
 8002efa:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2240      	movs	r2, #64	; 0x40
 8002f00:	2100      	movs	r1, #0
 8002f02:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002f04:	183b      	adds	r3, r7, r0
 8002f06:	881a      	ldrh	r2, [r3, #0]
 8002f08:	197b      	adds	r3, r7, r5
 8002f0a:	7819      	ldrb	r1, [r3, #0]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	0018      	movs	r0, r3
 8002f10:	f7ff f9e2 	bl	80022d8 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002f14:	e038      	b.n	8002f88 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8002f16:	240c      	movs	r4, #12
 8002f18:	193b      	adds	r3, r7, r4
 8002f1a:	2208      	movs	r2, #8
 8002f1c:	18ba      	adds	r2, r7, r2
 8002f1e:	8812      	ldrh	r2, [r2, #0]
 8002f20:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002f22:	2380      	movs	r3, #128	; 0x80
 8002f24:	021a      	lsls	r2, r3, #8
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	0011      	movs	r1, r2
 8002f2a:	0018      	movs	r0, r3
 8002f2c:	f000 fdc6 	bl	8003abc <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2240      	movs	r2, #64	; 0x40
 8002f34:	2100      	movs	r1, #0
 8002f36:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002f38:	193b      	adds	r3, r7, r4
 8002f3a:	881a      	ldrh	r2, [r3, #0]
 8002f3c:	230f      	movs	r3, #15
 8002f3e:	18fb      	adds	r3, r7, r3
 8002f40:	7819      	ldrb	r1, [r3, #0]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	0018      	movs	r0, r3
 8002f46:	f7ff f9c7 	bl	80022d8 <HAL_I2C_AddrCallback>
}
 8002f4a:	e01d      	b.n	8002f88 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002f4c:	2380      	movs	r3, #128	; 0x80
 8002f4e:	021a      	lsls	r2, r3, #8
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	0011      	movs	r1, r2
 8002f54:	0018      	movs	r0, r3
 8002f56:	f000 fdb1 	bl	8003abc <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2240      	movs	r2, #64	; 0x40
 8002f5e:	2100      	movs	r1, #0
 8002f60:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002f62:	230c      	movs	r3, #12
 8002f64:	18fb      	adds	r3, r7, r3
 8002f66:	881a      	ldrh	r2, [r3, #0]
 8002f68:	230f      	movs	r3, #15
 8002f6a:	18fb      	adds	r3, r7, r3
 8002f6c:	7819      	ldrb	r1, [r3, #0]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	0018      	movs	r0, r3
 8002f72:	f7ff f9b1 	bl	80022d8 <HAL_I2C_AddrCallback>
}
 8002f76:	e007      	b.n	8002f88 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2208      	movs	r2, #8
 8002f7e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2240      	movs	r2, #64	; 0x40
 8002f84:	2100      	movs	r1, #0
 8002f86:	5499      	strb	r1, [r3, r2]
}
 8002f88:	46c0      	nop			; (mov r8, r8)
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	b004      	add	sp, #16
 8002f8e:	bdb0      	pop	{r4, r5, r7, pc}

08002f90 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2242      	movs	r2, #66	; 0x42
 8002f9c:	2100      	movs	r1, #0
 8002f9e:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2241      	movs	r2, #65	; 0x41
 8002fa4:	5c9b      	ldrb	r3, [r3, r2]
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	2b21      	cmp	r3, #33	; 0x21
 8002faa:	d117      	bne.n	8002fdc <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2241      	movs	r2, #65	; 0x41
 8002fb0:	2120      	movs	r1, #32
 8002fb2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2211      	movs	r2, #17
 8002fb8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2101      	movs	r1, #1
 8002fc4:	0018      	movs	r0, r3
 8002fc6:	f000 fd79 	bl	8003abc <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2240      	movs	r2, #64	; 0x40
 8002fce:	2100      	movs	r1, #0
 8002fd0:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	0018      	movs	r0, r3
 8002fd6:	f7fd ff9d 	bl	8000f14 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002fda:	e016      	b.n	800300a <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2241      	movs	r2, #65	; 0x41
 8002fe0:	2120      	movs	r1, #32
 8002fe2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2212      	movs	r2, #18
 8002fe8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2102      	movs	r1, #2
 8002ff4:	0018      	movs	r0, r3
 8002ff6:	f000 fd61 	bl	8003abc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2240      	movs	r2, #64	; 0x40
 8002ffe:	2100      	movs	r1, #0
 8003000:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	0018      	movs	r0, r3
 8003006:	f7ff f94f 	bl	80022a8 <HAL_I2C_MasterRxCpltCallback>
}
 800300a:	46c0      	nop			; (mov r8, r8)
 800300c:	46bd      	mov	sp, r7
 800300e:	b002      	add	sp, #8
 8003010:	bd80      	pop	{r7, pc}
	...

08003014 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2242      	movs	r2, #66	; 0x42
 8003028:	2100      	movs	r1, #0
 800302a:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	0b9b      	lsrs	r3, r3, #14
 8003030:	001a      	movs	r2, r3
 8003032:	2301      	movs	r3, #1
 8003034:	4013      	ands	r3, r2
 8003036:	d008      	beq.n	800304a <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4925      	ldr	r1, [pc, #148]	; (80030d8 <I2C_ITSlaveSeqCplt+0xc4>)
 8003044:	400a      	ands	r2, r1
 8003046:	601a      	str	r2, [r3, #0]
 8003048:	e00d      	b.n	8003066 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	0bdb      	lsrs	r3, r3, #15
 800304e:	001a      	movs	r2, r3
 8003050:	2301      	movs	r3, #1
 8003052:	4013      	ands	r3, r2
 8003054:	d007      	beq.n	8003066 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	491e      	ldr	r1, [pc, #120]	; (80030dc <I2C_ITSlaveSeqCplt+0xc8>)
 8003062:	400a      	ands	r2, r1
 8003064:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2241      	movs	r2, #65	; 0x41
 800306a:	5c9b      	ldrb	r3, [r3, r2]
 800306c:	b2db      	uxtb	r3, r3
 800306e:	2b29      	cmp	r3, #41	; 0x29
 8003070:	d114      	bne.n	800309c <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2241      	movs	r2, #65	; 0x41
 8003076:	2128      	movs	r1, #40	; 0x28
 8003078:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2221      	movs	r2, #33	; 0x21
 800307e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2101      	movs	r1, #1
 8003084:	0018      	movs	r0, r3
 8003086:	f000 fd19 	bl	8003abc <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2240      	movs	r2, #64	; 0x40
 800308e:	2100      	movs	r1, #0
 8003090:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	0018      	movs	r0, r3
 8003096:	f7ff f90f 	bl	80022b8 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800309a:	e019      	b.n	80030d0 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2241      	movs	r2, #65	; 0x41
 80030a0:	5c9b      	ldrb	r3, [r3, r2]
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	2b2a      	cmp	r3, #42	; 0x2a
 80030a6:	d113      	bne.n	80030d0 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2241      	movs	r2, #65	; 0x41
 80030ac:	2128      	movs	r1, #40	; 0x28
 80030ae:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2222      	movs	r2, #34	; 0x22
 80030b4:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2102      	movs	r1, #2
 80030ba:	0018      	movs	r0, r3
 80030bc:	f000 fcfe 	bl	8003abc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2240      	movs	r2, #64	; 0x40
 80030c4:	2100      	movs	r1, #0
 80030c6:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	0018      	movs	r0, r3
 80030cc:	f7ff f8fc 	bl	80022c8 <HAL_I2C_SlaveRxCpltCallback>
}
 80030d0:	46c0      	nop			; (mov r8, r8)
 80030d2:	46bd      	mov	sp, r7
 80030d4:	b004      	add	sp, #16
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	ffffbfff 	.word	0xffffbfff
 80030dc:	ffff7fff 	.word	0xffff7fff

080030e0 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b086      	sub	sp, #24
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
 80030e8:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	2220      	movs	r2, #32
 80030f4:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2241      	movs	r2, #65	; 0x41
 80030fa:	5c9b      	ldrb	r3, [r3, r2]
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	2b21      	cmp	r3, #33	; 0x21
 8003100:	d108      	bne.n	8003114 <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2101      	movs	r1, #1
 8003106:	0018      	movs	r0, r3
 8003108:	f000 fcd8 	bl	8003abc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2211      	movs	r2, #17
 8003110:	631a      	str	r2, [r3, #48]	; 0x30
 8003112:	e00d      	b.n	8003130 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2241      	movs	r2, #65	; 0x41
 8003118:	5c9b      	ldrb	r3, [r3, r2]
 800311a:	b2db      	uxtb	r3, r3
 800311c:	2b22      	cmp	r3, #34	; 0x22
 800311e:	d107      	bne.n	8003130 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2102      	movs	r1, #2
 8003124:	0018      	movs	r0, r3
 8003126:	f000 fcc9 	bl	8003abc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2212      	movs	r2, #18
 800312e:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	685a      	ldr	r2, [r3, #4]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4950      	ldr	r1, [pc, #320]	; (800327c <I2C_ITMasterCplt+0x19c>)
 800313c:	400a      	ands	r2, r1
 800313e:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	4a4d      	ldr	r2, [pc, #308]	; (8003280 <I2C_ITMasterCplt+0x1a0>)
 800314a:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	091b      	lsrs	r3, r3, #4
 8003150:	001a      	movs	r2, r3
 8003152:	2301      	movs	r3, #1
 8003154:	4013      	ands	r3, r2
 8003156:	d009      	beq.n	800316c <I2C_ITMasterCplt+0x8c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2210      	movs	r2, #16
 800315e:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003164:	2204      	movs	r2, #4
 8003166:	431a      	orrs	r2, r3
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2241      	movs	r2, #65	; 0x41
 8003170:	5c9b      	ldrb	r3, [r3, r2]
 8003172:	b2db      	uxtb	r3, r3
 8003174:	2b60      	cmp	r3, #96	; 0x60
 8003176:	d10b      	bne.n	8003190 <I2C_ITMasterCplt+0xb0>
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	089b      	lsrs	r3, r3, #2
 800317c:	001a      	movs	r2, r3
 800317e:	2301      	movs	r3, #1
 8003180:	4013      	ands	r3, r2
 8003182:	d005      	beq.n	8003190 <I2C_ITMasterCplt+0xb0>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800318a:	b2db      	uxtb	r3, r3
 800318c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800318e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	0018      	movs	r0, r3
 8003194:	f000 fb1f 	bl	80037d6 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800319c:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2241      	movs	r2, #65	; 0x41
 80031a2:	5c9b      	ldrb	r3, [r3, r2]
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	2b60      	cmp	r3, #96	; 0x60
 80031a8:	d002      	beq.n	80031b0 <I2C_ITMasterCplt+0xd0>
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d007      	beq.n	80031c0 <I2C_ITMasterCplt+0xe0>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	0011      	movs	r1, r2
 80031b8:	0018      	movs	r0, r3
 80031ba:	f000 f9e1 	bl	8003580 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 80031be:	e058      	b.n	8003272 <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2241      	movs	r2, #65	; 0x41
 80031c4:	5c9b      	ldrb	r3, [r3, r2]
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	2b21      	cmp	r3, #33	; 0x21
 80031ca:	d126      	bne.n	800321a <I2C_ITMasterCplt+0x13a>
    hi2c->State = HAL_I2C_STATE_READY;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2241      	movs	r2, #65	; 0x41
 80031d0:	2120      	movs	r1, #32
 80031d2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2200      	movs	r2, #0
 80031d8:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2242      	movs	r2, #66	; 0x42
 80031de:	5c9b      	ldrb	r3, [r3, r2]
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	2b40      	cmp	r3, #64	; 0x40
 80031e4:	d10c      	bne.n	8003200 <I2C_ITMasterCplt+0x120>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2242      	movs	r2, #66	; 0x42
 80031ea:	2100      	movs	r1, #0
 80031ec:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2240      	movs	r2, #64	; 0x40
 80031f2:	2100      	movs	r1, #0
 80031f4:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	0018      	movs	r0, r3
 80031fa:	f7ff f885 	bl	8002308 <HAL_I2C_MemTxCpltCallback>
}
 80031fe:	e038      	b.n	8003272 <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2242      	movs	r2, #66	; 0x42
 8003204:	2100      	movs	r1, #0
 8003206:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2240      	movs	r2, #64	; 0x40
 800320c:	2100      	movs	r1, #0
 800320e:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	0018      	movs	r0, r3
 8003214:	f7fd fe7e 	bl	8000f14 <HAL_I2C_MasterTxCpltCallback>
}
 8003218:	e02b      	b.n	8003272 <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2241      	movs	r2, #65	; 0x41
 800321e:	5c9b      	ldrb	r3, [r3, r2]
 8003220:	b2db      	uxtb	r3, r3
 8003222:	2b22      	cmp	r3, #34	; 0x22
 8003224:	d125      	bne.n	8003272 <I2C_ITMasterCplt+0x192>
    hi2c->State = HAL_I2C_STATE_READY;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2241      	movs	r2, #65	; 0x41
 800322a:	2120      	movs	r1, #32
 800322c:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2200      	movs	r2, #0
 8003232:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2242      	movs	r2, #66	; 0x42
 8003238:	5c9b      	ldrb	r3, [r3, r2]
 800323a:	b2db      	uxtb	r3, r3
 800323c:	2b40      	cmp	r3, #64	; 0x40
 800323e:	d10c      	bne.n	800325a <I2C_ITMasterCplt+0x17a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2242      	movs	r2, #66	; 0x42
 8003244:	2100      	movs	r1, #0
 8003246:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2240      	movs	r2, #64	; 0x40
 800324c:	2100      	movs	r1, #0
 800324e:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	0018      	movs	r0, r3
 8003254:	f7ff f860 	bl	8002318 <HAL_I2C_MemRxCpltCallback>
}
 8003258:	e00b      	b.n	8003272 <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2242      	movs	r2, #66	; 0x42
 800325e:	2100      	movs	r1, #0
 8003260:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2240      	movs	r2, #64	; 0x40
 8003266:	2100      	movs	r1, #0
 8003268:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	0018      	movs	r0, r3
 800326e:	f7ff f81b 	bl	80022a8 <HAL_I2C_MasterRxCpltCallback>
}
 8003272:	46c0      	nop			; (mov r8, r8)
 8003274:	46bd      	mov	sp, r7
 8003276:	b006      	add	sp, #24
 8003278:	bd80      	pop	{r7, pc}
 800327a:	46c0      	nop			; (mov r8, r8)
 800327c:	fe00e800 	.word	0xfe00e800
 8003280:	ffff0000 	.word	0xffff0000

08003284 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b086      	sub	sp, #24
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800329a:	200f      	movs	r0, #15
 800329c:	183b      	adds	r3, r7, r0
 800329e:	687a      	ldr	r2, [r7, #4]
 80032a0:	2141      	movs	r1, #65	; 0x41
 80032a2:	5c52      	ldrb	r2, [r2, r1]
 80032a4:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2220      	movs	r2, #32
 80032ac:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80032ae:	183b      	adds	r3, r7, r0
 80032b0:	781b      	ldrb	r3, [r3, #0]
 80032b2:	2b21      	cmp	r3, #33	; 0x21
 80032b4:	d003      	beq.n	80032be <I2C_ITSlaveCplt+0x3a>
 80032b6:	183b      	adds	r3, r7, r0
 80032b8:	781b      	ldrb	r3, [r3, #0]
 80032ba:	2b29      	cmp	r3, #41	; 0x29
 80032bc:	d109      	bne.n	80032d2 <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80032be:	4a7d      	ldr	r2, [pc, #500]	; (80034b4 <I2C_ITSlaveCplt+0x230>)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	0011      	movs	r1, r2
 80032c4:	0018      	movs	r0, r3
 80032c6:	f000 fbf9 	bl	8003abc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2221      	movs	r2, #33	; 0x21
 80032ce:	631a      	str	r2, [r3, #48]	; 0x30
 80032d0:	e011      	b.n	80032f6 <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80032d2:	220f      	movs	r2, #15
 80032d4:	18bb      	adds	r3, r7, r2
 80032d6:	781b      	ldrb	r3, [r3, #0]
 80032d8:	2b22      	cmp	r3, #34	; 0x22
 80032da:	d003      	beq.n	80032e4 <I2C_ITSlaveCplt+0x60>
 80032dc:	18bb      	adds	r3, r7, r2
 80032de:	781b      	ldrb	r3, [r3, #0]
 80032e0:	2b2a      	cmp	r3, #42	; 0x2a
 80032e2:	d108      	bne.n	80032f6 <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80032e4:	4a74      	ldr	r2, [pc, #464]	; (80034b8 <I2C_ITSlaveCplt+0x234>)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	0011      	movs	r1, r2
 80032ea:	0018      	movs	r0, r3
 80032ec:	f000 fbe6 	bl	8003abc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2222      	movs	r2, #34	; 0x22
 80032f4:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	685a      	ldr	r2, [r3, #4]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	2180      	movs	r1, #128	; 0x80
 8003302:	0209      	lsls	r1, r1, #8
 8003304:	430a      	orrs	r2, r1
 8003306:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	685a      	ldr	r2, [r3, #4]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	496a      	ldr	r1, [pc, #424]	; (80034bc <I2C_ITSlaveCplt+0x238>)
 8003314:	400a      	ands	r2, r1
 8003316:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	0018      	movs	r0, r3
 800331c:	f000 fa5b 	bl	80037d6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	0b9b      	lsrs	r3, r3, #14
 8003324:	001a      	movs	r2, r3
 8003326:	2301      	movs	r3, #1
 8003328:	4013      	ands	r3, r2
 800332a:	d013      	beq.n	8003354 <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4962      	ldr	r1, [pc, #392]	; (80034c0 <I2C_ITSlaveCplt+0x23c>)
 8003338:	400a      	ands	r2, r1
 800333a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003340:	2b00      	cmp	r3, #0
 8003342:	d020      	beq.n	8003386 <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	b29a      	uxth	r2, r3
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003352:	e018      	b.n	8003386 <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	0bdb      	lsrs	r3, r3, #15
 8003358:	001a      	movs	r2, r3
 800335a:	2301      	movs	r3, #1
 800335c:	4013      	ands	r3, r2
 800335e:	d012      	beq.n	8003386 <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4956      	ldr	r1, [pc, #344]	; (80034c4 <I2C_ITSlaveCplt+0x240>)
 800336c:	400a      	ands	r2, r1
 800336e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003374:	2b00      	cmp	r3, #0
 8003376:	d006      	beq.n	8003386 <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	b29a      	uxth	r2, r3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	089b      	lsrs	r3, r3, #2
 800338a:	001a      	movs	r2, r3
 800338c:	2301      	movs	r3, #1
 800338e:	4013      	ands	r3, r2
 8003390:	d020      	beq.n	80033d4 <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	2204      	movs	r2, #4
 8003396:	4393      	bics	r3, r2
 8003398:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a4:	b2d2      	uxtb	r2, r2
 80033a6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ac:	1c5a      	adds	r2, r3, #1
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d00c      	beq.n	80033d4 <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033be:	3b01      	subs	r3, #1
 80033c0:	b29a      	uxth	r2, r3
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033ca:	b29b      	uxth	r3, r3
 80033cc:	3b01      	subs	r3, #1
 80033ce:	b29a      	uxth	r2, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033d8:	b29b      	uxth	r3, r3
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d005      	beq.n	80033ea <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033e2:	2204      	movs	r2, #4
 80033e4:	431a      	orrs	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2242      	movs	r2, #66	; 0x42
 80033ee:	2100      	movs	r1, #0
 80033f0:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d013      	beq.n	8003428 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	0011      	movs	r1, r2
 8003408:	0018      	movs	r0, r3
 800340a:	f000 f8b9 	bl	8003580 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2241      	movs	r2, #65	; 0x41
 8003412:	5c9b      	ldrb	r3, [r3, r2]
 8003414:	b2db      	uxtb	r3, r3
 8003416:	2b28      	cmp	r3, #40	; 0x28
 8003418:	d147      	bne.n	80034aa <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800341a:	697a      	ldr	r2, [r7, #20]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	0011      	movs	r1, r2
 8003420:	0018      	movs	r0, r3
 8003422:	f000 f853 	bl	80034cc <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003426:	e040      	b.n	80034aa <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800342c:	4a26      	ldr	r2, [pc, #152]	; (80034c8 <I2C_ITSlaveCplt+0x244>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d016      	beq.n	8003460 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	0018      	movs	r0, r3
 8003436:	f7ff fded 	bl	8003014 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a22      	ldr	r2, [pc, #136]	; (80034c8 <I2C_ITSlaveCplt+0x244>)
 800343e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2241      	movs	r2, #65	; 0x41
 8003444:	2120      	movs	r1, #32
 8003446:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2200      	movs	r2, #0
 800344c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2240      	movs	r2, #64	; 0x40
 8003452:	2100      	movs	r1, #0
 8003454:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	0018      	movs	r0, r3
 800345a:	f7fe ff4d 	bl	80022f8 <HAL_I2C_ListenCpltCallback>
}
 800345e:	e024      	b.n	80034aa <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2241      	movs	r2, #65	; 0x41
 8003464:	5c9b      	ldrb	r3, [r3, r2]
 8003466:	b2db      	uxtb	r3, r3
 8003468:	2b22      	cmp	r3, #34	; 0x22
 800346a:	d10f      	bne.n	800348c <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2241      	movs	r2, #65	; 0x41
 8003470:	2120      	movs	r1, #32
 8003472:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2200      	movs	r2, #0
 8003478:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2240      	movs	r2, #64	; 0x40
 800347e:	2100      	movs	r1, #0
 8003480:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	0018      	movs	r0, r3
 8003486:	f7fe ff1f 	bl	80022c8 <HAL_I2C_SlaveRxCpltCallback>
}
 800348a:	e00e      	b.n	80034aa <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2241      	movs	r2, #65	; 0x41
 8003490:	2120      	movs	r1, #32
 8003492:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2200      	movs	r2, #0
 8003498:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2240      	movs	r2, #64	; 0x40
 800349e:	2100      	movs	r1, #0
 80034a0:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	0018      	movs	r0, r3
 80034a6:	f7fe ff07 	bl	80022b8 <HAL_I2C_SlaveTxCpltCallback>
}
 80034aa:	46c0      	nop			; (mov r8, r8)
 80034ac:	46bd      	mov	sp, r7
 80034ae:	b006      	add	sp, #24
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	46c0      	nop			; (mov r8, r8)
 80034b4:	00008001 	.word	0x00008001
 80034b8:	00008002 	.word	0x00008002
 80034bc:	fe00e800 	.word	0xfe00e800
 80034c0:	ffffbfff 	.word	0xffffbfff
 80034c4:	ffff7fff 	.word	0xffff7fff
 80034c8:	ffff0000 	.word	0xffff0000

080034cc <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b082      	sub	sp, #8
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
 80034d4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	4a27      	ldr	r2, [pc, #156]	; (8003578 <I2C_ITListenCplt+0xac>)
 80034da:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2241      	movs	r2, #65	; 0x41
 80034e6:	2120      	movs	r1, #32
 80034e8:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2242      	movs	r2, #66	; 0x42
 80034ee:	2100      	movs	r1, #0
 80034f0:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	089b      	lsrs	r3, r3, #2
 80034fc:	001a      	movs	r2, r3
 80034fe:	2301      	movs	r3, #1
 8003500:	4013      	ands	r3, r2
 8003502:	d022      	beq.n	800354a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800350e:	b2d2      	uxtb	r2, r2
 8003510:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003516:	1c5a      	adds	r2, r3, #1
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003520:	2b00      	cmp	r3, #0
 8003522:	d012      	beq.n	800354a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003528:	3b01      	subs	r3, #1
 800352a:	b29a      	uxth	r2, r3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003534:	b29b      	uxth	r3, r3
 8003536:	3b01      	subs	r3, #1
 8003538:	b29a      	uxth	r2, r3
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003542:	2204      	movs	r2, #4
 8003544:	431a      	orrs	r2, r3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800354a:	4a0c      	ldr	r2, [pc, #48]	; (800357c <I2C_ITListenCplt+0xb0>)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	0011      	movs	r1, r2
 8003550:	0018      	movs	r0, r3
 8003552:	f000 fab3 	bl	8003abc <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2210      	movs	r2, #16
 800355c:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2240      	movs	r2, #64	; 0x40
 8003562:	2100      	movs	r1, #0
 8003564:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	0018      	movs	r0, r3
 800356a:	f7fe fec5 	bl	80022f8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800356e:	46c0      	nop			; (mov r8, r8)
 8003570:	46bd      	mov	sp, r7
 8003572:	b002      	add	sp, #8
 8003574:	bd80      	pop	{r7, pc}
 8003576:	46c0      	nop			; (mov r8, r8)
 8003578:	ffff0000 	.word	0xffff0000
 800357c:	00008003 	.word	0x00008003

08003580 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b084      	sub	sp, #16
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
 8003588:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800358a:	200f      	movs	r0, #15
 800358c:	183b      	adds	r3, r7, r0
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	2141      	movs	r1, #65	; 0x41
 8003592:	5c52      	ldrb	r2, [r2, r1]
 8003594:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2242      	movs	r2, #66	; 0x42
 800359a:	2100      	movs	r1, #0
 800359c:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	4a72      	ldr	r2, [pc, #456]	; (800376c <I2C_ITError+0x1ec>)
 80035a2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	431a      	orrs	r2, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80035b6:	183b      	adds	r3, r7, r0
 80035b8:	781b      	ldrb	r3, [r3, #0]
 80035ba:	2b28      	cmp	r3, #40	; 0x28
 80035bc:	d007      	beq.n	80035ce <I2C_ITError+0x4e>
 80035be:	183b      	adds	r3, r7, r0
 80035c0:	781b      	ldrb	r3, [r3, #0]
 80035c2:	2b29      	cmp	r3, #41	; 0x29
 80035c4:	d003      	beq.n	80035ce <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80035c6:	183b      	adds	r3, r7, r0
 80035c8:	781b      	ldrb	r3, [r3, #0]
 80035ca:	2b2a      	cmp	r3, #42	; 0x2a
 80035cc:	d10c      	bne.n	80035e8 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2103      	movs	r1, #3
 80035d2:	0018      	movs	r0, r3
 80035d4:	f000 fa72 	bl	8003abc <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2241      	movs	r2, #65	; 0x41
 80035dc:	2128      	movs	r1, #40	; 0x28
 80035de:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	4a63      	ldr	r2, [pc, #396]	; (8003770 <I2C_ITError+0x1f0>)
 80035e4:	635a      	str	r2, [r3, #52]	; 0x34
 80035e6:	e032      	b.n	800364e <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80035e8:	4a62      	ldr	r2, [pc, #392]	; (8003774 <I2C_ITError+0x1f4>)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	0011      	movs	r1, r2
 80035ee:	0018      	movs	r0, r3
 80035f0:	f000 fa64 	bl	8003abc <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	0018      	movs	r0, r3
 80035f8:	f000 f8ed 	bl	80037d6 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2241      	movs	r2, #65	; 0x41
 8003600:	5c9b      	ldrb	r3, [r3, r2]
 8003602:	b2db      	uxtb	r3, r3
 8003604:	2b60      	cmp	r3, #96	; 0x60
 8003606:	d01f      	beq.n	8003648 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2241      	movs	r2, #65	; 0x41
 800360c:	2120      	movs	r1, #32
 800360e:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	699b      	ldr	r3, [r3, #24]
 8003616:	2220      	movs	r2, #32
 8003618:	4013      	ands	r3, r2
 800361a:	2b20      	cmp	r3, #32
 800361c:	d114      	bne.n	8003648 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	699b      	ldr	r3, [r3, #24]
 8003624:	2210      	movs	r2, #16
 8003626:	4013      	ands	r3, r2
 8003628:	2b10      	cmp	r3, #16
 800362a:	d109      	bne.n	8003640 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	2210      	movs	r2, #16
 8003632:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003638:	2204      	movs	r2, #4
 800363a:	431a      	orrs	r2, r3
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	2220      	movs	r2, #32
 8003646:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003652:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003658:	2b00      	cmp	r3, #0
 800365a:	d03b      	beq.n	80036d4 <I2C_ITError+0x154>
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	2b11      	cmp	r3, #17
 8003660:	d002      	beq.n	8003668 <I2C_ITError+0xe8>
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	2b21      	cmp	r3, #33	; 0x21
 8003666:	d135      	bne.n	80036d4 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	2380      	movs	r3, #128	; 0x80
 8003670:	01db      	lsls	r3, r3, #7
 8003672:	401a      	ands	r2, r3
 8003674:	2380      	movs	r3, #128	; 0x80
 8003676:	01db      	lsls	r3, r3, #7
 8003678:	429a      	cmp	r2, r3
 800367a:	d107      	bne.n	800368c <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	493c      	ldr	r1, [pc, #240]	; (8003778 <I2C_ITError+0x1f8>)
 8003688:	400a      	ands	r2, r1
 800368a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003690:	0018      	movs	r0, r3
 8003692:	f7fe fa0e 	bl	8001ab2 <HAL_DMA_GetState>
 8003696:	0003      	movs	r3, r0
 8003698:	2b01      	cmp	r3, #1
 800369a:	d016      	beq.n	80036ca <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036a0:	4a36      	ldr	r2, [pc, #216]	; (800377c <I2C_ITError+0x1fc>)
 80036a2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2240      	movs	r2, #64	; 0x40
 80036a8:	2100      	movs	r1, #0
 80036aa:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036b0:	0018      	movs	r0, r3
 80036b2:	f7fe f917 	bl	80018e4 <HAL_DMA_Abort_IT>
 80036b6:	1e03      	subs	r3, r0, #0
 80036b8:	d051      	beq.n	800375e <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036c4:	0018      	movs	r0, r3
 80036c6:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80036c8:	e049      	b.n	800375e <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	0018      	movs	r0, r3
 80036ce:	f000 f859 	bl	8003784 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80036d2:	e044      	b.n	800375e <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d03b      	beq.n	8003754 <I2C_ITError+0x1d4>
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	2b12      	cmp	r3, #18
 80036e0:	d002      	beq.n	80036e8 <I2C_ITError+0x168>
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	2b22      	cmp	r3, #34	; 0x22
 80036e6:	d135      	bne.n	8003754 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	2380      	movs	r3, #128	; 0x80
 80036f0:	021b      	lsls	r3, r3, #8
 80036f2:	401a      	ands	r2, r3
 80036f4:	2380      	movs	r3, #128	; 0x80
 80036f6:	021b      	lsls	r3, r3, #8
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d107      	bne.n	800370c <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	491e      	ldr	r1, [pc, #120]	; (8003780 <I2C_ITError+0x200>)
 8003708:	400a      	ands	r2, r1
 800370a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003710:	0018      	movs	r0, r3
 8003712:	f7fe f9ce 	bl	8001ab2 <HAL_DMA_GetState>
 8003716:	0003      	movs	r3, r0
 8003718:	2b01      	cmp	r3, #1
 800371a:	d016      	beq.n	800374a <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003720:	4a16      	ldr	r2, [pc, #88]	; (800377c <I2C_ITError+0x1fc>)
 8003722:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2240      	movs	r2, #64	; 0x40
 8003728:	2100      	movs	r1, #0
 800372a:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003730:	0018      	movs	r0, r3
 8003732:	f7fe f8d7 	bl	80018e4 <HAL_DMA_Abort_IT>
 8003736:	1e03      	subs	r3, r0, #0
 8003738:	d013      	beq.n	8003762 <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800373e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003744:	0018      	movs	r0, r3
 8003746:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003748:	e00b      	b.n	8003762 <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	0018      	movs	r0, r3
 800374e:	f000 f819 	bl	8003784 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003752:	e006      	b.n	8003762 <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	0018      	movs	r0, r3
 8003758:	f000 f814 	bl	8003784 <I2C_TreatErrorCallback>
  }
}
 800375c:	e002      	b.n	8003764 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800375e:	46c0      	nop			; (mov r8, r8)
 8003760:	e000      	b.n	8003764 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003762:	46c0      	nop			; (mov r8, r8)
}
 8003764:	46c0      	nop			; (mov r8, r8)
 8003766:	46bd      	mov	sp, r7
 8003768:	b004      	add	sp, #16
 800376a:	bd80      	pop	{r7, pc}
 800376c:	ffff0000 	.word	0xffff0000
 8003770:	080025bd 	.word	0x080025bd
 8003774:	00008003 	.word	0x00008003
 8003778:	ffffbfff 	.word	0xffffbfff
 800377c:	080038ef 	.word	0x080038ef
 8003780:	ffff7fff 	.word	0xffff7fff

08003784 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b082      	sub	sp, #8
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2241      	movs	r2, #65	; 0x41
 8003790:	5c9b      	ldrb	r3, [r3, r2]
 8003792:	b2db      	uxtb	r3, r3
 8003794:	2b60      	cmp	r3, #96	; 0x60
 8003796:	d10f      	bne.n	80037b8 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2241      	movs	r2, #65	; 0x41
 800379c:	2120      	movs	r1, #32
 800379e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2240      	movs	r2, #64	; 0x40
 80037aa:	2100      	movs	r1, #0
 80037ac:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	0018      	movs	r0, r3
 80037b2:	f7fe fdb9 	bl	8002328 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80037b6:	e00a      	b.n	80037ce <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2200      	movs	r2, #0
 80037bc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2240      	movs	r2, #64	; 0x40
 80037c2:	2100      	movs	r1, #0
 80037c4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	0018      	movs	r0, r3
 80037ca:	f7fd fbb1 	bl	8000f30 <HAL_I2C_ErrorCallback>
}
 80037ce:	46c0      	nop			; (mov r8, r8)
 80037d0:	46bd      	mov	sp, r7
 80037d2:	b002      	add	sp, #8
 80037d4:	bd80      	pop	{r7, pc}

080037d6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80037d6:	b580      	push	{r7, lr}
 80037d8:	b082      	sub	sp, #8
 80037da:	af00      	add	r7, sp, #0
 80037dc:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	699b      	ldr	r3, [r3, #24]
 80037e4:	2202      	movs	r2, #2
 80037e6:	4013      	ands	r3, r2
 80037e8:	2b02      	cmp	r3, #2
 80037ea:	d103      	bne.n	80037f4 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	2200      	movs	r2, #0
 80037f2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	699b      	ldr	r3, [r3, #24]
 80037fa:	2201      	movs	r2, #1
 80037fc:	4013      	ands	r3, r2
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d007      	beq.n	8003812 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	699a      	ldr	r2, [r3, #24]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	2101      	movs	r1, #1
 800380e:	430a      	orrs	r2, r1
 8003810:	619a      	str	r2, [r3, #24]
  }
}
 8003812:	46c0      	nop			; (mov r8, r8)
 8003814:	46bd      	mov	sp, r7
 8003816:	b002      	add	sp, #8
 8003818:	bd80      	pop	{r7, pc}
	...

0800381c <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b084      	sub	sp, #16
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003828:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4920      	ldr	r1, [pc, #128]	; (80038b8 <I2C_DMAMasterTransmitCplt+0x9c>)
 8003836:	400a      	ands	r2, r1
 8003838:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800383e:	b29b      	uxth	r3, r3
 8003840:	2b00      	cmp	r3, #0
 8003842:	d105      	bne.n	8003850 <I2C_DMAMasterTransmitCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2120      	movs	r1, #32
 8003848:	0018      	movs	r0, r3
 800384a:	f000 f8a9 	bl	80039a0 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800384e:	e02e      	b.n	80038ae <I2C_DMAMasterTransmitCplt+0x92>
    hi2c->pBuffPtr += hi2c->XferSize;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003854:	68fa      	ldr	r2, [r7, #12]
 8003856:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8003858:	189a      	adds	r2, r3, r2
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003862:	b29b      	uxth	r3, r3
 8003864:	2bff      	cmp	r3, #255	; 0xff
 8003866:	d903      	bls.n	8003870 <I2C_DMAMasterTransmitCplt+0x54>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	22ff      	movs	r2, #255	; 0xff
 800386c:	851a      	strh	r2, [r3, #40]	; 0x28
 800386e:	e004      	b.n	800387a <I2C_DMAMasterTransmitCplt+0x5e>
      hi2c->XferSize = hi2c->XferCount;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003874:	b29a      	uxth	r2, r3
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003882:	0019      	movs	r1, r3
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	3328      	adds	r3, #40	; 0x28
 800388a:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8003890:	f7fd ff8a 	bl	80017a8 <HAL_DMA_Start_IT>
 8003894:	1e03      	subs	r3, r0, #0
 8003896:	d005      	beq.n	80038a4 <I2C_DMAMasterTransmitCplt+0x88>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2110      	movs	r1, #16
 800389c:	0018      	movs	r0, r3
 800389e:	f7ff fe6f 	bl	8003580 <I2C_ITError>
}
 80038a2:	e004      	b.n	80038ae <I2C_DMAMasterTransmitCplt+0x92>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2140      	movs	r1, #64	; 0x40
 80038a8:	0018      	movs	r0, r3
 80038aa:	f000 f879 	bl	80039a0 <I2C_Enable_IRQ>
}
 80038ae:	46c0      	nop			; (mov r8, r8)
 80038b0:	46bd      	mov	sp, r7
 80038b2:	b004      	add	sp, #16
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	46c0      	nop			; (mov r8, r8)
 80038b8:	ffffbfff 	.word	0xffffbfff

080038bc <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c8:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	685a      	ldr	r2, [r3, #4]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	2180      	movs	r1, #128	; 0x80
 80038d6:	0209      	lsls	r1, r1, #8
 80038d8:	430a      	orrs	r2, r1
 80038da:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2110      	movs	r1, #16
 80038e0:	0018      	movs	r0, r3
 80038e2:	f7ff fe4d 	bl	8003580 <I2C_ITError>
}
 80038e6:	46c0      	nop			; (mov r8, r8)
 80038e8:	46bd      	mov	sp, r7
 80038ea:	b004      	add	sp, #16
 80038ec:	bd80      	pop	{r7, pc}

080038ee <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80038ee:	b580      	push	{r7, lr}
 80038f0:	b084      	sub	sp, #16
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038fa:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003900:	2b00      	cmp	r3, #0
 8003902:	d003      	beq.n	800390c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003908:	2200      	movs	r2, #0
 800390a:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003910:	2b00      	cmp	r3, #0
 8003912:	d003      	beq.n	800391c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003918:	2200      	movs	r2, #0
 800391a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	0018      	movs	r0, r3
 8003920:	f7ff ff30 	bl	8003784 <I2C_TreatErrorCallback>
}
 8003924:	46c0      	nop			; (mov r8, r8)
 8003926:	46bd      	mov	sp, r7
 8003928:	b004      	add	sp, #16
 800392a:	bd80      	pop	{r7, pc}

0800392c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800392c:	b590      	push	{r4, r7, lr}
 800392e:	b087      	sub	sp, #28
 8003930:	af00      	add	r7, sp, #0
 8003932:	60f8      	str	r0, [r7, #12]
 8003934:	0008      	movs	r0, r1
 8003936:	0011      	movs	r1, r2
 8003938:	607b      	str	r3, [r7, #4]
 800393a:	240a      	movs	r4, #10
 800393c:	193b      	adds	r3, r7, r4
 800393e:	1c02      	adds	r2, r0, #0
 8003940:	801a      	strh	r2, [r3, #0]
 8003942:	2009      	movs	r0, #9
 8003944:	183b      	adds	r3, r7, r0
 8003946:	1c0a      	adds	r2, r1, #0
 8003948:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800394a:	193b      	adds	r3, r7, r4
 800394c:	881b      	ldrh	r3, [r3, #0]
 800394e:	059b      	lsls	r3, r3, #22
 8003950:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003952:	183b      	adds	r3, r7, r0
 8003954:	781b      	ldrb	r3, [r3, #0]
 8003956:	0419      	lsls	r1, r3, #16
 8003958:	23ff      	movs	r3, #255	; 0xff
 800395a:	041b      	lsls	r3, r3, #16
 800395c:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800395e:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003966:	4313      	orrs	r3, r2
 8003968:	005b      	lsls	r3, r3, #1
 800396a:	085b      	lsrs	r3, r3, #1
 800396c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003976:	0d51      	lsrs	r1, r2, #21
 8003978:	2280      	movs	r2, #128	; 0x80
 800397a:	00d2      	lsls	r2, r2, #3
 800397c:	400a      	ands	r2, r1
 800397e:	4907      	ldr	r1, [pc, #28]	; (800399c <I2C_TransferConfig+0x70>)
 8003980:	430a      	orrs	r2, r1
 8003982:	43d2      	mvns	r2, r2
 8003984:	401a      	ands	r2, r3
 8003986:	0011      	movs	r1, r2
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	697a      	ldr	r2, [r7, #20]
 800398e:	430a      	orrs	r2, r1
 8003990:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003992:	46c0      	nop			; (mov r8, r8)
 8003994:	46bd      	mov	sp, r7
 8003996:	b007      	add	sp, #28
 8003998:	bd90      	pop	{r4, r7, pc}
 800399a:	46c0      	nop			; (mov r8, r8)
 800399c:	03ff63ff 	.word	0x03ff63ff

080039a0 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b084      	sub	sp, #16
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	000a      	movs	r2, r1
 80039aa:	1cbb      	adds	r3, r7, #2
 80039ac:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80039ae:	2300      	movs	r3, #0
 80039b0:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039b6:	4b3e      	ldr	r3, [pc, #248]	; (8003ab0 <I2C_Enable_IRQ+0x110>)
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d035      	beq.n	8003a28 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80039c0:	4b3c      	ldr	r3, [pc, #240]	; (8003ab4 <I2C_Enable_IRQ+0x114>)
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d030      	beq.n	8003a28 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80039ca:	4b3b      	ldr	r3, [pc, #236]	; (8003ab8 <I2C_Enable_IRQ+0x118>)
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d02b      	beq.n	8003a28 <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80039d0:	1cbb      	adds	r3, r7, #2
 80039d2:	2200      	movs	r2, #0
 80039d4:	5e9b      	ldrsh	r3, [r3, r2]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	da03      	bge.n	80039e2 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	22b8      	movs	r2, #184	; 0xb8
 80039de:	4313      	orrs	r3, r2
 80039e0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80039e2:	1cbb      	adds	r3, r7, #2
 80039e4:	881b      	ldrh	r3, [r3, #0]
 80039e6:	2201      	movs	r2, #1
 80039e8:	4013      	ands	r3, r2
 80039ea:	d003      	beq.n	80039f4 <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	22f2      	movs	r2, #242	; 0xf2
 80039f0:	4313      	orrs	r3, r2
 80039f2:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80039f4:	1cbb      	adds	r3, r7, #2
 80039f6:	881b      	ldrh	r3, [r3, #0]
 80039f8:	2202      	movs	r2, #2
 80039fa:	4013      	ands	r3, r2
 80039fc:	d003      	beq.n	8003a06 <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	22f4      	movs	r2, #244	; 0xf4
 8003a02:	4313      	orrs	r3, r2
 8003a04:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003a06:	1cbb      	adds	r3, r7, #2
 8003a08:	881b      	ldrh	r3, [r3, #0]
 8003a0a:	2b10      	cmp	r3, #16
 8003a0c:	d103      	bne.n	8003a16 <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2290      	movs	r2, #144	; 0x90
 8003a12:	4313      	orrs	r3, r2
 8003a14:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003a16:	1cbb      	adds	r3, r7, #2
 8003a18:	881b      	ldrh	r3, [r3, #0]
 8003a1a:	2b20      	cmp	r3, #32
 8003a1c:	d13c      	bne.n	8003a98 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2220      	movs	r2, #32
 8003a22:	4313      	orrs	r3, r2
 8003a24:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003a26:	e037      	b.n	8003a98 <I2C_Enable_IRQ+0xf8>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003a28:	1cbb      	adds	r3, r7, #2
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	5e9b      	ldrsh	r3, [r3, r2]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	da03      	bge.n	8003a3a <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	22b8      	movs	r2, #184	; 0xb8
 8003a36:	4313      	orrs	r3, r2
 8003a38:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003a3a:	1cbb      	adds	r3, r7, #2
 8003a3c:	881b      	ldrh	r3, [r3, #0]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	4013      	ands	r3, r2
 8003a42:	d003      	beq.n	8003a4c <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	22f2      	movs	r2, #242	; 0xf2
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003a4c:	1cbb      	adds	r3, r7, #2
 8003a4e:	881b      	ldrh	r3, [r3, #0]
 8003a50:	2202      	movs	r2, #2
 8003a52:	4013      	ands	r3, r2
 8003a54:	d003      	beq.n	8003a5e <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	22f4      	movs	r2, #244	; 0xf4
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003a5e:	1cbb      	adds	r3, r7, #2
 8003a60:	881b      	ldrh	r3, [r3, #0]
 8003a62:	2b10      	cmp	r3, #16
 8003a64:	d103      	bne.n	8003a6e <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2290      	movs	r2, #144	; 0x90
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003a6e:	1cbb      	adds	r3, r7, #2
 8003a70:	881b      	ldrh	r3, [r3, #0]
 8003a72:	2b20      	cmp	r3, #32
 8003a74:	d103      	bne.n	8003a7e <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2260      	movs	r2, #96	; 0x60
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	60fb      	str	r3, [r7, #12]
    }

    if ((hi2c->XferISR != I2C_Mem_ISR_DMA) && (InterruptRequest == I2C_XFER_RELOAD_IT))
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a82:	4b0d      	ldr	r3, [pc, #52]	; (8003ab8 <I2C_Enable_IRQ+0x118>)
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d007      	beq.n	8003a98 <I2C_Enable_IRQ+0xf8>
 8003a88:	1cbb      	adds	r3, r7, #2
 8003a8a:	881b      	ldrh	r3, [r3, #0]
 8003a8c:	2b40      	cmp	r3, #64	; 0x40
 8003a8e:	d103      	bne.n	8003a98 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2240      	movs	r2, #64	; 0x40
 8003a94:	4313      	orrs	r3, r2
 8003a96:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	6819      	ldr	r1, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	68fa      	ldr	r2, [r7, #12]
 8003aa4:	430a      	orrs	r2, r1
 8003aa6:	601a      	str	r2, [r3, #0]
}
 8003aa8:	46c0      	nop			; (mov r8, r8)
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	b004      	add	sp, #16
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	080027e5 	.word	0x080027e5
 8003ab4:	08002c5d 	.word	0x08002c5d
 8003ab8:	080029fd 	.word	0x080029fd

08003abc <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
 8003ac4:	000a      	movs	r2, r1
 8003ac6:	1cbb      	adds	r3, r7, #2
 8003ac8:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8003aca:	2300      	movs	r3, #0
 8003acc:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003ace:	1cbb      	adds	r3, r7, #2
 8003ad0:	881b      	ldrh	r3, [r3, #0]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	d010      	beq.n	8003afa <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2242      	movs	r2, #66	; 0x42
 8003adc:	4313      	orrs	r3, r2
 8003ade:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2241      	movs	r2, #65	; 0x41
 8003ae4:	5c9b      	ldrb	r3, [r3, r2]
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	001a      	movs	r2, r3
 8003aea:	2328      	movs	r3, #40	; 0x28
 8003aec:	4013      	ands	r3, r2
 8003aee:	2b28      	cmp	r3, #40	; 0x28
 8003af0:	d003      	beq.n	8003afa <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	22b0      	movs	r2, #176	; 0xb0
 8003af6:	4313      	orrs	r3, r2
 8003af8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003afa:	1cbb      	adds	r3, r7, #2
 8003afc:	881b      	ldrh	r3, [r3, #0]
 8003afe:	2202      	movs	r2, #2
 8003b00:	4013      	ands	r3, r2
 8003b02:	d010      	beq.n	8003b26 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2244      	movs	r2, #68	; 0x44
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2241      	movs	r2, #65	; 0x41
 8003b10:	5c9b      	ldrb	r3, [r3, r2]
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	001a      	movs	r2, r3
 8003b16:	2328      	movs	r3, #40	; 0x28
 8003b18:	4013      	ands	r3, r2
 8003b1a:	2b28      	cmp	r3, #40	; 0x28
 8003b1c:	d003      	beq.n	8003b26 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	22b0      	movs	r2, #176	; 0xb0
 8003b22:	4313      	orrs	r3, r2
 8003b24:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003b26:	1cbb      	adds	r3, r7, #2
 8003b28:	2200      	movs	r2, #0
 8003b2a:	5e9b      	ldrsh	r3, [r3, r2]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	da03      	bge.n	8003b38 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	22b8      	movs	r2, #184	; 0xb8
 8003b34:	4313      	orrs	r3, r2
 8003b36:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003b38:	1cbb      	adds	r3, r7, #2
 8003b3a:	881b      	ldrh	r3, [r3, #0]
 8003b3c:	2b10      	cmp	r3, #16
 8003b3e:	d103      	bne.n	8003b48 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2290      	movs	r2, #144	; 0x90
 8003b44:	4313      	orrs	r3, r2
 8003b46:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003b48:	1cbb      	adds	r3, r7, #2
 8003b4a:	881b      	ldrh	r3, [r3, #0]
 8003b4c:	2b20      	cmp	r3, #32
 8003b4e:	d103      	bne.n	8003b58 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	2220      	movs	r2, #32
 8003b54:	4313      	orrs	r3, r2
 8003b56:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003b58:	1cbb      	adds	r3, r7, #2
 8003b5a:	881b      	ldrh	r3, [r3, #0]
 8003b5c:	2b40      	cmp	r3, #64	; 0x40
 8003b5e:	d103      	bne.n	8003b68 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2240      	movs	r2, #64	; 0x40
 8003b64:	4313      	orrs	r3, r2
 8003b66:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	43d9      	mvns	r1, r3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	400a      	ands	r2, r1
 8003b78:	601a      	str	r2, [r3, #0]
}
 8003b7a:	46c0      	nop			; (mov r8, r8)
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	b004      	add	sp, #16
 8003b80:	bd80      	pop	{r7, pc}
	...

08003b84 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b082      	sub	sp, #8
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2241      	movs	r2, #65	; 0x41
 8003b92:	5c9b      	ldrb	r3, [r3, r2]
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	2b20      	cmp	r3, #32
 8003b98:	d138      	bne.n	8003c0c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2240      	movs	r2, #64	; 0x40
 8003b9e:	5c9b      	ldrb	r3, [r3, r2]
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d101      	bne.n	8003ba8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003ba4:	2302      	movs	r3, #2
 8003ba6:	e032      	b.n	8003c0e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2240      	movs	r2, #64	; 0x40
 8003bac:	2101      	movs	r1, #1
 8003bae:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2241      	movs	r2, #65	; 0x41
 8003bb4:	2124      	movs	r1, #36	; 0x24
 8003bb6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2101      	movs	r1, #1
 8003bc4:	438a      	bics	r2, r1
 8003bc6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4911      	ldr	r1, [pc, #68]	; (8003c18 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003bd4:	400a      	ands	r2, r1
 8003bd6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	6819      	ldr	r1, [r3, #0]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	683a      	ldr	r2, [r7, #0]
 8003be4:	430a      	orrs	r2, r1
 8003be6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2101      	movs	r1, #1
 8003bf4:	430a      	orrs	r2, r1
 8003bf6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2241      	movs	r2, #65	; 0x41
 8003bfc:	2120      	movs	r1, #32
 8003bfe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2240      	movs	r2, #64	; 0x40
 8003c04:	2100      	movs	r1, #0
 8003c06:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	e000      	b.n	8003c0e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003c0c:	2302      	movs	r3, #2
  }
}
 8003c0e:	0018      	movs	r0, r3
 8003c10:	46bd      	mov	sp, r7
 8003c12:	b002      	add	sp, #8
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	46c0      	nop			; (mov r8, r8)
 8003c18:	ffffefff 	.word	0xffffefff

08003c1c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b084      	sub	sp, #16
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
 8003c24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2241      	movs	r2, #65	; 0x41
 8003c2a:	5c9b      	ldrb	r3, [r3, r2]
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	2b20      	cmp	r3, #32
 8003c30:	d139      	bne.n	8003ca6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2240      	movs	r2, #64	; 0x40
 8003c36:	5c9b      	ldrb	r3, [r3, r2]
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d101      	bne.n	8003c40 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003c3c:	2302      	movs	r3, #2
 8003c3e:	e033      	b.n	8003ca8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2240      	movs	r2, #64	; 0x40
 8003c44:	2101      	movs	r1, #1
 8003c46:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2241      	movs	r2, #65	; 0x41
 8003c4c:	2124      	movs	r1, #36	; 0x24
 8003c4e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2101      	movs	r1, #1
 8003c5c:	438a      	bics	r2, r1
 8003c5e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	4a11      	ldr	r2, [pc, #68]	; (8003cb0 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	021b      	lsls	r3, r3, #8
 8003c74:	68fa      	ldr	r2, [r7, #12]
 8003c76:	4313      	orrs	r3, r2
 8003c78:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	68fa      	ldr	r2, [r7, #12]
 8003c80:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	2101      	movs	r1, #1
 8003c8e:	430a      	orrs	r2, r1
 8003c90:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2241      	movs	r2, #65	; 0x41
 8003c96:	2120      	movs	r1, #32
 8003c98:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2240      	movs	r2, #64	; 0x40
 8003c9e:	2100      	movs	r1, #0
 8003ca0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	e000      	b.n	8003ca8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003ca6:	2302      	movs	r3, #2
  }
}
 8003ca8:	0018      	movs	r0, r3
 8003caa:	46bd      	mov	sp, r7
 8003cac:	b004      	add	sp, #16
 8003cae:	bd80      	pop	{r7, pc}
 8003cb0:	fffff0ff 	.word	0xfffff0ff

08003cb4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b088      	sub	sp, #32
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d101      	bne.n	8003cc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e301      	b.n	80042ca <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	2201      	movs	r2, #1
 8003ccc:	4013      	ands	r3, r2
 8003cce:	d100      	bne.n	8003cd2 <HAL_RCC_OscConfig+0x1e>
 8003cd0:	e08d      	b.n	8003dee <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003cd2:	4bc3      	ldr	r3, [pc, #780]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	220c      	movs	r2, #12
 8003cd8:	4013      	ands	r3, r2
 8003cda:	2b04      	cmp	r3, #4
 8003cdc:	d00e      	beq.n	8003cfc <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003cde:	4bc0      	ldr	r3, [pc, #768]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	220c      	movs	r2, #12
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	2b08      	cmp	r3, #8
 8003ce8:	d116      	bne.n	8003d18 <HAL_RCC_OscConfig+0x64>
 8003cea:	4bbd      	ldr	r3, [pc, #756]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003cec:	685a      	ldr	r2, [r3, #4]
 8003cee:	2380      	movs	r3, #128	; 0x80
 8003cf0:	025b      	lsls	r3, r3, #9
 8003cf2:	401a      	ands	r2, r3
 8003cf4:	2380      	movs	r3, #128	; 0x80
 8003cf6:	025b      	lsls	r3, r3, #9
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d10d      	bne.n	8003d18 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cfc:	4bb8      	ldr	r3, [pc, #736]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003cfe:	681a      	ldr	r2, [r3, #0]
 8003d00:	2380      	movs	r3, #128	; 0x80
 8003d02:	029b      	lsls	r3, r3, #10
 8003d04:	4013      	ands	r3, r2
 8003d06:	d100      	bne.n	8003d0a <HAL_RCC_OscConfig+0x56>
 8003d08:	e070      	b.n	8003dec <HAL_RCC_OscConfig+0x138>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d000      	beq.n	8003d14 <HAL_RCC_OscConfig+0x60>
 8003d12:	e06b      	b.n	8003dec <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e2d8      	b.n	80042ca <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d107      	bne.n	8003d30 <HAL_RCC_OscConfig+0x7c>
 8003d20:	4baf      	ldr	r3, [pc, #700]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	4bae      	ldr	r3, [pc, #696]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003d26:	2180      	movs	r1, #128	; 0x80
 8003d28:	0249      	lsls	r1, r1, #9
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	601a      	str	r2, [r3, #0]
 8003d2e:	e02f      	b.n	8003d90 <HAL_RCC_OscConfig+0xdc>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d10c      	bne.n	8003d52 <HAL_RCC_OscConfig+0x9e>
 8003d38:	4ba9      	ldr	r3, [pc, #676]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	4ba8      	ldr	r3, [pc, #672]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003d3e:	49a9      	ldr	r1, [pc, #676]	; (8003fe4 <HAL_RCC_OscConfig+0x330>)
 8003d40:	400a      	ands	r2, r1
 8003d42:	601a      	str	r2, [r3, #0]
 8003d44:	4ba6      	ldr	r3, [pc, #664]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	4ba5      	ldr	r3, [pc, #660]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003d4a:	49a7      	ldr	r1, [pc, #668]	; (8003fe8 <HAL_RCC_OscConfig+0x334>)
 8003d4c:	400a      	ands	r2, r1
 8003d4e:	601a      	str	r2, [r3, #0]
 8003d50:	e01e      	b.n	8003d90 <HAL_RCC_OscConfig+0xdc>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	2b05      	cmp	r3, #5
 8003d58:	d10e      	bne.n	8003d78 <HAL_RCC_OscConfig+0xc4>
 8003d5a:	4ba1      	ldr	r3, [pc, #644]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	4ba0      	ldr	r3, [pc, #640]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003d60:	2180      	movs	r1, #128	; 0x80
 8003d62:	02c9      	lsls	r1, r1, #11
 8003d64:	430a      	orrs	r2, r1
 8003d66:	601a      	str	r2, [r3, #0]
 8003d68:	4b9d      	ldr	r3, [pc, #628]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	4b9c      	ldr	r3, [pc, #624]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003d6e:	2180      	movs	r1, #128	; 0x80
 8003d70:	0249      	lsls	r1, r1, #9
 8003d72:	430a      	orrs	r2, r1
 8003d74:	601a      	str	r2, [r3, #0]
 8003d76:	e00b      	b.n	8003d90 <HAL_RCC_OscConfig+0xdc>
 8003d78:	4b99      	ldr	r3, [pc, #612]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	4b98      	ldr	r3, [pc, #608]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003d7e:	4999      	ldr	r1, [pc, #612]	; (8003fe4 <HAL_RCC_OscConfig+0x330>)
 8003d80:	400a      	ands	r2, r1
 8003d82:	601a      	str	r2, [r3, #0]
 8003d84:	4b96      	ldr	r3, [pc, #600]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	4b95      	ldr	r3, [pc, #596]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003d8a:	4997      	ldr	r1, [pc, #604]	; (8003fe8 <HAL_RCC_OscConfig+0x334>)
 8003d8c:	400a      	ands	r2, r1
 8003d8e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d014      	beq.n	8003dc2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d98:	f7fd fbb2 	bl	8001500 <HAL_GetTick>
 8003d9c:	0003      	movs	r3, r0
 8003d9e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003da0:	e008      	b.n	8003db4 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003da2:	f7fd fbad 	bl	8001500 <HAL_GetTick>
 8003da6:	0002      	movs	r2, r0
 8003da8:	69bb      	ldr	r3, [r7, #24]
 8003daa:	1ad3      	subs	r3, r2, r3
 8003dac:	2b64      	cmp	r3, #100	; 0x64
 8003dae:	d901      	bls.n	8003db4 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003db0:	2303      	movs	r3, #3
 8003db2:	e28a      	b.n	80042ca <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003db4:	4b8a      	ldr	r3, [pc, #552]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	2380      	movs	r3, #128	; 0x80
 8003dba:	029b      	lsls	r3, r3, #10
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	d0f0      	beq.n	8003da2 <HAL_RCC_OscConfig+0xee>
 8003dc0:	e015      	b.n	8003dee <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dc2:	f7fd fb9d 	bl	8001500 <HAL_GetTick>
 8003dc6:	0003      	movs	r3, r0
 8003dc8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dca:	e008      	b.n	8003dde <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003dcc:	f7fd fb98 	bl	8001500 <HAL_GetTick>
 8003dd0:	0002      	movs	r2, r0
 8003dd2:	69bb      	ldr	r3, [r7, #24]
 8003dd4:	1ad3      	subs	r3, r2, r3
 8003dd6:	2b64      	cmp	r3, #100	; 0x64
 8003dd8:	d901      	bls.n	8003dde <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003dda:	2303      	movs	r3, #3
 8003ddc:	e275      	b.n	80042ca <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dde:	4b80      	ldr	r3, [pc, #512]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	2380      	movs	r3, #128	; 0x80
 8003de4:	029b      	lsls	r3, r3, #10
 8003de6:	4013      	ands	r3, r2
 8003de8:	d1f0      	bne.n	8003dcc <HAL_RCC_OscConfig+0x118>
 8003dea:	e000      	b.n	8003dee <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dec:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	2202      	movs	r2, #2
 8003df4:	4013      	ands	r3, r2
 8003df6:	d100      	bne.n	8003dfa <HAL_RCC_OscConfig+0x146>
 8003df8:	e069      	b.n	8003ece <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003dfa:	4b79      	ldr	r3, [pc, #484]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	220c      	movs	r2, #12
 8003e00:	4013      	ands	r3, r2
 8003e02:	d00b      	beq.n	8003e1c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003e04:	4b76      	ldr	r3, [pc, #472]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	220c      	movs	r2, #12
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	2b08      	cmp	r3, #8
 8003e0e:	d11c      	bne.n	8003e4a <HAL_RCC_OscConfig+0x196>
 8003e10:	4b73      	ldr	r3, [pc, #460]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003e12:	685a      	ldr	r2, [r3, #4]
 8003e14:	2380      	movs	r3, #128	; 0x80
 8003e16:	025b      	lsls	r3, r3, #9
 8003e18:	4013      	ands	r3, r2
 8003e1a:	d116      	bne.n	8003e4a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e1c:	4b70      	ldr	r3, [pc, #448]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2202      	movs	r2, #2
 8003e22:	4013      	ands	r3, r2
 8003e24:	d005      	beq.n	8003e32 <HAL_RCC_OscConfig+0x17e>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	68db      	ldr	r3, [r3, #12]
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d001      	beq.n	8003e32 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e24b      	b.n	80042ca <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e32:	4b6b      	ldr	r3, [pc, #428]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	22f8      	movs	r2, #248	; 0xf8
 8003e38:	4393      	bics	r3, r2
 8003e3a:	0019      	movs	r1, r3
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	691b      	ldr	r3, [r3, #16]
 8003e40:	00da      	lsls	r2, r3, #3
 8003e42:	4b67      	ldr	r3, [pc, #412]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003e44:	430a      	orrs	r2, r1
 8003e46:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e48:	e041      	b.n	8003ece <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	68db      	ldr	r3, [r3, #12]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d024      	beq.n	8003e9c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e52:	4b63      	ldr	r3, [pc, #396]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	4b62      	ldr	r3, [pc, #392]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003e58:	2101      	movs	r1, #1
 8003e5a:	430a      	orrs	r2, r1
 8003e5c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e5e:	f7fd fb4f 	bl	8001500 <HAL_GetTick>
 8003e62:	0003      	movs	r3, r0
 8003e64:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e66:	e008      	b.n	8003e7a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e68:	f7fd fb4a 	bl	8001500 <HAL_GetTick>
 8003e6c:	0002      	movs	r2, r0
 8003e6e:	69bb      	ldr	r3, [r7, #24]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	2b02      	cmp	r3, #2
 8003e74:	d901      	bls.n	8003e7a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8003e76:	2303      	movs	r3, #3
 8003e78:	e227      	b.n	80042ca <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e7a:	4b59      	ldr	r3, [pc, #356]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	2202      	movs	r2, #2
 8003e80:	4013      	ands	r3, r2
 8003e82:	d0f1      	beq.n	8003e68 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e84:	4b56      	ldr	r3, [pc, #344]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	22f8      	movs	r2, #248	; 0xf8
 8003e8a:	4393      	bics	r3, r2
 8003e8c:	0019      	movs	r1, r3
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	691b      	ldr	r3, [r3, #16]
 8003e92:	00da      	lsls	r2, r3, #3
 8003e94:	4b52      	ldr	r3, [pc, #328]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003e96:	430a      	orrs	r2, r1
 8003e98:	601a      	str	r2, [r3, #0]
 8003e9a:	e018      	b.n	8003ece <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e9c:	4b50      	ldr	r3, [pc, #320]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	4b4f      	ldr	r3, [pc, #316]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003ea2:	2101      	movs	r1, #1
 8003ea4:	438a      	bics	r2, r1
 8003ea6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ea8:	f7fd fb2a 	bl	8001500 <HAL_GetTick>
 8003eac:	0003      	movs	r3, r0
 8003eae:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eb0:	e008      	b.n	8003ec4 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003eb2:	f7fd fb25 	bl	8001500 <HAL_GetTick>
 8003eb6:	0002      	movs	r2, r0
 8003eb8:	69bb      	ldr	r3, [r7, #24]
 8003eba:	1ad3      	subs	r3, r2, r3
 8003ebc:	2b02      	cmp	r3, #2
 8003ebe:	d901      	bls.n	8003ec4 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003ec0:	2303      	movs	r3, #3
 8003ec2:	e202      	b.n	80042ca <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ec4:	4b46      	ldr	r3, [pc, #280]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	2202      	movs	r2, #2
 8003eca:	4013      	ands	r3, r2
 8003ecc:	d1f1      	bne.n	8003eb2 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	2208      	movs	r2, #8
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	d036      	beq.n	8003f46 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	69db      	ldr	r3, [r3, #28]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d019      	beq.n	8003f14 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ee0:	4b3f      	ldr	r3, [pc, #252]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003ee2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ee4:	4b3e      	ldr	r3, [pc, #248]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003ee6:	2101      	movs	r1, #1
 8003ee8:	430a      	orrs	r2, r1
 8003eea:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eec:	f7fd fb08 	bl	8001500 <HAL_GetTick>
 8003ef0:	0003      	movs	r3, r0
 8003ef2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ef4:	e008      	b.n	8003f08 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ef6:	f7fd fb03 	bl	8001500 <HAL_GetTick>
 8003efa:	0002      	movs	r2, r0
 8003efc:	69bb      	ldr	r3, [r7, #24]
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d901      	bls.n	8003f08 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8003f04:	2303      	movs	r3, #3
 8003f06:	e1e0      	b.n	80042ca <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f08:	4b35      	ldr	r3, [pc, #212]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f0c:	2202      	movs	r2, #2
 8003f0e:	4013      	ands	r3, r2
 8003f10:	d0f1      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x242>
 8003f12:	e018      	b.n	8003f46 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f14:	4b32      	ldr	r3, [pc, #200]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003f16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f18:	4b31      	ldr	r3, [pc, #196]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003f1a:	2101      	movs	r1, #1
 8003f1c:	438a      	bics	r2, r1
 8003f1e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f20:	f7fd faee 	bl	8001500 <HAL_GetTick>
 8003f24:	0003      	movs	r3, r0
 8003f26:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f28:	e008      	b.n	8003f3c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f2a:	f7fd fae9 	bl	8001500 <HAL_GetTick>
 8003f2e:	0002      	movs	r2, r0
 8003f30:	69bb      	ldr	r3, [r7, #24]
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	2b02      	cmp	r3, #2
 8003f36:	d901      	bls.n	8003f3c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8003f38:	2303      	movs	r3, #3
 8003f3a:	e1c6      	b.n	80042ca <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f3c:	4b28      	ldr	r3, [pc, #160]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f40:	2202      	movs	r2, #2
 8003f42:	4013      	ands	r3, r2
 8003f44:	d1f1      	bne.n	8003f2a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	2204      	movs	r2, #4
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	d100      	bne.n	8003f52 <HAL_RCC_OscConfig+0x29e>
 8003f50:	e0b4      	b.n	80040bc <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f52:	201f      	movs	r0, #31
 8003f54:	183b      	adds	r3, r7, r0
 8003f56:	2200      	movs	r2, #0
 8003f58:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f5a:	4b21      	ldr	r3, [pc, #132]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003f5c:	69da      	ldr	r2, [r3, #28]
 8003f5e:	2380      	movs	r3, #128	; 0x80
 8003f60:	055b      	lsls	r3, r3, #21
 8003f62:	4013      	ands	r3, r2
 8003f64:	d110      	bne.n	8003f88 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f66:	4b1e      	ldr	r3, [pc, #120]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003f68:	69da      	ldr	r2, [r3, #28]
 8003f6a:	4b1d      	ldr	r3, [pc, #116]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003f6c:	2180      	movs	r1, #128	; 0x80
 8003f6e:	0549      	lsls	r1, r1, #21
 8003f70:	430a      	orrs	r2, r1
 8003f72:	61da      	str	r2, [r3, #28]
 8003f74:	4b1a      	ldr	r3, [pc, #104]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003f76:	69da      	ldr	r2, [r3, #28]
 8003f78:	2380      	movs	r3, #128	; 0x80
 8003f7a:	055b      	lsls	r3, r3, #21
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	60fb      	str	r3, [r7, #12]
 8003f80:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003f82:	183b      	adds	r3, r7, r0
 8003f84:	2201      	movs	r2, #1
 8003f86:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f88:	4b18      	ldr	r3, [pc, #96]	; (8003fec <HAL_RCC_OscConfig+0x338>)
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	2380      	movs	r3, #128	; 0x80
 8003f8e:	005b      	lsls	r3, r3, #1
 8003f90:	4013      	ands	r3, r2
 8003f92:	d11a      	bne.n	8003fca <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f94:	4b15      	ldr	r3, [pc, #84]	; (8003fec <HAL_RCC_OscConfig+0x338>)
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	4b14      	ldr	r3, [pc, #80]	; (8003fec <HAL_RCC_OscConfig+0x338>)
 8003f9a:	2180      	movs	r1, #128	; 0x80
 8003f9c:	0049      	lsls	r1, r1, #1
 8003f9e:	430a      	orrs	r2, r1
 8003fa0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fa2:	f7fd faad 	bl	8001500 <HAL_GetTick>
 8003fa6:	0003      	movs	r3, r0
 8003fa8:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003faa:	e008      	b.n	8003fbe <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fac:	f7fd faa8 	bl	8001500 <HAL_GetTick>
 8003fb0:	0002      	movs	r2, r0
 8003fb2:	69bb      	ldr	r3, [r7, #24]
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	2b64      	cmp	r3, #100	; 0x64
 8003fb8:	d901      	bls.n	8003fbe <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e185      	b.n	80042ca <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fbe:	4b0b      	ldr	r3, [pc, #44]	; (8003fec <HAL_RCC_OscConfig+0x338>)
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	2380      	movs	r3, #128	; 0x80
 8003fc4:	005b      	lsls	r3, r3, #1
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	d0f0      	beq.n	8003fac <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	d10e      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x33c>
 8003fd2:	4b03      	ldr	r3, [pc, #12]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003fd4:	6a1a      	ldr	r2, [r3, #32]
 8003fd6:	4b02      	ldr	r3, [pc, #8]	; (8003fe0 <HAL_RCC_OscConfig+0x32c>)
 8003fd8:	2101      	movs	r1, #1
 8003fda:	430a      	orrs	r2, r1
 8003fdc:	621a      	str	r2, [r3, #32]
 8003fde:	e035      	b.n	800404c <HAL_RCC_OscConfig+0x398>
 8003fe0:	40021000 	.word	0x40021000
 8003fe4:	fffeffff 	.word	0xfffeffff
 8003fe8:	fffbffff 	.word	0xfffbffff
 8003fec:	40007000 	.word	0x40007000
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d10c      	bne.n	8004012 <HAL_RCC_OscConfig+0x35e>
 8003ff8:	4bb6      	ldr	r3, [pc, #728]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 8003ffa:	6a1a      	ldr	r2, [r3, #32]
 8003ffc:	4bb5      	ldr	r3, [pc, #724]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 8003ffe:	2101      	movs	r1, #1
 8004000:	438a      	bics	r2, r1
 8004002:	621a      	str	r2, [r3, #32]
 8004004:	4bb3      	ldr	r3, [pc, #716]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 8004006:	6a1a      	ldr	r2, [r3, #32]
 8004008:	4bb2      	ldr	r3, [pc, #712]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 800400a:	2104      	movs	r1, #4
 800400c:	438a      	bics	r2, r1
 800400e:	621a      	str	r2, [r3, #32]
 8004010:	e01c      	b.n	800404c <HAL_RCC_OscConfig+0x398>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	2b05      	cmp	r3, #5
 8004018:	d10c      	bne.n	8004034 <HAL_RCC_OscConfig+0x380>
 800401a:	4bae      	ldr	r3, [pc, #696]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 800401c:	6a1a      	ldr	r2, [r3, #32]
 800401e:	4bad      	ldr	r3, [pc, #692]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 8004020:	2104      	movs	r1, #4
 8004022:	430a      	orrs	r2, r1
 8004024:	621a      	str	r2, [r3, #32]
 8004026:	4bab      	ldr	r3, [pc, #684]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 8004028:	6a1a      	ldr	r2, [r3, #32]
 800402a:	4baa      	ldr	r3, [pc, #680]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 800402c:	2101      	movs	r1, #1
 800402e:	430a      	orrs	r2, r1
 8004030:	621a      	str	r2, [r3, #32]
 8004032:	e00b      	b.n	800404c <HAL_RCC_OscConfig+0x398>
 8004034:	4ba7      	ldr	r3, [pc, #668]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 8004036:	6a1a      	ldr	r2, [r3, #32]
 8004038:	4ba6      	ldr	r3, [pc, #664]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 800403a:	2101      	movs	r1, #1
 800403c:	438a      	bics	r2, r1
 800403e:	621a      	str	r2, [r3, #32]
 8004040:	4ba4      	ldr	r3, [pc, #656]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 8004042:	6a1a      	ldr	r2, [r3, #32]
 8004044:	4ba3      	ldr	r3, [pc, #652]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 8004046:	2104      	movs	r1, #4
 8004048:	438a      	bics	r2, r1
 800404a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d014      	beq.n	800407e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004054:	f7fd fa54 	bl	8001500 <HAL_GetTick>
 8004058:	0003      	movs	r3, r0
 800405a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800405c:	e009      	b.n	8004072 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800405e:	f7fd fa4f 	bl	8001500 <HAL_GetTick>
 8004062:	0002      	movs	r2, r0
 8004064:	69bb      	ldr	r3, [r7, #24]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	4a9b      	ldr	r2, [pc, #620]	; (80042d8 <HAL_RCC_OscConfig+0x624>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d901      	bls.n	8004072 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e12b      	b.n	80042ca <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004072:	4b98      	ldr	r3, [pc, #608]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 8004074:	6a1b      	ldr	r3, [r3, #32]
 8004076:	2202      	movs	r2, #2
 8004078:	4013      	ands	r3, r2
 800407a:	d0f0      	beq.n	800405e <HAL_RCC_OscConfig+0x3aa>
 800407c:	e013      	b.n	80040a6 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800407e:	f7fd fa3f 	bl	8001500 <HAL_GetTick>
 8004082:	0003      	movs	r3, r0
 8004084:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004086:	e009      	b.n	800409c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004088:	f7fd fa3a 	bl	8001500 <HAL_GetTick>
 800408c:	0002      	movs	r2, r0
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	4a91      	ldr	r2, [pc, #580]	; (80042d8 <HAL_RCC_OscConfig+0x624>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d901      	bls.n	800409c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8004098:	2303      	movs	r3, #3
 800409a:	e116      	b.n	80042ca <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800409c:	4b8d      	ldr	r3, [pc, #564]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 800409e:	6a1b      	ldr	r3, [r3, #32]
 80040a0:	2202      	movs	r2, #2
 80040a2:	4013      	ands	r3, r2
 80040a4:	d1f0      	bne.n	8004088 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80040a6:	231f      	movs	r3, #31
 80040a8:	18fb      	adds	r3, r7, r3
 80040aa:	781b      	ldrb	r3, [r3, #0]
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d105      	bne.n	80040bc <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040b0:	4b88      	ldr	r3, [pc, #544]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 80040b2:	69da      	ldr	r2, [r3, #28]
 80040b4:	4b87      	ldr	r3, [pc, #540]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 80040b6:	4989      	ldr	r1, [pc, #548]	; (80042dc <HAL_RCC_OscConfig+0x628>)
 80040b8:	400a      	ands	r2, r1
 80040ba:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	2210      	movs	r2, #16
 80040c2:	4013      	ands	r3, r2
 80040c4:	d063      	beq.n	800418e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	695b      	ldr	r3, [r3, #20]
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	d12a      	bne.n	8004124 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80040ce:	4b81      	ldr	r3, [pc, #516]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 80040d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040d2:	4b80      	ldr	r3, [pc, #512]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 80040d4:	2104      	movs	r1, #4
 80040d6:	430a      	orrs	r2, r1
 80040d8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80040da:	4b7e      	ldr	r3, [pc, #504]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 80040dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040de:	4b7d      	ldr	r3, [pc, #500]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 80040e0:	2101      	movs	r1, #1
 80040e2:	430a      	orrs	r2, r1
 80040e4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040e6:	f7fd fa0b 	bl	8001500 <HAL_GetTick>
 80040ea:	0003      	movs	r3, r0
 80040ec:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80040ee:	e008      	b.n	8004102 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80040f0:	f7fd fa06 	bl	8001500 <HAL_GetTick>
 80040f4:	0002      	movs	r2, r0
 80040f6:	69bb      	ldr	r3, [r7, #24]
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	2b02      	cmp	r3, #2
 80040fc:	d901      	bls.n	8004102 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e0e3      	b.n	80042ca <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004102:	4b74      	ldr	r3, [pc, #464]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 8004104:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004106:	2202      	movs	r2, #2
 8004108:	4013      	ands	r3, r2
 800410a:	d0f1      	beq.n	80040f0 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800410c:	4b71      	ldr	r3, [pc, #452]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 800410e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004110:	22f8      	movs	r2, #248	; 0xf8
 8004112:	4393      	bics	r3, r2
 8004114:	0019      	movs	r1, r3
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	699b      	ldr	r3, [r3, #24]
 800411a:	00da      	lsls	r2, r3, #3
 800411c:	4b6d      	ldr	r3, [pc, #436]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 800411e:	430a      	orrs	r2, r1
 8004120:	635a      	str	r2, [r3, #52]	; 0x34
 8004122:	e034      	b.n	800418e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	695b      	ldr	r3, [r3, #20]
 8004128:	3305      	adds	r3, #5
 800412a:	d111      	bne.n	8004150 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800412c:	4b69      	ldr	r3, [pc, #420]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 800412e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004130:	4b68      	ldr	r3, [pc, #416]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 8004132:	2104      	movs	r1, #4
 8004134:	438a      	bics	r2, r1
 8004136:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004138:	4b66      	ldr	r3, [pc, #408]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 800413a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800413c:	22f8      	movs	r2, #248	; 0xf8
 800413e:	4393      	bics	r3, r2
 8004140:	0019      	movs	r1, r3
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	699b      	ldr	r3, [r3, #24]
 8004146:	00da      	lsls	r2, r3, #3
 8004148:	4b62      	ldr	r3, [pc, #392]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 800414a:	430a      	orrs	r2, r1
 800414c:	635a      	str	r2, [r3, #52]	; 0x34
 800414e:	e01e      	b.n	800418e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004150:	4b60      	ldr	r3, [pc, #384]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 8004152:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004154:	4b5f      	ldr	r3, [pc, #380]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 8004156:	2104      	movs	r1, #4
 8004158:	430a      	orrs	r2, r1
 800415a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800415c:	4b5d      	ldr	r3, [pc, #372]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 800415e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004160:	4b5c      	ldr	r3, [pc, #368]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 8004162:	2101      	movs	r1, #1
 8004164:	438a      	bics	r2, r1
 8004166:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004168:	f7fd f9ca 	bl	8001500 <HAL_GetTick>
 800416c:	0003      	movs	r3, r0
 800416e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004170:	e008      	b.n	8004184 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004172:	f7fd f9c5 	bl	8001500 <HAL_GetTick>
 8004176:	0002      	movs	r2, r0
 8004178:	69bb      	ldr	r3, [r7, #24]
 800417a:	1ad3      	subs	r3, r2, r3
 800417c:	2b02      	cmp	r3, #2
 800417e:	d901      	bls.n	8004184 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8004180:	2303      	movs	r3, #3
 8004182:	e0a2      	b.n	80042ca <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004184:	4b53      	ldr	r3, [pc, #332]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 8004186:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004188:	2202      	movs	r2, #2
 800418a:	4013      	ands	r3, r2
 800418c:	d1f1      	bne.n	8004172 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6a1b      	ldr	r3, [r3, #32]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d100      	bne.n	8004198 <HAL_RCC_OscConfig+0x4e4>
 8004196:	e097      	b.n	80042c8 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004198:	4b4e      	ldr	r3, [pc, #312]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	220c      	movs	r2, #12
 800419e:	4013      	ands	r3, r2
 80041a0:	2b08      	cmp	r3, #8
 80041a2:	d100      	bne.n	80041a6 <HAL_RCC_OscConfig+0x4f2>
 80041a4:	e06b      	b.n	800427e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6a1b      	ldr	r3, [r3, #32]
 80041aa:	2b02      	cmp	r3, #2
 80041ac:	d14c      	bne.n	8004248 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041ae:	4b49      	ldr	r3, [pc, #292]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	4b48      	ldr	r3, [pc, #288]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 80041b4:	494a      	ldr	r1, [pc, #296]	; (80042e0 <HAL_RCC_OscConfig+0x62c>)
 80041b6:	400a      	ands	r2, r1
 80041b8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041ba:	f7fd f9a1 	bl	8001500 <HAL_GetTick>
 80041be:	0003      	movs	r3, r0
 80041c0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041c2:	e008      	b.n	80041d6 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041c4:	f7fd f99c 	bl	8001500 <HAL_GetTick>
 80041c8:	0002      	movs	r2, r0
 80041ca:	69bb      	ldr	r3, [r7, #24]
 80041cc:	1ad3      	subs	r3, r2, r3
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d901      	bls.n	80041d6 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e079      	b.n	80042ca <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041d6:	4b3f      	ldr	r3, [pc, #252]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	2380      	movs	r3, #128	; 0x80
 80041dc:	049b      	lsls	r3, r3, #18
 80041de:	4013      	ands	r3, r2
 80041e0:	d1f0      	bne.n	80041c4 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041e2:	4b3c      	ldr	r3, [pc, #240]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 80041e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041e6:	220f      	movs	r2, #15
 80041e8:	4393      	bics	r3, r2
 80041ea:	0019      	movs	r1, r3
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041f0:	4b38      	ldr	r3, [pc, #224]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 80041f2:	430a      	orrs	r2, r1
 80041f4:	62da      	str	r2, [r3, #44]	; 0x2c
 80041f6:	4b37      	ldr	r3, [pc, #220]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	4a3a      	ldr	r2, [pc, #232]	; (80042e4 <HAL_RCC_OscConfig+0x630>)
 80041fc:	4013      	ands	r3, r2
 80041fe:	0019      	movs	r1, r3
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004208:	431a      	orrs	r2, r3
 800420a:	4b32      	ldr	r3, [pc, #200]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 800420c:	430a      	orrs	r2, r1
 800420e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004210:	4b30      	ldr	r3, [pc, #192]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	4b2f      	ldr	r3, [pc, #188]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 8004216:	2180      	movs	r1, #128	; 0x80
 8004218:	0449      	lsls	r1, r1, #17
 800421a:	430a      	orrs	r2, r1
 800421c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800421e:	f7fd f96f 	bl	8001500 <HAL_GetTick>
 8004222:	0003      	movs	r3, r0
 8004224:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004226:	e008      	b.n	800423a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004228:	f7fd f96a 	bl	8001500 <HAL_GetTick>
 800422c:	0002      	movs	r2, r0
 800422e:	69bb      	ldr	r3, [r7, #24]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	2b02      	cmp	r3, #2
 8004234:	d901      	bls.n	800423a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	e047      	b.n	80042ca <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800423a:	4b26      	ldr	r3, [pc, #152]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	2380      	movs	r3, #128	; 0x80
 8004240:	049b      	lsls	r3, r3, #18
 8004242:	4013      	ands	r3, r2
 8004244:	d0f0      	beq.n	8004228 <HAL_RCC_OscConfig+0x574>
 8004246:	e03f      	b.n	80042c8 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004248:	4b22      	ldr	r3, [pc, #136]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	4b21      	ldr	r3, [pc, #132]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 800424e:	4924      	ldr	r1, [pc, #144]	; (80042e0 <HAL_RCC_OscConfig+0x62c>)
 8004250:	400a      	ands	r2, r1
 8004252:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004254:	f7fd f954 	bl	8001500 <HAL_GetTick>
 8004258:	0003      	movs	r3, r0
 800425a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800425c:	e008      	b.n	8004270 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800425e:	f7fd f94f 	bl	8001500 <HAL_GetTick>
 8004262:	0002      	movs	r2, r0
 8004264:	69bb      	ldr	r3, [r7, #24]
 8004266:	1ad3      	subs	r3, r2, r3
 8004268:	2b02      	cmp	r3, #2
 800426a:	d901      	bls.n	8004270 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 800426c:	2303      	movs	r3, #3
 800426e:	e02c      	b.n	80042ca <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004270:	4b18      	ldr	r3, [pc, #96]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	2380      	movs	r3, #128	; 0x80
 8004276:	049b      	lsls	r3, r3, #18
 8004278:	4013      	ands	r3, r2
 800427a:	d1f0      	bne.n	800425e <HAL_RCC_OscConfig+0x5aa>
 800427c:	e024      	b.n	80042c8 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6a1b      	ldr	r3, [r3, #32]
 8004282:	2b01      	cmp	r3, #1
 8004284:	d101      	bne.n	800428a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e01f      	b.n	80042ca <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800428a:	4b12      	ldr	r3, [pc, #72]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8004290:	4b10      	ldr	r3, [pc, #64]	; (80042d4 <HAL_RCC_OscConfig+0x620>)
 8004292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004294:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004296:	697a      	ldr	r2, [r7, #20]
 8004298:	2380      	movs	r3, #128	; 0x80
 800429a:	025b      	lsls	r3, r3, #9
 800429c:	401a      	ands	r2, r3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a2:	429a      	cmp	r2, r3
 80042a4:	d10e      	bne.n	80042c4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	220f      	movs	r2, #15
 80042aa:	401a      	ands	r2, r3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d107      	bne.n	80042c4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80042b4:	697a      	ldr	r2, [r7, #20]
 80042b6:	23f0      	movs	r3, #240	; 0xf0
 80042b8:	039b      	lsls	r3, r3, #14
 80042ba:	401a      	ands	r2, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d001      	beq.n	80042c8 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e000      	b.n	80042ca <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80042c8:	2300      	movs	r3, #0
}
 80042ca:	0018      	movs	r0, r3
 80042cc:	46bd      	mov	sp, r7
 80042ce:	b008      	add	sp, #32
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	46c0      	nop			; (mov r8, r8)
 80042d4:	40021000 	.word	0x40021000
 80042d8:	00001388 	.word	0x00001388
 80042dc:	efffffff 	.word	0xefffffff
 80042e0:	feffffff 	.word	0xfeffffff
 80042e4:	ffc2ffff 	.word	0xffc2ffff

080042e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b084      	sub	sp, #16
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
 80042f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d101      	bne.n	80042fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	e0b3      	b.n	8004464 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80042fc:	4b5b      	ldr	r3, [pc, #364]	; (800446c <HAL_RCC_ClockConfig+0x184>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	2201      	movs	r2, #1
 8004302:	4013      	ands	r3, r2
 8004304:	683a      	ldr	r2, [r7, #0]
 8004306:	429a      	cmp	r2, r3
 8004308:	d911      	bls.n	800432e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800430a:	4b58      	ldr	r3, [pc, #352]	; (800446c <HAL_RCC_ClockConfig+0x184>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	2201      	movs	r2, #1
 8004310:	4393      	bics	r3, r2
 8004312:	0019      	movs	r1, r3
 8004314:	4b55      	ldr	r3, [pc, #340]	; (800446c <HAL_RCC_ClockConfig+0x184>)
 8004316:	683a      	ldr	r2, [r7, #0]
 8004318:	430a      	orrs	r2, r1
 800431a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800431c:	4b53      	ldr	r3, [pc, #332]	; (800446c <HAL_RCC_ClockConfig+0x184>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	2201      	movs	r2, #1
 8004322:	4013      	ands	r3, r2
 8004324:	683a      	ldr	r2, [r7, #0]
 8004326:	429a      	cmp	r2, r3
 8004328:	d001      	beq.n	800432e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e09a      	b.n	8004464 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	2202      	movs	r2, #2
 8004334:	4013      	ands	r3, r2
 8004336:	d015      	beq.n	8004364 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2204      	movs	r2, #4
 800433e:	4013      	ands	r3, r2
 8004340:	d006      	beq.n	8004350 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004342:	4b4b      	ldr	r3, [pc, #300]	; (8004470 <HAL_RCC_ClockConfig+0x188>)
 8004344:	685a      	ldr	r2, [r3, #4]
 8004346:	4b4a      	ldr	r3, [pc, #296]	; (8004470 <HAL_RCC_ClockConfig+0x188>)
 8004348:	21e0      	movs	r1, #224	; 0xe0
 800434a:	00c9      	lsls	r1, r1, #3
 800434c:	430a      	orrs	r2, r1
 800434e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004350:	4b47      	ldr	r3, [pc, #284]	; (8004470 <HAL_RCC_ClockConfig+0x188>)
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	22f0      	movs	r2, #240	; 0xf0
 8004356:	4393      	bics	r3, r2
 8004358:	0019      	movs	r1, r3
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	689a      	ldr	r2, [r3, #8]
 800435e:	4b44      	ldr	r3, [pc, #272]	; (8004470 <HAL_RCC_ClockConfig+0x188>)
 8004360:	430a      	orrs	r2, r1
 8004362:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	2201      	movs	r2, #1
 800436a:	4013      	ands	r3, r2
 800436c:	d040      	beq.n	80043f0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	2b01      	cmp	r3, #1
 8004374:	d107      	bne.n	8004386 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004376:	4b3e      	ldr	r3, [pc, #248]	; (8004470 <HAL_RCC_ClockConfig+0x188>)
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	2380      	movs	r3, #128	; 0x80
 800437c:	029b      	lsls	r3, r3, #10
 800437e:	4013      	ands	r3, r2
 8004380:	d114      	bne.n	80043ac <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e06e      	b.n	8004464 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	2b02      	cmp	r3, #2
 800438c:	d107      	bne.n	800439e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800438e:	4b38      	ldr	r3, [pc, #224]	; (8004470 <HAL_RCC_ClockConfig+0x188>)
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	2380      	movs	r3, #128	; 0x80
 8004394:	049b      	lsls	r3, r3, #18
 8004396:	4013      	ands	r3, r2
 8004398:	d108      	bne.n	80043ac <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	e062      	b.n	8004464 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800439e:	4b34      	ldr	r3, [pc, #208]	; (8004470 <HAL_RCC_ClockConfig+0x188>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	2202      	movs	r2, #2
 80043a4:	4013      	ands	r3, r2
 80043a6:	d101      	bne.n	80043ac <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e05b      	b.n	8004464 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043ac:	4b30      	ldr	r3, [pc, #192]	; (8004470 <HAL_RCC_ClockConfig+0x188>)
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	2203      	movs	r2, #3
 80043b2:	4393      	bics	r3, r2
 80043b4:	0019      	movs	r1, r3
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	685a      	ldr	r2, [r3, #4]
 80043ba:	4b2d      	ldr	r3, [pc, #180]	; (8004470 <HAL_RCC_ClockConfig+0x188>)
 80043bc:	430a      	orrs	r2, r1
 80043be:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043c0:	f7fd f89e 	bl	8001500 <HAL_GetTick>
 80043c4:	0003      	movs	r3, r0
 80043c6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043c8:	e009      	b.n	80043de <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043ca:	f7fd f899 	bl	8001500 <HAL_GetTick>
 80043ce:	0002      	movs	r2, r0
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	4a27      	ldr	r2, [pc, #156]	; (8004474 <HAL_RCC_ClockConfig+0x18c>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d901      	bls.n	80043de <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	e042      	b.n	8004464 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043de:	4b24      	ldr	r3, [pc, #144]	; (8004470 <HAL_RCC_ClockConfig+0x188>)
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	220c      	movs	r2, #12
 80043e4:	401a      	ands	r2, r3
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d1ec      	bne.n	80043ca <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80043f0:	4b1e      	ldr	r3, [pc, #120]	; (800446c <HAL_RCC_ClockConfig+0x184>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	2201      	movs	r2, #1
 80043f6:	4013      	ands	r3, r2
 80043f8:	683a      	ldr	r2, [r7, #0]
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d211      	bcs.n	8004422 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043fe:	4b1b      	ldr	r3, [pc, #108]	; (800446c <HAL_RCC_ClockConfig+0x184>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	2201      	movs	r2, #1
 8004404:	4393      	bics	r3, r2
 8004406:	0019      	movs	r1, r3
 8004408:	4b18      	ldr	r3, [pc, #96]	; (800446c <HAL_RCC_ClockConfig+0x184>)
 800440a:	683a      	ldr	r2, [r7, #0]
 800440c:	430a      	orrs	r2, r1
 800440e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004410:	4b16      	ldr	r3, [pc, #88]	; (800446c <HAL_RCC_ClockConfig+0x184>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	2201      	movs	r2, #1
 8004416:	4013      	ands	r3, r2
 8004418:	683a      	ldr	r2, [r7, #0]
 800441a:	429a      	cmp	r2, r3
 800441c:	d001      	beq.n	8004422 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e020      	b.n	8004464 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	2204      	movs	r2, #4
 8004428:	4013      	ands	r3, r2
 800442a:	d009      	beq.n	8004440 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800442c:	4b10      	ldr	r3, [pc, #64]	; (8004470 <HAL_RCC_ClockConfig+0x188>)
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	4a11      	ldr	r2, [pc, #68]	; (8004478 <HAL_RCC_ClockConfig+0x190>)
 8004432:	4013      	ands	r3, r2
 8004434:	0019      	movs	r1, r3
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	68da      	ldr	r2, [r3, #12]
 800443a:	4b0d      	ldr	r3, [pc, #52]	; (8004470 <HAL_RCC_ClockConfig+0x188>)
 800443c:	430a      	orrs	r2, r1
 800443e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004440:	f000 f820 	bl	8004484 <HAL_RCC_GetSysClockFreq>
 8004444:	0001      	movs	r1, r0
 8004446:	4b0a      	ldr	r3, [pc, #40]	; (8004470 <HAL_RCC_ClockConfig+0x188>)
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	091b      	lsrs	r3, r3, #4
 800444c:	220f      	movs	r2, #15
 800444e:	4013      	ands	r3, r2
 8004450:	4a0a      	ldr	r2, [pc, #40]	; (800447c <HAL_RCC_ClockConfig+0x194>)
 8004452:	5cd3      	ldrb	r3, [r2, r3]
 8004454:	000a      	movs	r2, r1
 8004456:	40da      	lsrs	r2, r3
 8004458:	4b09      	ldr	r3, [pc, #36]	; (8004480 <HAL_RCC_ClockConfig+0x198>)
 800445a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800445c:	2000      	movs	r0, #0
 800445e:	f7fd f809 	bl	8001474 <HAL_InitTick>
  
  return HAL_OK;
 8004462:	2300      	movs	r3, #0
}
 8004464:	0018      	movs	r0, r3
 8004466:	46bd      	mov	sp, r7
 8004468:	b004      	add	sp, #16
 800446a:	bd80      	pop	{r7, pc}
 800446c:	40022000 	.word	0x40022000
 8004470:	40021000 	.word	0x40021000
 8004474:	00001388 	.word	0x00001388
 8004478:	fffff8ff 	.word	0xfffff8ff
 800447c:	08005a9c 	.word	0x08005a9c
 8004480:	20000000 	.word	0x20000000

08004484 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b086      	sub	sp, #24
 8004488:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800448a:	2300      	movs	r3, #0
 800448c:	60fb      	str	r3, [r7, #12]
 800448e:	2300      	movs	r3, #0
 8004490:	60bb      	str	r3, [r7, #8]
 8004492:	2300      	movs	r3, #0
 8004494:	617b      	str	r3, [r7, #20]
 8004496:	2300      	movs	r3, #0
 8004498:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800449a:	2300      	movs	r3, #0
 800449c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800449e:	4b20      	ldr	r3, [pc, #128]	; (8004520 <HAL_RCC_GetSysClockFreq+0x9c>)
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	220c      	movs	r2, #12
 80044a8:	4013      	ands	r3, r2
 80044aa:	2b04      	cmp	r3, #4
 80044ac:	d002      	beq.n	80044b4 <HAL_RCC_GetSysClockFreq+0x30>
 80044ae:	2b08      	cmp	r3, #8
 80044b0:	d003      	beq.n	80044ba <HAL_RCC_GetSysClockFreq+0x36>
 80044b2:	e02c      	b.n	800450e <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80044b4:	4b1b      	ldr	r3, [pc, #108]	; (8004524 <HAL_RCC_GetSysClockFreq+0xa0>)
 80044b6:	613b      	str	r3, [r7, #16]
      break;
 80044b8:	e02c      	b.n	8004514 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	0c9b      	lsrs	r3, r3, #18
 80044be:	220f      	movs	r2, #15
 80044c0:	4013      	ands	r3, r2
 80044c2:	4a19      	ldr	r2, [pc, #100]	; (8004528 <HAL_RCC_GetSysClockFreq+0xa4>)
 80044c4:	5cd3      	ldrb	r3, [r2, r3]
 80044c6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80044c8:	4b15      	ldr	r3, [pc, #84]	; (8004520 <HAL_RCC_GetSysClockFreq+0x9c>)
 80044ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044cc:	220f      	movs	r2, #15
 80044ce:	4013      	ands	r3, r2
 80044d0:	4a16      	ldr	r2, [pc, #88]	; (800452c <HAL_RCC_GetSysClockFreq+0xa8>)
 80044d2:	5cd3      	ldrb	r3, [r2, r3]
 80044d4:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80044d6:	68fa      	ldr	r2, [r7, #12]
 80044d8:	2380      	movs	r3, #128	; 0x80
 80044da:	025b      	lsls	r3, r3, #9
 80044dc:	4013      	ands	r3, r2
 80044de:	d009      	beq.n	80044f4 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80044e0:	68b9      	ldr	r1, [r7, #8]
 80044e2:	4810      	ldr	r0, [pc, #64]	; (8004524 <HAL_RCC_GetSysClockFreq+0xa0>)
 80044e4:	f7fb fe10 	bl	8000108 <__udivsi3>
 80044e8:	0003      	movs	r3, r0
 80044ea:	001a      	movs	r2, r3
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	4353      	muls	r3, r2
 80044f0:	617b      	str	r3, [r7, #20]
 80044f2:	e009      	b.n	8004508 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80044f4:	6879      	ldr	r1, [r7, #4]
 80044f6:	000a      	movs	r2, r1
 80044f8:	0152      	lsls	r2, r2, #5
 80044fa:	1a52      	subs	r2, r2, r1
 80044fc:	0193      	lsls	r3, r2, #6
 80044fe:	1a9b      	subs	r3, r3, r2
 8004500:	00db      	lsls	r3, r3, #3
 8004502:	185b      	adds	r3, r3, r1
 8004504:	021b      	lsls	r3, r3, #8
 8004506:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	613b      	str	r3, [r7, #16]
      break;
 800450c:	e002      	b.n	8004514 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800450e:	4b05      	ldr	r3, [pc, #20]	; (8004524 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004510:	613b      	str	r3, [r7, #16]
      break;
 8004512:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004514:	693b      	ldr	r3, [r7, #16]
}
 8004516:	0018      	movs	r0, r3
 8004518:	46bd      	mov	sp, r7
 800451a:	b006      	add	sp, #24
 800451c:	bd80      	pop	{r7, pc}
 800451e:	46c0      	nop			; (mov r8, r8)
 8004520:	40021000 	.word	0x40021000
 8004524:	007a1200 	.word	0x007a1200
 8004528:	08005ab4 	.word	0x08005ab4
 800452c:	08005ac4 	.word	0x08005ac4

08004530 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004534:	4b02      	ldr	r3, [pc, #8]	; (8004540 <HAL_RCC_GetHCLKFreq+0x10>)
 8004536:	681b      	ldr	r3, [r3, #0]
}
 8004538:	0018      	movs	r0, r3
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}
 800453e:	46c0      	nop			; (mov r8, r8)
 8004540:	20000000 	.word	0x20000000

08004544 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8004548:	f7ff fff2 	bl	8004530 <HAL_RCC_GetHCLKFreq>
 800454c:	0001      	movs	r1, r0
 800454e:	4b06      	ldr	r3, [pc, #24]	; (8004568 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	0a1b      	lsrs	r3, r3, #8
 8004554:	2207      	movs	r2, #7
 8004556:	4013      	ands	r3, r2
 8004558:	4a04      	ldr	r2, [pc, #16]	; (800456c <HAL_RCC_GetPCLK1Freq+0x28>)
 800455a:	5cd3      	ldrb	r3, [r2, r3]
 800455c:	40d9      	lsrs	r1, r3
 800455e:	000b      	movs	r3, r1
}    
 8004560:	0018      	movs	r0, r3
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
 8004566:	46c0      	nop			; (mov r8, r8)
 8004568:	40021000 	.word	0x40021000
 800456c:	08005aac 	.word	0x08005aac

08004570 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b086      	sub	sp, #24
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004578:	2300      	movs	r3, #0
 800457a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800457c:	2300      	movs	r3, #0
 800457e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681a      	ldr	r2, [r3, #0]
 8004584:	2380      	movs	r3, #128	; 0x80
 8004586:	025b      	lsls	r3, r3, #9
 8004588:	4013      	ands	r3, r2
 800458a:	d100      	bne.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800458c:	e08e      	b.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800458e:	2017      	movs	r0, #23
 8004590:	183b      	adds	r3, r7, r0
 8004592:	2200      	movs	r2, #0
 8004594:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004596:	4b57      	ldr	r3, [pc, #348]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004598:	69da      	ldr	r2, [r3, #28]
 800459a:	2380      	movs	r3, #128	; 0x80
 800459c:	055b      	lsls	r3, r3, #21
 800459e:	4013      	ands	r3, r2
 80045a0:	d110      	bne.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80045a2:	4b54      	ldr	r3, [pc, #336]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80045a4:	69da      	ldr	r2, [r3, #28]
 80045a6:	4b53      	ldr	r3, [pc, #332]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80045a8:	2180      	movs	r1, #128	; 0x80
 80045aa:	0549      	lsls	r1, r1, #21
 80045ac:	430a      	orrs	r2, r1
 80045ae:	61da      	str	r2, [r3, #28]
 80045b0:	4b50      	ldr	r3, [pc, #320]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80045b2:	69da      	ldr	r2, [r3, #28]
 80045b4:	2380      	movs	r3, #128	; 0x80
 80045b6:	055b      	lsls	r3, r3, #21
 80045b8:	4013      	ands	r3, r2
 80045ba:	60bb      	str	r3, [r7, #8]
 80045bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045be:	183b      	adds	r3, r7, r0
 80045c0:	2201      	movs	r2, #1
 80045c2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045c4:	4b4c      	ldr	r3, [pc, #304]	; (80046f8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	2380      	movs	r3, #128	; 0x80
 80045ca:	005b      	lsls	r3, r3, #1
 80045cc:	4013      	ands	r3, r2
 80045ce:	d11a      	bne.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80045d0:	4b49      	ldr	r3, [pc, #292]	; (80046f8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	4b48      	ldr	r3, [pc, #288]	; (80046f8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80045d6:	2180      	movs	r1, #128	; 0x80
 80045d8:	0049      	lsls	r1, r1, #1
 80045da:	430a      	orrs	r2, r1
 80045dc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045de:	f7fc ff8f 	bl	8001500 <HAL_GetTick>
 80045e2:	0003      	movs	r3, r0
 80045e4:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045e6:	e008      	b.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045e8:	f7fc ff8a 	bl	8001500 <HAL_GetTick>
 80045ec:	0002      	movs	r2, r0
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	2b64      	cmp	r3, #100	; 0x64
 80045f4:	d901      	bls.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e077      	b.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045fa:	4b3f      	ldr	r3, [pc, #252]	; (80046f8 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	2380      	movs	r3, #128	; 0x80
 8004600:	005b      	lsls	r3, r3, #1
 8004602:	4013      	ands	r3, r2
 8004604:	d0f0      	beq.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004606:	4b3b      	ldr	r3, [pc, #236]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004608:	6a1a      	ldr	r2, [r3, #32]
 800460a:	23c0      	movs	r3, #192	; 0xc0
 800460c:	009b      	lsls	r3, r3, #2
 800460e:	4013      	ands	r3, r2
 8004610:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d034      	beq.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	685a      	ldr	r2, [r3, #4]
 800461c:	23c0      	movs	r3, #192	; 0xc0
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	4013      	ands	r3, r2
 8004622:	68fa      	ldr	r2, [r7, #12]
 8004624:	429a      	cmp	r2, r3
 8004626:	d02c      	beq.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004628:	4b32      	ldr	r3, [pc, #200]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800462a:	6a1b      	ldr	r3, [r3, #32]
 800462c:	4a33      	ldr	r2, [pc, #204]	; (80046fc <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 800462e:	4013      	ands	r3, r2
 8004630:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004632:	4b30      	ldr	r3, [pc, #192]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004634:	6a1a      	ldr	r2, [r3, #32]
 8004636:	4b2f      	ldr	r3, [pc, #188]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004638:	2180      	movs	r1, #128	; 0x80
 800463a:	0249      	lsls	r1, r1, #9
 800463c:	430a      	orrs	r2, r1
 800463e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004640:	4b2c      	ldr	r3, [pc, #176]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004642:	6a1a      	ldr	r2, [r3, #32]
 8004644:	4b2b      	ldr	r3, [pc, #172]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004646:	492e      	ldr	r1, [pc, #184]	; (8004700 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8004648:	400a      	ands	r2, r1
 800464a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800464c:	4b29      	ldr	r3, [pc, #164]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800464e:	68fa      	ldr	r2, [r7, #12]
 8004650:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2201      	movs	r2, #1
 8004656:	4013      	ands	r3, r2
 8004658:	d013      	beq.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800465a:	f7fc ff51 	bl	8001500 <HAL_GetTick>
 800465e:	0003      	movs	r3, r0
 8004660:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004662:	e009      	b.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004664:	f7fc ff4c 	bl	8001500 <HAL_GetTick>
 8004668:	0002      	movs	r2, r0
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	4a25      	ldr	r2, [pc, #148]	; (8004704 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d901      	bls.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004674:	2303      	movs	r3, #3
 8004676:	e038      	b.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004678:	4b1e      	ldr	r3, [pc, #120]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800467a:	6a1b      	ldr	r3, [r3, #32]
 800467c:	2202      	movs	r2, #2
 800467e:	4013      	ands	r3, r2
 8004680:	d0f0      	beq.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004682:	4b1c      	ldr	r3, [pc, #112]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004684:	6a1b      	ldr	r3, [r3, #32]
 8004686:	4a1d      	ldr	r2, [pc, #116]	; (80046fc <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8004688:	4013      	ands	r3, r2
 800468a:	0019      	movs	r1, r3
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	685a      	ldr	r2, [r3, #4]
 8004690:	4b18      	ldr	r3, [pc, #96]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004692:	430a      	orrs	r2, r1
 8004694:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004696:	2317      	movs	r3, #23
 8004698:	18fb      	adds	r3, r7, r3
 800469a:	781b      	ldrb	r3, [r3, #0]
 800469c:	2b01      	cmp	r3, #1
 800469e:	d105      	bne.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046a0:	4b14      	ldr	r3, [pc, #80]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80046a2:	69da      	ldr	r2, [r3, #28]
 80046a4:	4b13      	ldr	r3, [pc, #76]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80046a6:	4918      	ldr	r1, [pc, #96]	; (8004708 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 80046a8:	400a      	ands	r2, r1
 80046aa:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	2201      	movs	r2, #1
 80046b2:	4013      	ands	r3, r2
 80046b4:	d009      	beq.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80046b6:	4b0f      	ldr	r3, [pc, #60]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80046b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ba:	2203      	movs	r2, #3
 80046bc:	4393      	bics	r3, r2
 80046be:	0019      	movs	r1, r3
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	689a      	ldr	r2, [r3, #8]
 80046c4:	4b0b      	ldr	r3, [pc, #44]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80046c6:	430a      	orrs	r2, r1
 80046c8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	2220      	movs	r2, #32
 80046d0:	4013      	ands	r3, r2
 80046d2:	d009      	beq.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80046d4:	4b07      	ldr	r3, [pc, #28]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80046d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d8:	2210      	movs	r2, #16
 80046da:	4393      	bics	r3, r2
 80046dc:	0019      	movs	r1, r3
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	68da      	ldr	r2, [r3, #12]
 80046e2:	4b04      	ldr	r3, [pc, #16]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80046e4:	430a      	orrs	r2, r1
 80046e6:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80046e8:	2300      	movs	r3, #0
}
 80046ea:	0018      	movs	r0, r3
 80046ec:	46bd      	mov	sp, r7
 80046ee:	b006      	add	sp, #24
 80046f0:	bd80      	pop	{r7, pc}
 80046f2:	46c0      	nop			; (mov r8, r8)
 80046f4:	40021000 	.word	0x40021000
 80046f8:	40007000 	.word	0x40007000
 80046fc:	fffffcff 	.word	0xfffffcff
 8004700:	fffeffff 	.word	0xfffeffff
 8004704:	00001388 	.word	0x00001388
 8004708:	efffffff 	.word	0xefffffff

0800470c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b082      	sub	sp, #8
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d101      	bne.n	800471e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	e042      	b.n	80047a4 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	223d      	movs	r2, #61	; 0x3d
 8004722:	5c9b      	ldrb	r3, [r3, r2]
 8004724:	b2db      	uxtb	r3, r3
 8004726:	2b00      	cmp	r3, #0
 8004728:	d107      	bne.n	800473a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	223c      	movs	r2, #60	; 0x3c
 800472e:	2100      	movs	r1, #0
 8004730:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	0018      	movs	r0, r3
 8004736:	f7fc fd1d 	bl	8001174 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	223d      	movs	r2, #61	; 0x3d
 800473e:	2102      	movs	r1, #2
 8004740:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	3304      	adds	r3, #4
 800474a:	0019      	movs	r1, r3
 800474c:	0010      	movs	r0, r2
 800474e:	f000 f9dd 	bl	8004b0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2246      	movs	r2, #70	; 0x46
 8004756:	2101      	movs	r1, #1
 8004758:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	223e      	movs	r2, #62	; 0x3e
 800475e:	2101      	movs	r1, #1
 8004760:	5499      	strb	r1, [r3, r2]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	223f      	movs	r2, #63	; 0x3f
 8004766:	2101      	movs	r1, #1
 8004768:	5499      	strb	r1, [r3, r2]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2240      	movs	r2, #64	; 0x40
 800476e:	2101      	movs	r1, #1
 8004770:	5499      	strb	r1, [r3, r2]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2241      	movs	r2, #65	; 0x41
 8004776:	2101      	movs	r1, #1
 8004778:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2242      	movs	r2, #66	; 0x42
 800477e:	2101      	movs	r1, #1
 8004780:	5499      	strb	r1, [r3, r2]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2243      	movs	r2, #67	; 0x43
 8004786:	2101      	movs	r1, #1
 8004788:	5499      	strb	r1, [r3, r2]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2244      	movs	r2, #68	; 0x44
 800478e:	2101      	movs	r1, #1
 8004790:	5499      	strb	r1, [r3, r2]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2245      	movs	r2, #69	; 0x45
 8004796:	2101      	movs	r1, #1
 8004798:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	223d      	movs	r2, #61	; 0x3d
 800479e:	2101      	movs	r1, #1
 80047a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80047a2:	2300      	movs	r3, #0
}
 80047a4:	0018      	movs	r0, r3
 80047a6:	46bd      	mov	sp, r7
 80047a8:	b002      	add	sp, #8
 80047aa:	bd80      	pop	{r7, pc}

080047ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b084      	sub	sp, #16
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	223d      	movs	r2, #61	; 0x3d
 80047b8:	5c9b      	ldrb	r3, [r3, r2]
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	2b01      	cmp	r3, #1
 80047be:	d001      	beq.n	80047c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	e035      	b.n	8004830 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	223d      	movs	r2, #61	; 0x3d
 80047c8:	2102      	movs	r1, #2
 80047ca:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	68da      	ldr	r2, [r3, #12]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	2101      	movs	r1, #1
 80047d8:	430a      	orrs	r2, r1
 80047da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a15      	ldr	r2, [pc, #84]	; (8004838 <HAL_TIM_Base_Start_IT+0x8c>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d009      	beq.n	80047fa <HAL_TIM_Base_Start_IT+0x4e>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a14      	ldr	r2, [pc, #80]	; (800483c <HAL_TIM_Base_Start_IT+0x90>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d004      	beq.n	80047fa <HAL_TIM_Base_Start_IT+0x4e>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a12      	ldr	r2, [pc, #72]	; (8004840 <HAL_TIM_Base_Start_IT+0x94>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d111      	bne.n	800481e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	2207      	movs	r2, #7
 8004802:	4013      	ands	r3, r2
 8004804:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2b06      	cmp	r3, #6
 800480a:	d010      	beq.n	800482e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	2101      	movs	r1, #1
 8004818:	430a      	orrs	r2, r1
 800481a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800481c:	e007      	b.n	800482e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	2101      	movs	r1, #1
 800482a:	430a      	orrs	r2, r1
 800482c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800482e:	2300      	movs	r3, #0
}
 8004830:	0018      	movs	r0, r3
 8004832:	46bd      	mov	sp, r7
 8004834:	b004      	add	sp, #16
 8004836:	bd80      	pop	{r7, pc}
 8004838:	40012c00 	.word	0x40012c00
 800483c:	40000400 	.word	0x40000400
 8004840:	40014000 	.word	0x40014000

08004844 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b082      	sub	sp, #8
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	68da      	ldr	r2, [r3, #12]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	2101      	movs	r1, #1
 8004858:	438a      	bics	r2, r1
 800485a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	6a1b      	ldr	r3, [r3, #32]
 8004862:	4a0d      	ldr	r2, [pc, #52]	; (8004898 <HAL_TIM_Base_Stop_IT+0x54>)
 8004864:	4013      	ands	r3, r2
 8004866:	d10d      	bne.n	8004884 <HAL_TIM_Base_Stop_IT+0x40>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	6a1b      	ldr	r3, [r3, #32]
 800486e:	4a0b      	ldr	r2, [pc, #44]	; (800489c <HAL_TIM_Base_Stop_IT+0x58>)
 8004870:	4013      	ands	r3, r2
 8004872:	d107      	bne.n	8004884 <HAL_TIM_Base_Stop_IT+0x40>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	2101      	movs	r1, #1
 8004880:	438a      	bics	r2, r1
 8004882:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	223d      	movs	r2, #61	; 0x3d
 8004888:	2101      	movs	r1, #1
 800488a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800488c:	2300      	movs	r3, #0
}
 800488e:	0018      	movs	r0, r3
 8004890:	46bd      	mov	sp, r7
 8004892:	b002      	add	sp, #8
 8004894:	bd80      	pop	{r7, pc}
 8004896:	46c0      	nop			; (mov r8, r8)
 8004898:	00001111 	.word	0x00001111
 800489c:	00000444 	.word	0x00000444

080048a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b082      	sub	sp, #8
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	691b      	ldr	r3, [r3, #16]
 80048ae:	2202      	movs	r2, #2
 80048b0:	4013      	ands	r3, r2
 80048b2:	2b02      	cmp	r3, #2
 80048b4:	d124      	bne.n	8004900 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	2202      	movs	r2, #2
 80048be:	4013      	ands	r3, r2
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	d11d      	bne.n	8004900 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	2203      	movs	r2, #3
 80048ca:	4252      	negs	r2, r2
 80048cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2201      	movs	r2, #1
 80048d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	699b      	ldr	r3, [r3, #24]
 80048da:	2203      	movs	r2, #3
 80048dc:	4013      	ands	r3, r2
 80048de:	d004      	beq.n	80048ea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	0018      	movs	r0, r3
 80048e4:	f000 f8fa 	bl	8004adc <HAL_TIM_IC_CaptureCallback>
 80048e8:	e007      	b.n	80048fa <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	0018      	movs	r0, r3
 80048ee:	f000 f8ed 	bl	8004acc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	0018      	movs	r0, r3
 80048f6:	f000 f8f9 	bl	8004aec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2200      	movs	r2, #0
 80048fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	691b      	ldr	r3, [r3, #16]
 8004906:	2204      	movs	r2, #4
 8004908:	4013      	ands	r3, r2
 800490a:	2b04      	cmp	r3, #4
 800490c:	d125      	bne.n	800495a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	68db      	ldr	r3, [r3, #12]
 8004914:	2204      	movs	r2, #4
 8004916:	4013      	ands	r3, r2
 8004918:	2b04      	cmp	r3, #4
 800491a:	d11e      	bne.n	800495a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	2205      	movs	r2, #5
 8004922:	4252      	negs	r2, r2
 8004924:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2202      	movs	r2, #2
 800492a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	699a      	ldr	r2, [r3, #24]
 8004932:	23c0      	movs	r3, #192	; 0xc0
 8004934:	009b      	lsls	r3, r3, #2
 8004936:	4013      	ands	r3, r2
 8004938:	d004      	beq.n	8004944 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	0018      	movs	r0, r3
 800493e:	f000 f8cd 	bl	8004adc <HAL_TIM_IC_CaptureCallback>
 8004942:	e007      	b.n	8004954 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	0018      	movs	r0, r3
 8004948:	f000 f8c0 	bl	8004acc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	0018      	movs	r0, r3
 8004950:	f000 f8cc 	bl	8004aec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2200      	movs	r2, #0
 8004958:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	691b      	ldr	r3, [r3, #16]
 8004960:	2208      	movs	r2, #8
 8004962:	4013      	ands	r3, r2
 8004964:	2b08      	cmp	r3, #8
 8004966:	d124      	bne.n	80049b2 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68db      	ldr	r3, [r3, #12]
 800496e:	2208      	movs	r2, #8
 8004970:	4013      	ands	r3, r2
 8004972:	2b08      	cmp	r3, #8
 8004974:	d11d      	bne.n	80049b2 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	2209      	movs	r2, #9
 800497c:	4252      	negs	r2, r2
 800497e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2204      	movs	r2, #4
 8004984:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	69db      	ldr	r3, [r3, #28]
 800498c:	2203      	movs	r2, #3
 800498e:	4013      	ands	r3, r2
 8004990:	d004      	beq.n	800499c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	0018      	movs	r0, r3
 8004996:	f000 f8a1 	bl	8004adc <HAL_TIM_IC_CaptureCallback>
 800499a:	e007      	b.n	80049ac <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	0018      	movs	r0, r3
 80049a0:	f000 f894 	bl	8004acc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	0018      	movs	r0, r3
 80049a8:	f000 f8a0 	bl	8004aec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2200      	movs	r2, #0
 80049b0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	691b      	ldr	r3, [r3, #16]
 80049b8:	2210      	movs	r2, #16
 80049ba:	4013      	ands	r3, r2
 80049bc:	2b10      	cmp	r3, #16
 80049be:	d125      	bne.n	8004a0c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	68db      	ldr	r3, [r3, #12]
 80049c6:	2210      	movs	r2, #16
 80049c8:	4013      	ands	r3, r2
 80049ca:	2b10      	cmp	r3, #16
 80049cc:	d11e      	bne.n	8004a0c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	2211      	movs	r2, #17
 80049d4:	4252      	negs	r2, r2
 80049d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2208      	movs	r2, #8
 80049dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	69da      	ldr	r2, [r3, #28]
 80049e4:	23c0      	movs	r3, #192	; 0xc0
 80049e6:	009b      	lsls	r3, r3, #2
 80049e8:	4013      	ands	r3, r2
 80049ea:	d004      	beq.n	80049f6 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	0018      	movs	r0, r3
 80049f0:	f000 f874 	bl	8004adc <HAL_TIM_IC_CaptureCallback>
 80049f4:	e007      	b.n	8004a06 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	0018      	movs	r0, r3
 80049fa:	f000 f867 	bl	8004acc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	0018      	movs	r0, r3
 8004a02:	f000 f873 	bl	8004aec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	691b      	ldr	r3, [r3, #16]
 8004a12:	2201      	movs	r2, #1
 8004a14:	4013      	ands	r3, r2
 8004a16:	2b01      	cmp	r3, #1
 8004a18:	d10f      	bne.n	8004a3a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	68db      	ldr	r3, [r3, #12]
 8004a20:	2201      	movs	r2, #1
 8004a22:	4013      	ands	r3, r2
 8004a24:	2b01      	cmp	r3, #1
 8004a26:	d108      	bne.n	8004a3a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	2202      	movs	r2, #2
 8004a2e:	4252      	negs	r2, r2
 8004a30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	0018      	movs	r0, r3
 8004a36:	f7fc fa8b 	bl	8000f50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	691b      	ldr	r3, [r3, #16]
 8004a40:	2280      	movs	r2, #128	; 0x80
 8004a42:	4013      	ands	r3, r2
 8004a44:	2b80      	cmp	r3, #128	; 0x80
 8004a46:	d10f      	bne.n	8004a68 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	68db      	ldr	r3, [r3, #12]
 8004a4e:	2280      	movs	r2, #128	; 0x80
 8004a50:	4013      	ands	r3, r2
 8004a52:	2b80      	cmp	r3, #128	; 0x80
 8004a54:	d108      	bne.n	8004a68 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	2281      	movs	r2, #129	; 0x81
 8004a5c:	4252      	negs	r2, r2
 8004a5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	0018      	movs	r0, r3
 8004a64:	f000 f8d0 	bl	8004c08 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	691b      	ldr	r3, [r3, #16]
 8004a6e:	2240      	movs	r2, #64	; 0x40
 8004a70:	4013      	ands	r3, r2
 8004a72:	2b40      	cmp	r3, #64	; 0x40
 8004a74:	d10f      	bne.n	8004a96 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	68db      	ldr	r3, [r3, #12]
 8004a7c:	2240      	movs	r2, #64	; 0x40
 8004a7e:	4013      	ands	r3, r2
 8004a80:	2b40      	cmp	r3, #64	; 0x40
 8004a82:	d108      	bne.n	8004a96 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	2241      	movs	r2, #65	; 0x41
 8004a8a:	4252      	negs	r2, r2
 8004a8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	0018      	movs	r0, r3
 8004a92:	f000 f833 	bl	8004afc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	691b      	ldr	r3, [r3, #16]
 8004a9c:	2220      	movs	r2, #32
 8004a9e:	4013      	ands	r3, r2
 8004aa0:	2b20      	cmp	r3, #32
 8004aa2:	d10f      	bne.n	8004ac4 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	68db      	ldr	r3, [r3, #12]
 8004aaa:	2220      	movs	r2, #32
 8004aac:	4013      	ands	r3, r2
 8004aae:	2b20      	cmp	r3, #32
 8004ab0:	d108      	bne.n	8004ac4 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	2221      	movs	r2, #33	; 0x21
 8004ab8:	4252      	negs	r2, r2
 8004aba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	0018      	movs	r0, r3
 8004ac0:	f000 f89a 	bl	8004bf8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ac4:	46c0      	nop			; (mov r8, r8)
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	b002      	add	sp, #8
 8004aca:	bd80      	pop	{r7, pc}

08004acc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b082      	sub	sp, #8
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ad4:	46c0      	nop			; (mov r8, r8)
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	b002      	add	sp, #8
 8004ada:	bd80      	pop	{r7, pc}

08004adc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b082      	sub	sp, #8
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004ae4:	46c0      	nop			; (mov r8, r8)
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	b002      	add	sp, #8
 8004aea:	bd80      	pop	{r7, pc}

08004aec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b082      	sub	sp, #8
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004af4:	46c0      	nop			; (mov r8, r8)
 8004af6:	46bd      	mov	sp, r7
 8004af8:	b002      	add	sp, #8
 8004afa:	bd80      	pop	{r7, pc}

08004afc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b082      	sub	sp, #8
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b04:	46c0      	nop			; (mov r8, r8)
 8004b06:	46bd      	mov	sp, r7
 8004b08:	b002      	add	sp, #8
 8004b0a:	bd80      	pop	{r7, pc}

08004b0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b084      	sub	sp, #16
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	4a2f      	ldr	r2, [pc, #188]	; (8004bdc <TIM_Base_SetConfig+0xd0>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d003      	beq.n	8004b2c <TIM_Base_SetConfig+0x20>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	4a2e      	ldr	r2, [pc, #184]	; (8004be0 <TIM_Base_SetConfig+0xd4>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d108      	bne.n	8004b3e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2270      	movs	r2, #112	; 0x70
 8004b30:	4393      	bics	r3, r2
 8004b32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	68fa      	ldr	r2, [r7, #12]
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	4a26      	ldr	r2, [pc, #152]	; (8004bdc <TIM_Base_SetConfig+0xd0>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d013      	beq.n	8004b6e <TIM_Base_SetConfig+0x62>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	4a25      	ldr	r2, [pc, #148]	; (8004be0 <TIM_Base_SetConfig+0xd4>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d00f      	beq.n	8004b6e <TIM_Base_SetConfig+0x62>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	4a24      	ldr	r2, [pc, #144]	; (8004be4 <TIM_Base_SetConfig+0xd8>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d00b      	beq.n	8004b6e <TIM_Base_SetConfig+0x62>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	4a23      	ldr	r2, [pc, #140]	; (8004be8 <TIM_Base_SetConfig+0xdc>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d007      	beq.n	8004b6e <TIM_Base_SetConfig+0x62>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	4a22      	ldr	r2, [pc, #136]	; (8004bec <TIM_Base_SetConfig+0xe0>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d003      	beq.n	8004b6e <TIM_Base_SetConfig+0x62>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	4a21      	ldr	r2, [pc, #132]	; (8004bf0 <TIM_Base_SetConfig+0xe4>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d108      	bne.n	8004b80 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	4a20      	ldr	r2, [pc, #128]	; (8004bf4 <TIM_Base_SetConfig+0xe8>)
 8004b72:	4013      	ands	r3, r2
 8004b74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	68db      	ldr	r3, [r3, #12]
 8004b7a:	68fa      	ldr	r2, [r7, #12]
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2280      	movs	r2, #128	; 0x80
 8004b84:	4393      	bics	r3, r2
 8004b86:	001a      	movs	r2, r3
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	695b      	ldr	r3, [r3, #20]
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	68fa      	ldr	r2, [r7, #12]
 8004b94:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	689a      	ldr	r2, [r3, #8]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	681a      	ldr	r2, [r3, #0]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	4a0c      	ldr	r2, [pc, #48]	; (8004bdc <TIM_Base_SetConfig+0xd0>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d00b      	beq.n	8004bc6 <TIM_Base_SetConfig+0xba>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	4a0d      	ldr	r2, [pc, #52]	; (8004be8 <TIM_Base_SetConfig+0xdc>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d007      	beq.n	8004bc6 <TIM_Base_SetConfig+0xba>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	4a0c      	ldr	r2, [pc, #48]	; (8004bec <TIM_Base_SetConfig+0xe0>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d003      	beq.n	8004bc6 <TIM_Base_SetConfig+0xba>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4a0b      	ldr	r2, [pc, #44]	; (8004bf0 <TIM_Base_SetConfig+0xe4>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d103      	bne.n	8004bce <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	691a      	ldr	r2, [r3, #16]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	615a      	str	r2, [r3, #20]
}
 8004bd4:	46c0      	nop			; (mov r8, r8)
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	b004      	add	sp, #16
 8004bda:	bd80      	pop	{r7, pc}
 8004bdc:	40012c00 	.word	0x40012c00
 8004be0:	40000400 	.word	0x40000400
 8004be4:	40002000 	.word	0x40002000
 8004be8:	40014000 	.word	0x40014000
 8004bec:	40014400 	.word	0x40014400
 8004bf0:	40014800 	.word	0x40014800
 8004bf4:	fffffcff 	.word	0xfffffcff

08004bf8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b082      	sub	sp, #8
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c00:	46c0      	nop			; (mov r8, r8)
 8004c02:	46bd      	mov	sp, r7
 8004c04:	b002      	add	sp, #8
 8004c06:	bd80      	pop	{r7, pc}

08004c08 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b082      	sub	sp, #8
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c10:	46c0      	nop			; (mov r8, r8)
 8004c12:	46bd      	mov	sp, r7
 8004c14:	b002      	add	sp, #8
 8004c16:	bd80      	pop	{r7, pc}

08004c18 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b082      	sub	sp, #8
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d101      	bne.n	8004c2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c26:	2301      	movs	r3, #1
 8004c28:	e044      	b.n	8004cb4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d107      	bne.n	8004c42 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2278      	movs	r2, #120	; 0x78
 8004c36:	2100      	movs	r1, #0
 8004c38:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	0018      	movs	r0, r3
 8004c3e:	f7fc fabf 	bl	80011c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2224      	movs	r2, #36	; 0x24
 8004c46:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	681a      	ldr	r2, [r3, #0]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	2101      	movs	r1, #1
 8004c54:	438a      	bics	r2, r1
 8004c56:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	0018      	movs	r0, r3
 8004c5c:	f000 fb0c 	bl	8005278 <UART_SetConfig>
 8004c60:	0003      	movs	r3, r0
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d101      	bne.n	8004c6a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	e024      	b.n	8004cb4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d003      	beq.n	8004c7a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	0018      	movs	r0, r3
 8004c76:	f000 fc3f 	bl	80054f8 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	685a      	ldr	r2, [r3, #4]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	490d      	ldr	r1, [pc, #52]	; (8004cbc <HAL_UART_Init+0xa4>)
 8004c86:	400a      	ands	r2, r1
 8004c88:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	689a      	ldr	r2, [r3, #8]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	2108      	movs	r1, #8
 8004c96:	438a      	bics	r2, r1
 8004c98:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	2101      	movs	r1, #1
 8004ca6:	430a      	orrs	r2, r1
 8004ca8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	0018      	movs	r0, r3
 8004cae:	f000 fcd7 	bl	8005660 <UART_CheckIdleState>
 8004cb2:	0003      	movs	r3, r0
}
 8004cb4:	0018      	movs	r0, r3
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	b002      	add	sp, #8
 8004cba:	bd80      	pop	{r7, pc}
 8004cbc:	fffff7ff 	.word	0xfffff7ff

08004cc0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004cc0:	b590      	push	{r4, r7, lr}
 8004cc2:	b0ab      	sub	sp, #172	; 0xac
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	69db      	ldr	r3, [r3, #28]
 8004cce:	22a4      	movs	r2, #164	; 0xa4
 8004cd0:	18b9      	adds	r1, r7, r2
 8004cd2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	20a0      	movs	r0, #160	; 0xa0
 8004cdc:	1839      	adds	r1, r7, r0
 8004cde:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	219c      	movs	r1, #156	; 0x9c
 8004ce8:	1879      	adds	r1, r7, r1
 8004cea:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004cec:	0011      	movs	r1, r2
 8004cee:	18bb      	adds	r3, r7, r2
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a99      	ldr	r2, [pc, #612]	; (8004f58 <HAL_UART_IRQHandler+0x298>)
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	2298      	movs	r2, #152	; 0x98
 8004cf8:	18bc      	adds	r4, r7, r2
 8004cfa:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8004cfc:	18bb      	adds	r3, r7, r2
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d114      	bne.n	8004d2e <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004d04:	187b      	adds	r3, r7, r1
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	2220      	movs	r2, #32
 8004d0a:	4013      	ands	r3, r2
 8004d0c:	d00f      	beq.n	8004d2e <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004d0e:	183b      	adds	r3, r7, r0
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	2220      	movs	r2, #32
 8004d14:	4013      	ands	r3, r2
 8004d16:	d00a      	beq.n	8004d2e <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d100      	bne.n	8004d22 <HAL_UART_IRQHandler+0x62>
 8004d20:	e286      	b.n	8005230 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d26:	687a      	ldr	r2, [r7, #4]
 8004d28:	0010      	movs	r0, r2
 8004d2a:	4798      	blx	r3
      }
      return;
 8004d2c:	e280      	b.n	8005230 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004d2e:	2398      	movs	r3, #152	; 0x98
 8004d30:	18fb      	adds	r3, r7, r3
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d100      	bne.n	8004d3a <HAL_UART_IRQHandler+0x7a>
 8004d38:	e114      	b.n	8004f64 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004d3a:	239c      	movs	r3, #156	; 0x9c
 8004d3c:	18fb      	adds	r3, r7, r3
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	2201      	movs	r2, #1
 8004d42:	4013      	ands	r3, r2
 8004d44:	d106      	bne.n	8004d54 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004d46:	23a0      	movs	r3, #160	; 0xa0
 8004d48:	18fb      	adds	r3, r7, r3
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a83      	ldr	r2, [pc, #524]	; (8004f5c <HAL_UART_IRQHandler+0x29c>)
 8004d4e:	4013      	ands	r3, r2
 8004d50:	d100      	bne.n	8004d54 <HAL_UART_IRQHandler+0x94>
 8004d52:	e107      	b.n	8004f64 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004d54:	23a4      	movs	r3, #164	; 0xa4
 8004d56:	18fb      	adds	r3, r7, r3
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	4013      	ands	r3, r2
 8004d5e:	d012      	beq.n	8004d86 <HAL_UART_IRQHandler+0xc6>
 8004d60:	23a0      	movs	r3, #160	; 0xa0
 8004d62:	18fb      	adds	r3, r7, r3
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	2380      	movs	r3, #128	; 0x80
 8004d68:	005b      	lsls	r3, r3, #1
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	d00b      	beq.n	8004d86 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	2201      	movs	r2, #1
 8004d74:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2284      	movs	r2, #132	; 0x84
 8004d7a:	589b      	ldr	r3, [r3, r2]
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	431a      	orrs	r2, r3
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2184      	movs	r1, #132	; 0x84
 8004d84:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004d86:	23a4      	movs	r3, #164	; 0xa4
 8004d88:	18fb      	adds	r3, r7, r3
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	2202      	movs	r2, #2
 8004d8e:	4013      	ands	r3, r2
 8004d90:	d011      	beq.n	8004db6 <HAL_UART_IRQHandler+0xf6>
 8004d92:	239c      	movs	r3, #156	; 0x9c
 8004d94:	18fb      	adds	r3, r7, r3
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	2201      	movs	r2, #1
 8004d9a:	4013      	ands	r3, r2
 8004d9c:	d00b      	beq.n	8004db6 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	2202      	movs	r2, #2
 8004da4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2284      	movs	r2, #132	; 0x84
 8004daa:	589b      	ldr	r3, [r3, r2]
 8004dac:	2204      	movs	r2, #4
 8004dae:	431a      	orrs	r2, r3
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2184      	movs	r1, #132	; 0x84
 8004db4:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004db6:	23a4      	movs	r3, #164	; 0xa4
 8004db8:	18fb      	adds	r3, r7, r3
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2204      	movs	r2, #4
 8004dbe:	4013      	ands	r3, r2
 8004dc0:	d011      	beq.n	8004de6 <HAL_UART_IRQHandler+0x126>
 8004dc2:	239c      	movs	r3, #156	; 0x9c
 8004dc4:	18fb      	adds	r3, r7, r3
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	2201      	movs	r2, #1
 8004dca:	4013      	ands	r3, r2
 8004dcc:	d00b      	beq.n	8004de6 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	2204      	movs	r2, #4
 8004dd4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2284      	movs	r2, #132	; 0x84
 8004dda:	589b      	ldr	r3, [r3, r2]
 8004ddc:	2202      	movs	r2, #2
 8004dde:	431a      	orrs	r2, r3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2184      	movs	r1, #132	; 0x84
 8004de4:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004de6:	23a4      	movs	r3, #164	; 0xa4
 8004de8:	18fb      	adds	r3, r7, r3
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	2208      	movs	r2, #8
 8004dee:	4013      	ands	r3, r2
 8004df0:	d017      	beq.n	8004e22 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004df2:	23a0      	movs	r3, #160	; 0xa0
 8004df4:	18fb      	adds	r3, r7, r3
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	2220      	movs	r2, #32
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	d105      	bne.n	8004e0a <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004dfe:	239c      	movs	r3, #156	; 0x9c
 8004e00:	18fb      	adds	r3, r7, r3
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	2201      	movs	r2, #1
 8004e06:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004e08:	d00b      	beq.n	8004e22 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	2208      	movs	r2, #8
 8004e10:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2284      	movs	r2, #132	; 0x84
 8004e16:	589b      	ldr	r3, [r3, r2]
 8004e18:	2208      	movs	r2, #8
 8004e1a:	431a      	orrs	r2, r3
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2184      	movs	r1, #132	; 0x84
 8004e20:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004e22:	23a4      	movs	r3, #164	; 0xa4
 8004e24:	18fb      	adds	r3, r7, r3
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	2380      	movs	r3, #128	; 0x80
 8004e2a:	011b      	lsls	r3, r3, #4
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	d013      	beq.n	8004e58 <HAL_UART_IRQHandler+0x198>
 8004e30:	23a0      	movs	r3, #160	; 0xa0
 8004e32:	18fb      	adds	r3, r7, r3
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	2380      	movs	r3, #128	; 0x80
 8004e38:	04db      	lsls	r3, r3, #19
 8004e3a:	4013      	ands	r3, r2
 8004e3c:	d00c      	beq.n	8004e58 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	2280      	movs	r2, #128	; 0x80
 8004e44:	0112      	lsls	r2, r2, #4
 8004e46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2284      	movs	r2, #132	; 0x84
 8004e4c:	589b      	ldr	r3, [r3, r2]
 8004e4e:	2220      	movs	r2, #32
 8004e50:	431a      	orrs	r2, r3
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2184      	movs	r1, #132	; 0x84
 8004e56:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2284      	movs	r2, #132	; 0x84
 8004e5c:	589b      	ldr	r3, [r3, r2]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d100      	bne.n	8004e64 <HAL_UART_IRQHandler+0x1a4>
 8004e62:	e1e7      	b.n	8005234 <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004e64:	23a4      	movs	r3, #164	; 0xa4
 8004e66:	18fb      	adds	r3, r7, r3
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	2220      	movs	r2, #32
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	d00e      	beq.n	8004e8e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004e70:	23a0      	movs	r3, #160	; 0xa0
 8004e72:	18fb      	adds	r3, r7, r3
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	2220      	movs	r2, #32
 8004e78:	4013      	ands	r3, r2
 8004e7a:	d008      	beq.n	8004e8e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d004      	beq.n	8004e8e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e88:	687a      	ldr	r2, [r7, #4]
 8004e8a:	0010      	movs	r0, r2
 8004e8c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2284      	movs	r2, #132	; 0x84
 8004e92:	589b      	ldr	r3, [r3, r2]
 8004e94:	2194      	movs	r1, #148	; 0x94
 8004e96:	187a      	adds	r2, r7, r1
 8004e98:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	689b      	ldr	r3, [r3, #8]
 8004ea0:	2240      	movs	r2, #64	; 0x40
 8004ea2:	4013      	ands	r3, r2
 8004ea4:	2b40      	cmp	r3, #64	; 0x40
 8004ea6:	d004      	beq.n	8004eb2 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004ea8:	187b      	adds	r3, r7, r1
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	2228      	movs	r2, #40	; 0x28
 8004eae:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004eb0:	d047      	beq.n	8004f42 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	0018      	movs	r0, r3
 8004eb6:	f000 fce5 	bl	8005884 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	689b      	ldr	r3, [r3, #8]
 8004ec0:	2240      	movs	r2, #64	; 0x40
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	2b40      	cmp	r3, #64	; 0x40
 8004ec6:	d137      	bne.n	8004f38 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ec8:	f3ef 8310 	mrs	r3, PRIMASK
 8004ecc:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8004ece:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ed0:	2090      	movs	r0, #144	; 0x90
 8004ed2:	183a      	adds	r2, r7, r0
 8004ed4:	6013      	str	r3, [r2, #0]
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eda:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004edc:	f383 8810 	msr	PRIMASK, r3
}
 8004ee0:	46c0      	nop			; (mov r8, r8)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	689a      	ldr	r2, [r3, #8]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	2140      	movs	r1, #64	; 0x40
 8004eee:	438a      	bics	r2, r1
 8004ef0:	609a      	str	r2, [r3, #8]
 8004ef2:	183b      	adds	r3, r7, r0
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ef8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004efa:	f383 8810 	msr	PRIMASK, r3
}
 8004efe:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d012      	beq.n	8004f2e <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f0c:	4a14      	ldr	r2, [pc, #80]	; (8004f60 <HAL_UART_IRQHandler+0x2a0>)
 8004f0e:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f14:	0018      	movs	r0, r3
 8004f16:	f7fc fce5 	bl	80018e4 <HAL_DMA_Abort_IT>
 8004f1a:	1e03      	subs	r3, r0, #0
 8004f1c:	d01a      	beq.n	8004f54 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f22:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f28:	0018      	movs	r0, r3
 8004f2a:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f2c:	e012      	b.n	8004f54 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	0018      	movs	r0, r3
 8004f32:	f000 f98d 	bl	8005250 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f36:	e00d      	b.n	8004f54 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	0018      	movs	r0, r3
 8004f3c:	f000 f988 	bl	8005250 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f40:	e008      	b.n	8004f54 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	0018      	movs	r0, r3
 8004f46:	f000 f983 	bl	8005250 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2284      	movs	r2, #132	; 0x84
 8004f4e:	2100      	movs	r1, #0
 8004f50:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8004f52:	e16f      	b.n	8005234 <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f54:	46c0      	nop			; (mov r8, r8)
    return;
 8004f56:	e16d      	b.n	8005234 <HAL_UART_IRQHandler+0x574>
 8004f58:	0000080f 	.word	0x0000080f
 8004f5c:	04000120 	.word	0x04000120
 8004f60:	0800594d 	.word	0x0800594d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d000      	beq.n	8004f6e <HAL_UART_IRQHandler+0x2ae>
 8004f6c:	e139      	b.n	80051e2 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004f6e:	23a4      	movs	r3, #164	; 0xa4
 8004f70:	18fb      	adds	r3, r7, r3
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2210      	movs	r2, #16
 8004f76:	4013      	ands	r3, r2
 8004f78:	d100      	bne.n	8004f7c <HAL_UART_IRQHandler+0x2bc>
 8004f7a:	e132      	b.n	80051e2 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004f7c:	23a0      	movs	r3, #160	; 0xa0
 8004f7e:	18fb      	adds	r3, r7, r3
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	2210      	movs	r2, #16
 8004f84:	4013      	ands	r3, r2
 8004f86:	d100      	bne.n	8004f8a <HAL_UART_IRQHandler+0x2ca>
 8004f88:	e12b      	b.n	80051e2 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	2210      	movs	r2, #16
 8004f90:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	2240      	movs	r2, #64	; 0x40
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	2b40      	cmp	r3, #64	; 0x40
 8004f9e:	d000      	beq.n	8004fa2 <HAL_UART_IRQHandler+0x2e2>
 8004fa0:	e09f      	b.n	80050e2 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	685a      	ldr	r2, [r3, #4]
 8004faa:	217e      	movs	r1, #126	; 0x7e
 8004fac:	187b      	adds	r3, r7, r1
 8004fae:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8004fb0:	187b      	adds	r3, r7, r1
 8004fb2:	881b      	ldrh	r3, [r3, #0]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d100      	bne.n	8004fba <HAL_UART_IRQHandler+0x2fa>
 8004fb8:	e13e      	b.n	8005238 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2258      	movs	r2, #88	; 0x58
 8004fbe:	5a9b      	ldrh	r3, [r3, r2]
 8004fc0:	187a      	adds	r2, r7, r1
 8004fc2:	8812      	ldrh	r2, [r2, #0]
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d300      	bcc.n	8004fca <HAL_UART_IRQHandler+0x30a>
 8004fc8:	e136      	b.n	8005238 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	187a      	adds	r2, r7, r1
 8004fce:	215a      	movs	r1, #90	; 0x5a
 8004fd0:	8812      	ldrh	r2, [r2, #0]
 8004fd2:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004fd8:	699b      	ldr	r3, [r3, #24]
 8004fda:	2b20      	cmp	r3, #32
 8004fdc:	d06f      	beq.n	80050be <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004fde:	f3ef 8310 	mrs	r3, PRIMASK
 8004fe2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8004fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004fe6:	67bb      	str	r3, [r7, #120]	; 0x78
 8004fe8:	2301      	movs	r3, #1
 8004fea:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fee:	f383 8810 	msr	PRIMASK, r3
}
 8004ff2:	46c0      	nop			; (mov r8, r8)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4992      	ldr	r1, [pc, #584]	; (8005248 <HAL_UART_IRQHandler+0x588>)
 8005000:	400a      	ands	r2, r1
 8005002:	601a      	str	r2, [r3, #0]
 8005004:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005006:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800500a:	f383 8810 	msr	PRIMASK, r3
}
 800500e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005010:	f3ef 8310 	mrs	r3, PRIMASK
 8005014:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8005016:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005018:	677b      	str	r3, [r7, #116]	; 0x74
 800501a:	2301      	movs	r3, #1
 800501c:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800501e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005020:	f383 8810 	msr	PRIMASK, r3
}
 8005024:	46c0      	nop			; (mov r8, r8)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	689a      	ldr	r2, [r3, #8]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2101      	movs	r1, #1
 8005032:	438a      	bics	r2, r1
 8005034:	609a      	str	r2, [r3, #8]
 8005036:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005038:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800503a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800503c:	f383 8810 	msr	PRIMASK, r3
}
 8005040:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005042:	f3ef 8310 	mrs	r3, PRIMASK
 8005046:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8005048:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800504a:	673b      	str	r3, [r7, #112]	; 0x70
 800504c:	2301      	movs	r3, #1
 800504e:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005050:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005052:	f383 8810 	msr	PRIMASK, r3
}
 8005056:	46c0      	nop			; (mov r8, r8)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	689a      	ldr	r2, [r3, #8]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	2140      	movs	r1, #64	; 0x40
 8005064:	438a      	bics	r2, r1
 8005066:	609a      	str	r2, [r3, #8]
 8005068:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800506a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800506c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800506e:	f383 8810 	msr	PRIMASK, r3
}
 8005072:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2280      	movs	r2, #128	; 0x80
 8005078:	2120      	movs	r1, #32
 800507a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2200      	movs	r2, #0
 8005080:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005082:	f3ef 8310 	mrs	r3, PRIMASK
 8005086:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8005088:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800508a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800508c:	2301      	movs	r3, #1
 800508e:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005090:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005092:	f383 8810 	msr	PRIMASK, r3
}
 8005096:	46c0      	nop			; (mov r8, r8)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	2110      	movs	r1, #16
 80050a4:	438a      	bics	r2, r1
 80050a6:	601a      	str	r2, [r3, #0]
 80050a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80050aa:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050ae:	f383 8810 	msr	PRIMASK, r3
}
 80050b2:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050b8:	0018      	movs	r0, r3
 80050ba:	f7fc fbdb 	bl	8001874 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2202      	movs	r2, #2
 80050c2:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2258      	movs	r2, #88	; 0x58
 80050c8:	5a9a      	ldrh	r2, [r3, r2]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	215a      	movs	r1, #90	; 0x5a
 80050ce:	5a5b      	ldrh	r3, [r3, r1]
 80050d0:	b29b      	uxth	r3, r3
 80050d2:	1ad3      	subs	r3, r2, r3
 80050d4:	b29a      	uxth	r2, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	0011      	movs	r1, r2
 80050da:	0018      	movs	r0, r3
 80050dc:	f000 f8c0 	bl	8005260 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80050e0:	e0aa      	b.n	8005238 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2258      	movs	r2, #88	; 0x58
 80050e6:	5a99      	ldrh	r1, [r3, r2]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	225a      	movs	r2, #90	; 0x5a
 80050ec:	5a9b      	ldrh	r3, [r3, r2]
 80050ee:	b29a      	uxth	r2, r3
 80050f0:	208e      	movs	r0, #142	; 0x8e
 80050f2:	183b      	adds	r3, r7, r0
 80050f4:	1a8a      	subs	r2, r1, r2
 80050f6:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	225a      	movs	r2, #90	; 0x5a
 80050fc:	5a9b      	ldrh	r3, [r3, r2]
 80050fe:	b29b      	uxth	r3, r3
 8005100:	2b00      	cmp	r3, #0
 8005102:	d100      	bne.n	8005106 <HAL_UART_IRQHandler+0x446>
 8005104:	e09a      	b.n	800523c <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 8005106:	183b      	adds	r3, r7, r0
 8005108:	881b      	ldrh	r3, [r3, #0]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d100      	bne.n	8005110 <HAL_UART_IRQHandler+0x450>
 800510e:	e095      	b.n	800523c <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005110:	f3ef 8310 	mrs	r3, PRIMASK
 8005114:	60fb      	str	r3, [r7, #12]
  return(result);
 8005116:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005118:	2488      	movs	r4, #136	; 0x88
 800511a:	193a      	adds	r2, r7, r4
 800511c:	6013      	str	r3, [r2, #0]
 800511e:	2301      	movs	r3, #1
 8005120:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	f383 8810 	msr	PRIMASK, r3
}
 8005128:	46c0      	nop			; (mov r8, r8)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	681a      	ldr	r2, [r3, #0]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4945      	ldr	r1, [pc, #276]	; (800524c <HAL_UART_IRQHandler+0x58c>)
 8005136:	400a      	ands	r2, r1
 8005138:	601a      	str	r2, [r3, #0]
 800513a:	193b      	adds	r3, r7, r4
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	f383 8810 	msr	PRIMASK, r3
}
 8005146:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005148:	f3ef 8310 	mrs	r3, PRIMASK
 800514c:	61bb      	str	r3, [r7, #24]
  return(result);
 800514e:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005150:	2484      	movs	r4, #132	; 0x84
 8005152:	193a      	adds	r2, r7, r4
 8005154:	6013      	str	r3, [r2, #0]
 8005156:	2301      	movs	r3, #1
 8005158:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800515a:	69fb      	ldr	r3, [r7, #28]
 800515c:	f383 8810 	msr	PRIMASK, r3
}
 8005160:	46c0      	nop			; (mov r8, r8)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	689a      	ldr	r2, [r3, #8]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	2101      	movs	r1, #1
 800516e:	438a      	bics	r2, r1
 8005170:	609a      	str	r2, [r3, #8]
 8005172:	193b      	adds	r3, r7, r4
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005178:	6a3b      	ldr	r3, [r7, #32]
 800517a:	f383 8810 	msr	PRIMASK, r3
}
 800517e:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2280      	movs	r2, #128	; 0x80
 8005184:	2120      	movs	r1, #32
 8005186:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2200      	movs	r2, #0
 800518c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2200      	movs	r2, #0
 8005192:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005194:	f3ef 8310 	mrs	r3, PRIMASK
 8005198:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800519a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800519c:	2480      	movs	r4, #128	; 0x80
 800519e:	193a      	adds	r2, r7, r4
 80051a0:	6013      	str	r3, [r2, #0]
 80051a2:	2301      	movs	r3, #1
 80051a4:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051a8:	f383 8810 	msr	PRIMASK, r3
}
 80051ac:	46c0      	nop			; (mov r8, r8)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2110      	movs	r1, #16
 80051ba:	438a      	bics	r2, r1
 80051bc:	601a      	str	r2, [r3, #0]
 80051be:	193b      	adds	r3, r7, r4
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051c6:	f383 8810 	msr	PRIMASK, r3
}
 80051ca:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2202      	movs	r2, #2
 80051d0:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80051d2:	183b      	adds	r3, r7, r0
 80051d4:	881a      	ldrh	r2, [r3, #0]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	0011      	movs	r1, r2
 80051da:	0018      	movs	r0, r3
 80051dc:	f000 f840 	bl	8005260 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80051e0:	e02c      	b.n	800523c <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80051e2:	23a4      	movs	r3, #164	; 0xa4
 80051e4:	18fb      	adds	r3, r7, r3
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	2280      	movs	r2, #128	; 0x80
 80051ea:	4013      	ands	r3, r2
 80051ec:	d00f      	beq.n	800520e <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80051ee:	23a0      	movs	r3, #160	; 0xa0
 80051f0:	18fb      	adds	r3, r7, r3
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	2280      	movs	r2, #128	; 0x80
 80051f6:	4013      	ands	r3, r2
 80051f8:	d009      	beq.n	800520e <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d01e      	beq.n	8005240 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005206:	687a      	ldr	r2, [r7, #4]
 8005208:	0010      	movs	r0, r2
 800520a:	4798      	blx	r3
    }
    return;
 800520c:	e018      	b.n	8005240 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800520e:	23a4      	movs	r3, #164	; 0xa4
 8005210:	18fb      	adds	r3, r7, r3
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	2240      	movs	r2, #64	; 0x40
 8005216:	4013      	ands	r3, r2
 8005218:	d013      	beq.n	8005242 <HAL_UART_IRQHandler+0x582>
 800521a:	23a0      	movs	r3, #160	; 0xa0
 800521c:	18fb      	adds	r3, r7, r3
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	2240      	movs	r2, #64	; 0x40
 8005222:	4013      	ands	r3, r2
 8005224:	d00d      	beq.n	8005242 <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	0018      	movs	r0, r3
 800522a:	f000 fba6 	bl	800597a <UART_EndTransmit_IT>
    return;
 800522e:	e008      	b.n	8005242 <HAL_UART_IRQHandler+0x582>
      return;
 8005230:	46c0      	nop			; (mov r8, r8)
 8005232:	e006      	b.n	8005242 <HAL_UART_IRQHandler+0x582>
    return;
 8005234:	46c0      	nop			; (mov r8, r8)
 8005236:	e004      	b.n	8005242 <HAL_UART_IRQHandler+0x582>
      return;
 8005238:	46c0      	nop			; (mov r8, r8)
 800523a:	e002      	b.n	8005242 <HAL_UART_IRQHandler+0x582>
      return;
 800523c:	46c0      	nop			; (mov r8, r8)
 800523e:	e000      	b.n	8005242 <HAL_UART_IRQHandler+0x582>
    return;
 8005240:	46c0      	nop			; (mov r8, r8)
  }

}
 8005242:	46bd      	mov	sp, r7
 8005244:	b02b      	add	sp, #172	; 0xac
 8005246:	bd90      	pop	{r4, r7, pc}
 8005248:	fffffeff 	.word	0xfffffeff
 800524c:	fffffedf 	.word	0xfffffedf

08005250 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b082      	sub	sp, #8
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005258:	46c0      	nop			; (mov r8, r8)
 800525a:	46bd      	mov	sp, r7
 800525c:	b002      	add	sp, #8
 800525e:	bd80      	pop	{r7, pc}

08005260 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b082      	sub	sp, #8
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
 8005268:	000a      	movs	r2, r1
 800526a:	1cbb      	adds	r3, r7, #2
 800526c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800526e:	46c0      	nop			; (mov r8, r8)
 8005270:	46bd      	mov	sp, r7
 8005272:	b002      	add	sp, #8
 8005274:	bd80      	pop	{r7, pc}
	...

08005278 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b088      	sub	sp, #32
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005280:	231e      	movs	r3, #30
 8005282:	18fb      	adds	r3, r7, r3
 8005284:	2200      	movs	r2, #0
 8005286:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	689a      	ldr	r2, [r3, #8]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	691b      	ldr	r3, [r3, #16]
 8005290:	431a      	orrs	r2, r3
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	695b      	ldr	r3, [r3, #20]
 8005296:	431a      	orrs	r2, r3
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	69db      	ldr	r3, [r3, #28]
 800529c:	4313      	orrs	r3, r2
 800529e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a8d      	ldr	r2, [pc, #564]	; (80054dc <UART_SetConfig+0x264>)
 80052a8:	4013      	ands	r3, r2
 80052aa:	0019      	movs	r1, r3
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	697a      	ldr	r2, [r7, #20]
 80052b2:	430a      	orrs	r2, r1
 80052b4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	4a88      	ldr	r2, [pc, #544]	; (80054e0 <UART_SetConfig+0x268>)
 80052be:	4013      	ands	r3, r2
 80052c0:	0019      	movs	r1, r3
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	68da      	ldr	r2, [r3, #12]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	430a      	orrs	r2, r1
 80052cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	699b      	ldr	r3, [r3, #24]
 80052d2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6a1b      	ldr	r3, [r3, #32]
 80052d8:	697a      	ldr	r2, [r7, #20]
 80052da:	4313      	orrs	r3, r2
 80052dc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	4a7f      	ldr	r2, [pc, #508]	; (80054e4 <UART_SetConfig+0x26c>)
 80052e6:	4013      	ands	r3, r2
 80052e8:	0019      	movs	r1, r3
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	697a      	ldr	r2, [r7, #20]
 80052f0:	430a      	orrs	r2, r1
 80052f2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a7b      	ldr	r2, [pc, #492]	; (80054e8 <UART_SetConfig+0x270>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d127      	bne.n	800534e <UART_SetConfig+0xd6>
 80052fe:	4b7b      	ldr	r3, [pc, #492]	; (80054ec <UART_SetConfig+0x274>)
 8005300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005302:	2203      	movs	r2, #3
 8005304:	4013      	ands	r3, r2
 8005306:	2b03      	cmp	r3, #3
 8005308:	d00d      	beq.n	8005326 <UART_SetConfig+0xae>
 800530a:	d81b      	bhi.n	8005344 <UART_SetConfig+0xcc>
 800530c:	2b02      	cmp	r3, #2
 800530e:	d014      	beq.n	800533a <UART_SetConfig+0xc2>
 8005310:	d818      	bhi.n	8005344 <UART_SetConfig+0xcc>
 8005312:	2b00      	cmp	r3, #0
 8005314:	d002      	beq.n	800531c <UART_SetConfig+0xa4>
 8005316:	2b01      	cmp	r3, #1
 8005318:	d00a      	beq.n	8005330 <UART_SetConfig+0xb8>
 800531a:	e013      	b.n	8005344 <UART_SetConfig+0xcc>
 800531c:	231f      	movs	r3, #31
 800531e:	18fb      	adds	r3, r7, r3
 8005320:	2200      	movs	r2, #0
 8005322:	701a      	strb	r2, [r3, #0]
 8005324:	e021      	b.n	800536a <UART_SetConfig+0xf2>
 8005326:	231f      	movs	r3, #31
 8005328:	18fb      	adds	r3, r7, r3
 800532a:	2202      	movs	r2, #2
 800532c:	701a      	strb	r2, [r3, #0]
 800532e:	e01c      	b.n	800536a <UART_SetConfig+0xf2>
 8005330:	231f      	movs	r3, #31
 8005332:	18fb      	adds	r3, r7, r3
 8005334:	2204      	movs	r2, #4
 8005336:	701a      	strb	r2, [r3, #0]
 8005338:	e017      	b.n	800536a <UART_SetConfig+0xf2>
 800533a:	231f      	movs	r3, #31
 800533c:	18fb      	adds	r3, r7, r3
 800533e:	2208      	movs	r2, #8
 8005340:	701a      	strb	r2, [r3, #0]
 8005342:	e012      	b.n	800536a <UART_SetConfig+0xf2>
 8005344:	231f      	movs	r3, #31
 8005346:	18fb      	adds	r3, r7, r3
 8005348:	2210      	movs	r2, #16
 800534a:	701a      	strb	r2, [r3, #0]
 800534c:	e00d      	b.n	800536a <UART_SetConfig+0xf2>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4a67      	ldr	r2, [pc, #412]	; (80054f0 <UART_SetConfig+0x278>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d104      	bne.n	8005362 <UART_SetConfig+0xea>
 8005358:	231f      	movs	r3, #31
 800535a:	18fb      	adds	r3, r7, r3
 800535c:	2200      	movs	r2, #0
 800535e:	701a      	strb	r2, [r3, #0]
 8005360:	e003      	b.n	800536a <UART_SetConfig+0xf2>
 8005362:	231f      	movs	r3, #31
 8005364:	18fb      	adds	r3, r7, r3
 8005366:	2210      	movs	r2, #16
 8005368:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	69da      	ldr	r2, [r3, #28]
 800536e:	2380      	movs	r3, #128	; 0x80
 8005370:	021b      	lsls	r3, r3, #8
 8005372:	429a      	cmp	r2, r3
 8005374:	d15c      	bne.n	8005430 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8005376:	231f      	movs	r3, #31
 8005378:	18fb      	adds	r3, r7, r3
 800537a:	781b      	ldrb	r3, [r3, #0]
 800537c:	2b08      	cmp	r3, #8
 800537e:	d015      	beq.n	80053ac <UART_SetConfig+0x134>
 8005380:	dc18      	bgt.n	80053b4 <UART_SetConfig+0x13c>
 8005382:	2b04      	cmp	r3, #4
 8005384:	d00d      	beq.n	80053a2 <UART_SetConfig+0x12a>
 8005386:	dc15      	bgt.n	80053b4 <UART_SetConfig+0x13c>
 8005388:	2b00      	cmp	r3, #0
 800538a:	d002      	beq.n	8005392 <UART_SetConfig+0x11a>
 800538c:	2b02      	cmp	r3, #2
 800538e:	d005      	beq.n	800539c <UART_SetConfig+0x124>
 8005390:	e010      	b.n	80053b4 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005392:	f7ff f8d7 	bl	8004544 <HAL_RCC_GetPCLK1Freq>
 8005396:	0003      	movs	r3, r0
 8005398:	61bb      	str	r3, [r7, #24]
        break;
 800539a:	e012      	b.n	80053c2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800539c:	4b55      	ldr	r3, [pc, #340]	; (80054f4 <UART_SetConfig+0x27c>)
 800539e:	61bb      	str	r3, [r7, #24]
        break;
 80053a0:	e00f      	b.n	80053c2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053a2:	f7ff f86f 	bl	8004484 <HAL_RCC_GetSysClockFreq>
 80053a6:	0003      	movs	r3, r0
 80053a8:	61bb      	str	r3, [r7, #24]
        break;
 80053aa:	e00a      	b.n	80053c2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053ac:	2380      	movs	r3, #128	; 0x80
 80053ae:	021b      	lsls	r3, r3, #8
 80053b0:	61bb      	str	r3, [r7, #24]
        break;
 80053b2:	e006      	b.n	80053c2 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80053b4:	2300      	movs	r3, #0
 80053b6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80053b8:	231e      	movs	r3, #30
 80053ba:	18fb      	adds	r3, r7, r3
 80053bc:	2201      	movs	r2, #1
 80053be:	701a      	strb	r2, [r3, #0]
        break;
 80053c0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80053c2:	69bb      	ldr	r3, [r7, #24]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d100      	bne.n	80053ca <UART_SetConfig+0x152>
 80053c8:	e07a      	b.n	80054c0 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80053ca:	69bb      	ldr	r3, [r7, #24]
 80053cc:	005a      	lsls	r2, r3, #1
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	085b      	lsrs	r3, r3, #1
 80053d4:	18d2      	adds	r2, r2, r3
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	0019      	movs	r1, r3
 80053dc:	0010      	movs	r0, r2
 80053de:	f7fa fe93 	bl	8000108 <__udivsi3>
 80053e2:	0003      	movs	r3, r0
 80053e4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	2b0f      	cmp	r3, #15
 80053ea:	d91c      	bls.n	8005426 <UART_SetConfig+0x1ae>
 80053ec:	693a      	ldr	r2, [r7, #16]
 80053ee:	2380      	movs	r3, #128	; 0x80
 80053f0:	025b      	lsls	r3, r3, #9
 80053f2:	429a      	cmp	r2, r3
 80053f4:	d217      	bcs.n	8005426 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	b29a      	uxth	r2, r3
 80053fa:	200e      	movs	r0, #14
 80053fc:	183b      	adds	r3, r7, r0
 80053fe:	210f      	movs	r1, #15
 8005400:	438a      	bics	r2, r1
 8005402:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	085b      	lsrs	r3, r3, #1
 8005408:	b29b      	uxth	r3, r3
 800540a:	2207      	movs	r2, #7
 800540c:	4013      	ands	r3, r2
 800540e:	b299      	uxth	r1, r3
 8005410:	183b      	adds	r3, r7, r0
 8005412:	183a      	adds	r2, r7, r0
 8005414:	8812      	ldrh	r2, [r2, #0]
 8005416:	430a      	orrs	r2, r1
 8005418:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	183a      	adds	r2, r7, r0
 8005420:	8812      	ldrh	r2, [r2, #0]
 8005422:	60da      	str	r2, [r3, #12]
 8005424:	e04c      	b.n	80054c0 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8005426:	231e      	movs	r3, #30
 8005428:	18fb      	adds	r3, r7, r3
 800542a:	2201      	movs	r2, #1
 800542c:	701a      	strb	r2, [r3, #0]
 800542e:	e047      	b.n	80054c0 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005430:	231f      	movs	r3, #31
 8005432:	18fb      	adds	r3, r7, r3
 8005434:	781b      	ldrb	r3, [r3, #0]
 8005436:	2b08      	cmp	r3, #8
 8005438:	d015      	beq.n	8005466 <UART_SetConfig+0x1ee>
 800543a:	dc18      	bgt.n	800546e <UART_SetConfig+0x1f6>
 800543c:	2b04      	cmp	r3, #4
 800543e:	d00d      	beq.n	800545c <UART_SetConfig+0x1e4>
 8005440:	dc15      	bgt.n	800546e <UART_SetConfig+0x1f6>
 8005442:	2b00      	cmp	r3, #0
 8005444:	d002      	beq.n	800544c <UART_SetConfig+0x1d4>
 8005446:	2b02      	cmp	r3, #2
 8005448:	d005      	beq.n	8005456 <UART_SetConfig+0x1de>
 800544a:	e010      	b.n	800546e <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800544c:	f7ff f87a 	bl	8004544 <HAL_RCC_GetPCLK1Freq>
 8005450:	0003      	movs	r3, r0
 8005452:	61bb      	str	r3, [r7, #24]
        break;
 8005454:	e012      	b.n	800547c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005456:	4b27      	ldr	r3, [pc, #156]	; (80054f4 <UART_SetConfig+0x27c>)
 8005458:	61bb      	str	r3, [r7, #24]
        break;
 800545a:	e00f      	b.n	800547c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800545c:	f7ff f812 	bl	8004484 <HAL_RCC_GetSysClockFreq>
 8005460:	0003      	movs	r3, r0
 8005462:	61bb      	str	r3, [r7, #24]
        break;
 8005464:	e00a      	b.n	800547c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005466:	2380      	movs	r3, #128	; 0x80
 8005468:	021b      	lsls	r3, r3, #8
 800546a:	61bb      	str	r3, [r7, #24]
        break;
 800546c:	e006      	b.n	800547c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800546e:	2300      	movs	r3, #0
 8005470:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005472:	231e      	movs	r3, #30
 8005474:	18fb      	adds	r3, r7, r3
 8005476:	2201      	movs	r2, #1
 8005478:	701a      	strb	r2, [r3, #0]
        break;
 800547a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800547c:	69bb      	ldr	r3, [r7, #24]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d01e      	beq.n	80054c0 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	085a      	lsrs	r2, r3, #1
 8005488:	69bb      	ldr	r3, [r7, #24]
 800548a:	18d2      	adds	r2, r2, r3
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	0019      	movs	r1, r3
 8005492:	0010      	movs	r0, r2
 8005494:	f7fa fe38 	bl	8000108 <__udivsi3>
 8005498:	0003      	movs	r3, r0
 800549a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	2b0f      	cmp	r3, #15
 80054a0:	d90a      	bls.n	80054b8 <UART_SetConfig+0x240>
 80054a2:	693a      	ldr	r2, [r7, #16]
 80054a4:	2380      	movs	r3, #128	; 0x80
 80054a6:	025b      	lsls	r3, r3, #9
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d205      	bcs.n	80054b8 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	b29a      	uxth	r2, r3
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	60da      	str	r2, [r3, #12]
 80054b6:	e003      	b.n	80054c0 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80054b8:	231e      	movs	r3, #30
 80054ba:	18fb      	adds	r3, r7, r3
 80054bc:	2201      	movs	r2, #1
 80054be:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2200      	movs	r2, #0
 80054c4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2200      	movs	r2, #0
 80054ca:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80054cc:	231e      	movs	r3, #30
 80054ce:	18fb      	adds	r3, r7, r3
 80054d0:	781b      	ldrb	r3, [r3, #0]
}
 80054d2:	0018      	movs	r0, r3
 80054d4:	46bd      	mov	sp, r7
 80054d6:	b008      	add	sp, #32
 80054d8:	bd80      	pop	{r7, pc}
 80054da:	46c0      	nop			; (mov r8, r8)
 80054dc:	ffff69f3 	.word	0xffff69f3
 80054e0:	ffffcfff 	.word	0xffffcfff
 80054e4:	fffff4ff 	.word	0xfffff4ff
 80054e8:	40013800 	.word	0x40013800
 80054ec:	40021000 	.word	0x40021000
 80054f0:	40004400 	.word	0x40004400
 80054f4:	007a1200 	.word	0x007a1200

080054f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b082      	sub	sp, #8
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005504:	2201      	movs	r2, #1
 8005506:	4013      	ands	r3, r2
 8005508:	d00b      	beq.n	8005522 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	4a4a      	ldr	r2, [pc, #296]	; (800563c <UART_AdvFeatureConfig+0x144>)
 8005512:	4013      	ands	r3, r2
 8005514:	0019      	movs	r1, r3
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	430a      	orrs	r2, r1
 8005520:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005526:	2202      	movs	r2, #2
 8005528:	4013      	ands	r3, r2
 800552a:	d00b      	beq.n	8005544 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	4a43      	ldr	r2, [pc, #268]	; (8005640 <UART_AdvFeatureConfig+0x148>)
 8005534:	4013      	ands	r3, r2
 8005536:	0019      	movs	r1, r3
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	430a      	orrs	r2, r1
 8005542:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005548:	2204      	movs	r2, #4
 800554a:	4013      	ands	r3, r2
 800554c:	d00b      	beq.n	8005566 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	4a3b      	ldr	r2, [pc, #236]	; (8005644 <UART_AdvFeatureConfig+0x14c>)
 8005556:	4013      	ands	r3, r2
 8005558:	0019      	movs	r1, r3
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	430a      	orrs	r2, r1
 8005564:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800556a:	2208      	movs	r2, #8
 800556c:	4013      	ands	r3, r2
 800556e:	d00b      	beq.n	8005588 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	4a34      	ldr	r2, [pc, #208]	; (8005648 <UART_AdvFeatureConfig+0x150>)
 8005578:	4013      	ands	r3, r2
 800557a:	0019      	movs	r1, r3
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	430a      	orrs	r2, r1
 8005586:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800558c:	2210      	movs	r2, #16
 800558e:	4013      	ands	r3, r2
 8005590:	d00b      	beq.n	80055aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	4a2c      	ldr	r2, [pc, #176]	; (800564c <UART_AdvFeatureConfig+0x154>)
 800559a:	4013      	ands	r3, r2
 800559c:	0019      	movs	r1, r3
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	430a      	orrs	r2, r1
 80055a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ae:	2220      	movs	r2, #32
 80055b0:	4013      	ands	r3, r2
 80055b2:	d00b      	beq.n	80055cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	4a25      	ldr	r2, [pc, #148]	; (8005650 <UART_AdvFeatureConfig+0x158>)
 80055bc:	4013      	ands	r3, r2
 80055be:	0019      	movs	r1, r3
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	430a      	orrs	r2, r1
 80055ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d0:	2240      	movs	r2, #64	; 0x40
 80055d2:	4013      	ands	r3, r2
 80055d4:	d01d      	beq.n	8005612 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	4a1d      	ldr	r2, [pc, #116]	; (8005654 <UART_AdvFeatureConfig+0x15c>)
 80055de:	4013      	ands	r3, r2
 80055e0:	0019      	movs	r1, r3
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	430a      	orrs	r2, r1
 80055ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80055f2:	2380      	movs	r3, #128	; 0x80
 80055f4:	035b      	lsls	r3, r3, #13
 80055f6:	429a      	cmp	r2, r3
 80055f8:	d10b      	bne.n	8005612 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	4a15      	ldr	r2, [pc, #84]	; (8005658 <UART_AdvFeatureConfig+0x160>)
 8005602:	4013      	ands	r3, r2
 8005604:	0019      	movs	r1, r3
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	430a      	orrs	r2, r1
 8005610:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005616:	2280      	movs	r2, #128	; 0x80
 8005618:	4013      	ands	r3, r2
 800561a:	d00b      	beq.n	8005634 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	4a0e      	ldr	r2, [pc, #56]	; (800565c <UART_AdvFeatureConfig+0x164>)
 8005624:	4013      	ands	r3, r2
 8005626:	0019      	movs	r1, r3
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	430a      	orrs	r2, r1
 8005632:	605a      	str	r2, [r3, #4]
  }
}
 8005634:	46c0      	nop			; (mov r8, r8)
 8005636:	46bd      	mov	sp, r7
 8005638:	b002      	add	sp, #8
 800563a:	bd80      	pop	{r7, pc}
 800563c:	fffdffff 	.word	0xfffdffff
 8005640:	fffeffff 	.word	0xfffeffff
 8005644:	fffbffff 	.word	0xfffbffff
 8005648:	ffff7fff 	.word	0xffff7fff
 800564c:	ffffefff 	.word	0xffffefff
 8005650:	ffffdfff 	.word	0xffffdfff
 8005654:	ffefffff 	.word	0xffefffff
 8005658:	ff9fffff 	.word	0xff9fffff
 800565c:	fff7ffff 	.word	0xfff7ffff

08005660 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b092      	sub	sp, #72	; 0x48
 8005664:	af02      	add	r7, sp, #8
 8005666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2284      	movs	r2, #132	; 0x84
 800566c:	2100      	movs	r1, #0
 800566e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005670:	f7fb ff46 	bl	8001500 <HAL_GetTick>
 8005674:	0003      	movs	r3, r0
 8005676:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	2208      	movs	r2, #8
 8005680:	4013      	ands	r3, r2
 8005682:	2b08      	cmp	r3, #8
 8005684:	d12c      	bne.n	80056e0 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005686:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005688:	2280      	movs	r2, #128	; 0x80
 800568a:	0391      	lsls	r1, r2, #14
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	4a46      	ldr	r2, [pc, #280]	; (80057a8 <UART_CheckIdleState+0x148>)
 8005690:	9200      	str	r2, [sp, #0]
 8005692:	2200      	movs	r2, #0
 8005694:	f000 f88c 	bl	80057b0 <UART_WaitOnFlagUntilTimeout>
 8005698:	1e03      	subs	r3, r0, #0
 800569a:	d021      	beq.n	80056e0 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800569c:	f3ef 8310 	mrs	r3, PRIMASK
 80056a0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80056a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80056a4:	63bb      	str	r3, [r7, #56]	; 0x38
 80056a6:	2301      	movs	r3, #1
 80056a8:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056ac:	f383 8810 	msr	PRIMASK, r3
}
 80056b0:	46c0      	nop			; (mov r8, r8)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	2180      	movs	r1, #128	; 0x80
 80056be:	438a      	bics	r2, r1
 80056c0:	601a      	str	r2, [r3, #0]
 80056c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056c8:	f383 8810 	msr	PRIMASK, r3
}
 80056cc:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2220      	movs	r2, #32
 80056d2:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2278      	movs	r2, #120	; 0x78
 80056d8:	2100      	movs	r1, #0
 80056da:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056dc:	2303      	movs	r3, #3
 80056de:	e05f      	b.n	80057a0 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	2204      	movs	r2, #4
 80056e8:	4013      	ands	r3, r2
 80056ea:	2b04      	cmp	r3, #4
 80056ec:	d146      	bne.n	800577c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056f0:	2280      	movs	r2, #128	; 0x80
 80056f2:	03d1      	lsls	r1, r2, #15
 80056f4:	6878      	ldr	r0, [r7, #4]
 80056f6:	4a2c      	ldr	r2, [pc, #176]	; (80057a8 <UART_CheckIdleState+0x148>)
 80056f8:	9200      	str	r2, [sp, #0]
 80056fa:	2200      	movs	r2, #0
 80056fc:	f000 f858 	bl	80057b0 <UART_WaitOnFlagUntilTimeout>
 8005700:	1e03      	subs	r3, r0, #0
 8005702:	d03b      	beq.n	800577c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005704:	f3ef 8310 	mrs	r3, PRIMASK
 8005708:	60fb      	str	r3, [r7, #12]
  return(result);
 800570a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800570c:	637b      	str	r3, [r7, #52]	; 0x34
 800570e:	2301      	movs	r3, #1
 8005710:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005712:	693b      	ldr	r3, [r7, #16]
 8005714:	f383 8810 	msr	PRIMASK, r3
}
 8005718:	46c0      	nop			; (mov r8, r8)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	681a      	ldr	r2, [r3, #0]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4921      	ldr	r1, [pc, #132]	; (80057ac <UART_CheckIdleState+0x14c>)
 8005726:	400a      	ands	r2, r1
 8005728:	601a      	str	r2, [r3, #0]
 800572a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800572c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	f383 8810 	msr	PRIMASK, r3
}
 8005734:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005736:	f3ef 8310 	mrs	r3, PRIMASK
 800573a:	61bb      	str	r3, [r7, #24]
  return(result);
 800573c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800573e:	633b      	str	r3, [r7, #48]	; 0x30
 8005740:	2301      	movs	r3, #1
 8005742:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005744:	69fb      	ldr	r3, [r7, #28]
 8005746:	f383 8810 	msr	PRIMASK, r3
}
 800574a:	46c0      	nop			; (mov r8, r8)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	689a      	ldr	r2, [r3, #8]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	2101      	movs	r1, #1
 8005758:	438a      	bics	r2, r1
 800575a:	609a      	str	r2, [r3, #8]
 800575c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800575e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005760:	6a3b      	ldr	r3, [r7, #32]
 8005762:	f383 8810 	msr	PRIMASK, r3
}
 8005766:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2280      	movs	r2, #128	; 0x80
 800576c:	2120      	movs	r1, #32
 800576e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2278      	movs	r2, #120	; 0x78
 8005774:	2100      	movs	r1, #0
 8005776:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005778:	2303      	movs	r3, #3
 800577a:	e011      	b.n	80057a0 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2220      	movs	r2, #32
 8005780:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2280      	movs	r2, #128	; 0x80
 8005786:	2120      	movs	r1, #32
 8005788:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2200      	movs	r2, #0
 800578e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2278      	movs	r2, #120	; 0x78
 800579a:	2100      	movs	r1, #0
 800579c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800579e:	2300      	movs	r3, #0
}
 80057a0:	0018      	movs	r0, r3
 80057a2:	46bd      	mov	sp, r7
 80057a4:	b010      	add	sp, #64	; 0x40
 80057a6:	bd80      	pop	{r7, pc}
 80057a8:	01ffffff 	.word	0x01ffffff
 80057ac:	fffffedf 	.word	0xfffffedf

080057b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b084      	sub	sp, #16
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	60f8      	str	r0, [r7, #12]
 80057b8:	60b9      	str	r1, [r7, #8]
 80057ba:	603b      	str	r3, [r7, #0]
 80057bc:	1dfb      	adds	r3, r7, #7
 80057be:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057c0:	e04b      	b.n	800585a <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057c2:	69bb      	ldr	r3, [r7, #24]
 80057c4:	3301      	adds	r3, #1
 80057c6:	d048      	beq.n	800585a <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057c8:	f7fb fe9a 	bl	8001500 <HAL_GetTick>
 80057cc:	0002      	movs	r2, r0
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	1ad3      	subs	r3, r2, r3
 80057d2:	69ba      	ldr	r2, [r7, #24]
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d302      	bcc.n	80057de <UART_WaitOnFlagUntilTimeout+0x2e>
 80057d8:	69bb      	ldr	r3, [r7, #24]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d101      	bne.n	80057e2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80057de:	2303      	movs	r3, #3
 80057e0:	e04b      	b.n	800587a <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	2204      	movs	r2, #4
 80057ea:	4013      	ands	r3, r2
 80057ec:	d035      	beq.n	800585a <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	69db      	ldr	r3, [r3, #28]
 80057f4:	2208      	movs	r2, #8
 80057f6:	4013      	ands	r3, r2
 80057f8:	2b08      	cmp	r3, #8
 80057fa:	d111      	bne.n	8005820 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	2208      	movs	r2, #8
 8005802:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	0018      	movs	r0, r3
 8005808:	f000 f83c 	bl	8005884 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2284      	movs	r2, #132	; 0x84
 8005810:	2108      	movs	r1, #8
 8005812:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2278      	movs	r2, #120	; 0x78
 8005818:	2100      	movs	r1, #0
 800581a:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 800581c:	2301      	movs	r3, #1
 800581e:	e02c      	b.n	800587a <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	69da      	ldr	r2, [r3, #28]
 8005826:	2380      	movs	r3, #128	; 0x80
 8005828:	011b      	lsls	r3, r3, #4
 800582a:	401a      	ands	r2, r3
 800582c:	2380      	movs	r3, #128	; 0x80
 800582e:	011b      	lsls	r3, r3, #4
 8005830:	429a      	cmp	r2, r3
 8005832:	d112      	bne.n	800585a <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	2280      	movs	r2, #128	; 0x80
 800583a:	0112      	lsls	r2, r2, #4
 800583c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	0018      	movs	r0, r3
 8005842:	f000 f81f 	bl	8005884 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2284      	movs	r2, #132	; 0x84
 800584a:	2120      	movs	r1, #32
 800584c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2278      	movs	r2, #120	; 0x78
 8005852:	2100      	movs	r1, #0
 8005854:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005856:	2303      	movs	r3, #3
 8005858:	e00f      	b.n	800587a <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	69db      	ldr	r3, [r3, #28]
 8005860:	68ba      	ldr	r2, [r7, #8]
 8005862:	4013      	ands	r3, r2
 8005864:	68ba      	ldr	r2, [r7, #8]
 8005866:	1ad3      	subs	r3, r2, r3
 8005868:	425a      	negs	r2, r3
 800586a:	4153      	adcs	r3, r2
 800586c:	b2db      	uxtb	r3, r3
 800586e:	001a      	movs	r2, r3
 8005870:	1dfb      	adds	r3, r7, #7
 8005872:	781b      	ldrb	r3, [r3, #0]
 8005874:	429a      	cmp	r2, r3
 8005876:	d0a4      	beq.n	80057c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005878:	2300      	movs	r3, #0
}
 800587a:	0018      	movs	r0, r3
 800587c:	46bd      	mov	sp, r7
 800587e:	b004      	add	sp, #16
 8005880:	bd80      	pop	{r7, pc}
	...

08005884 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b08e      	sub	sp, #56	; 0x38
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800588c:	f3ef 8310 	mrs	r3, PRIMASK
 8005890:	617b      	str	r3, [r7, #20]
  return(result);
 8005892:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005894:	637b      	str	r3, [r7, #52]	; 0x34
 8005896:	2301      	movs	r3, #1
 8005898:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800589a:	69bb      	ldr	r3, [r7, #24]
 800589c:	f383 8810 	msr	PRIMASK, r3
}
 80058a0:	46c0      	nop			; (mov r8, r8)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	681a      	ldr	r2, [r3, #0]
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4926      	ldr	r1, [pc, #152]	; (8005948 <UART_EndRxTransfer+0xc4>)
 80058ae:	400a      	ands	r2, r1
 80058b0:	601a      	str	r2, [r3, #0]
 80058b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058b6:	69fb      	ldr	r3, [r7, #28]
 80058b8:	f383 8810 	msr	PRIMASK, r3
}
 80058bc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80058be:	f3ef 8310 	mrs	r3, PRIMASK
 80058c2:	623b      	str	r3, [r7, #32]
  return(result);
 80058c4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058c6:	633b      	str	r3, [r7, #48]	; 0x30
 80058c8:	2301      	movs	r3, #1
 80058ca:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ce:	f383 8810 	msr	PRIMASK, r3
}
 80058d2:	46c0      	nop			; (mov r8, r8)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	689a      	ldr	r2, [r3, #8]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	2101      	movs	r1, #1
 80058e0:	438a      	bics	r2, r1
 80058e2:	609a      	str	r2, [r3, #8]
 80058e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058e6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058ea:	f383 8810 	msr	PRIMASK, r3
}
 80058ee:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	d118      	bne.n	800592a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80058f8:	f3ef 8310 	mrs	r3, PRIMASK
 80058fc:	60bb      	str	r3, [r7, #8]
  return(result);
 80058fe:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005900:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005902:	2301      	movs	r3, #1
 8005904:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	f383 8810 	msr	PRIMASK, r3
}
 800590c:	46c0      	nop			; (mov r8, r8)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	681a      	ldr	r2, [r3, #0]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	2110      	movs	r1, #16
 800591a:	438a      	bics	r2, r1
 800591c:	601a      	str	r2, [r3, #0]
 800591e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005920:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	f383 8810 	msr	PRIMASK, r3
}
 8005928:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2280      	movs	r2, #128	; 0x80
 800592e:	2120      	movs	r1, #32
 8005930:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2200      	movs	r2, #0
 8005936:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2200      	movs	r2, #0
 800593c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800593e:	46c0      	nop			; (mov r8, r8)
 8005940:	46bd      	mov	sp, r7
 8005942:	b00e      	add	sp, #56	; 0x38
 8005944:	bd80      	pop	{r7, pc}
 8005946:	46c0      	nop			; (mov r8, r8)
 8005948:	fffffedf 	.word	0xfffffedf

0800594c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b084      	sub	sp, #16
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005958:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	225a      	movs	r2, #90	; 0x5a
 800595e:	2100      	movs	r1, #0
 8005960:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2252      	movs	r2, #82	; 0x52
 8005966:	2100      	movs	r1, #0
 8005968:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	0018      	movs	r0, r3
 800596e:	f7ff fc6f 	bl	8005250 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005972:	46c0      	nop			; (mov r8, r8)
 8005974:	46bd      	mov	sp, r7
 8005976:	b004      	add	sp, #16
 8005978:	bd80      	pop	{r7, pc}

0800597a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800597a:	b580      	push	{r7, lr}
 800597c:	b086      	sub	sp, #24
 800597e:	af00      	add	r7, sp, #0
 8005980:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005982:	f3ef 8310 	mrs	r3, PRIMASK
 8005986:	60bb      	str	r3, [r7, #8]
  return(result);
 8005988:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800598a:	617b      	str	r3, [r7, #20]
 800598c:	2301      	movs	r3, #1
 800598e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	f383 8810 	msr	PRIMASK, r3
}
 8005996:	46c0      	nop			; (mov r8, r8)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	681a      	ldr	r2, [r3, #0]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	2140      	movs	r1, #64	; 0x40
 80059a4:	438a      	bics	r2, r1
 80059a6:	601a      	str	r2, [r3, #0]
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	f383 8810 	msr	PRIMASK, r3
}
 80059b2:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2220      	movs	r2, #32
 80059b8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	0018      	movs	r0, r3
 80059c4:	f7fb fabc 	bl	8000f40 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059c8:	46c0      	nop			; (mov r8, r8)
 80059ca:	46bd      	mov	sp, r7
 80059cc:	b006      	add	sp, #24
 80059ce:	bd80      	pop	{r7, pc}

080059d0 <__libc_init_array>:
 80059d0:	b570      	push	{r4, r5, r6, lr}
 80059d2:	2600      	movs	r6, #0
 80059d4:	4d0c      	ldr	r5, [pc, #48]	; (8005a08 <__libc_init_array+0x38>)
 80059d6:	4c0d      	ldr	r4, [pc, #52]	; (8005a0c <__libc_init_array+0x3c>)
 80059d8:	1b64      	subs	r4, r4, r5
 80059da:	10a4      	asrs	r4, r4, #2
 80059dc:	42a6      	cmp	r6, r4
 80059de:	d109      	bne.n	80059f4 <__libc_init_array+0x24>
 80059e0:	2600      	movs	r6, #0
 80059e2:	f000 f82b 	bl	8005a3c <_init>
 80059e6:	4d0a      	ldr	r5, [pc, #40]	; (8005a10 <__libc_init_array+0x40>)
 80059e8:	4c0a      	ldr	r4, [pc, #40]	; (8005a14 <__libc_init_array+0x44>)
 80059ea:	1b64      	subs	r4, r4, r5
 80059ec:	10a4      	asrs	r4, r4, #2
 80059ee:	42a6      	cmp	r6, r4
 80059f0:	d105      	bne.n	80059fe <__libc_init_array+0x2e>
 80059f2:	bd70      	pop	{r4, r5, r6, pc}
 80059f4:	00b3      	lsls	r3, r6, #2
 80059f6:	58eb      	ldr	r3, [r5, r3]
 80059f8:	4798      	blx	r3
 80059fa:	3601      	adds	r6, #1
 80059fc:	e7ee      	b.n	80059dc <__libc_init_array+0xc>
 80059fe:	00b3      	lsls	r3, r6, #2
 8005a00:	58eb      	ldr	r3, [r5, r3]
 8005a02:	4798      	blx	r3
 8005a04:	3601      	adds	r6, #1
 8005a06:	e7f2      	b.n	80059ee <__libc_init_array+0x1e>
 8005a08:	08005ad4 	.word	0x08005ad4
 8005a0c:	08005ad4 	.word	0x08005ad4
 8005a10:	08005ad4 	.word	0x08005ad4
 8005a14:	08005adc 	.word	0x08005adc

08005a18 <memcpy>:
 8005a18:	2300      	movs	r3, #0
 8005a1a:	b510      	push	{r4, lr}
 8005a1c:	429a      	cmp	r2, r3
 8005a1e:	d100      	bne.n	8005a22 <memcpy+0xa>
 8005a20:	bd10      	pop	{r4, pc}
 8005a22:	5ccc      	ldrb	r4, [r1, r3]
 8005a24:	54c4      	strb	r4, [r0, r3]
 8005a26:	3301      	adds	r3, #1
 8005a28:	e7f8      	b.n	8005a1c <memcpy+0x4>

08005a2a <memset>:
 8005a2a:	0003      	movs	r3, r0
 8005a2c:	1882      	adds	r2, r0, r2
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d100      	bne.n	8005a34 <memset+0xa>
 8005a32:	4770      	bx	lr
 8005a34:	7019      	strb	r1, [r3, #0]
 8005a36:	3301      	adds	r3, #1
 8005a38:	e7f9      	b.n	8005a2e <memset+0x4>
	...

08005a3c <_init>:
 8005a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a3e:	46c0      	nop			; (mov r8, r8)
 8005a40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a42:	bc08      	pop	{r3}
 8005a44:	469e      	mov	lr, r3
 8005a46:	4770      	bx	lr

08005a48 <_fini>:
 8005a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a4a:	46c0      	nop			; (mov r8, r8)
 8005a4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a4e:	bc08      	pop	{r3}
 8005a50:	469e      	mov	lr, r3
 8005a52:	4770      	bx	lr
