   1              	# 0 "./support/startup_stm32f100xb.s"
   2              	# 1 "G:\\College\\CUS11021\\1696-calculator//"
   0              	
   0              	
   0              	
   1              	/**
   2              	  *************** (C) COPYRIGHT 2017 STMicroelectronics ************************
   3              	  * @file      startup_stm32f100xb.s
   4              	  * @author    MCD Application Team
   5              	  * @brief     STM32F100xB Devices vector table for Atollic toolchain.
   6              	  *            This module performs:
   7              	  *                - Set the initial SP
   8              	  *                - Set the initial PC == Reset_Handler,
   9              	  *                - Set the vector table entries with the exceptions ISR address
  10              	  *                - Configure the clock system   
  11              	  *                - Branches to main in the C library (which eventually
  12              	  *                  calls main()).
  13              	  *            After Reset the Cortex-M3 processor is in Thread mode,
  14              	  *            priority is Privileged, and the Stack is set to Main.
  15              	  ******************************************************************************
  16              	  * @attention
  17              	  *
  18              	  * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  19              	  * All rights reserved.</center></h2>
  20              	  *
  21              	  * This software component is licensed by ST under BSD 3-Clause license,
  22              	  * the "License"; You may not use this file except in compliance with the
  23              	  * License. You may obtain a copy of the License at:
  24              	  *                        opensource.org/licenses/BSD-3-Clause
  25              	  *
  26              	  ******************************************************************************
  27              	  */
  28              	
  29              	  .syntax unified
  30              	  .cpu cortex-m3
  31              	  .fpu softvfp
  32              	  .thumb
  33              	
  34              	  .equ  BootRAM, 0xF108F85F
  35              	
  36              	  .section  .text
  37              	
  38              	  .weak  Reset_Handler
  40              	Reset_Handler:  
  41 0000 FFF7FEFF 	  bl    Init_Test
  42 0004 FFF7FEFF 	  bl    Main
  43              	Eval_Test:
  44 0008 FEE7     	  b     Eval_Test
  46              	
  47              	
  48              	  .weak     Init_Test
  50              	Init_Test:
  51 000a 4FF00000 	  MOV   R0, #0
  52 000e 4FF00001 	  MOV   R1, #0
  53 0012 4FF00002 	  MOV   R2, #0
  54 0016 4FF00003 	  MOV   R3, #0
  55 001a 4FF00004 	  MOV   R4, #0
  56 001e 4FF00005 	  MOV   R5, #0
  57 0022 4FF00006 	  MOV   R6, #0
  58 0026 4FF00007 	  MOV   R7, #0
  59 002a 4FF00008 	  MOV   R8, #0
  60 002e 4FF00009 	  MOV   R9, #0
  61 0032 4FF0000A 	  MOV   R10, #0
  62 0036 4FF0000B 	  MOV   R11, #0
  63 003a 4FF0000C 	  MOV   R12, #0
  64 003e 7047     	  bx    lr
  66              	
  67              	
  68              	/**
  69              	 * @brief  This is the code that gets called when the processor receives an
  70              	 *         unexpected interrupt.  This simply enters an infinite loop, preserving
  71              	 *         the system state for examination by a debugger.
  72              	 *
  73              	 * @param  None
  74              	 * @retval : None
  75              	*/
  76              	  .weak     Default_Handler
  78              	  .section .text.Default_Handler,"ax",%progbits
  79              	Default_Handler:
  80              	Infinite_Loop:
  81 0000 FEE7     	  b Infinite_Loop
  83              	
  84              	
  85              	/******************************************************************************
  86              	*
  87              	* The minimal vector table for a Cortex M3.  Note that the proper constructs
  88              	* must be placed on this to ensure that it ends up at physical address
  89              	* 0x0000.0000.
  90              	*
  91              	******************************************************************************/
  92              	  .section .isr_vector,"a",%progbits
  95              	
  96              	
  97              	g_pfnVectors:
  98 0000 00000000 	  .word _estack
  99 0004 00000000 	  .word Reset_Handler
 100 0008 00000000 	  .word NMI_Handler
 101 000c 00000000 	  .word HardFault_Handler
 102 0010 00000000 	  .word MemManage_Handler
 103 0014 00000000 	  .word BusFault_Handler
 104 0018 00000000 	  .word UsageFault_Handler
 105 001c 00000000 	  .word 0
 106 0020 00000000 	  .word 0
 107 0024 00000000 	  .word 0
 108 0028 00000000 	  .word 0
 109 002c 00000000 	  .word SVC_Handler
 110 0030 00000000 	  .word DebugMon_Handler
 111 0034 00000000 	  .word 0
 112 0038 00000000 	  .word PendSV_Handler
 113 003c 00000000 	  .word SysTick_Handler
 114 0040 00000000 	  .word WWDG_IRQHandler
 115 0044 00000000 	  .word PVD_IRQHandler
 116 0048 00000000 	  .word TAMPER_IRQHandler
 117 004c 00000000 	  .word RTC_IRQHandler
 118 0050 00000000 	  .word FLASH_IRQHandler
 119 0054 00000000 	  .word RCC_IRQHandler
 120 0058 00000000 	  .word EXTI0_IRQHandler
 121 005c 00000000 	  .word EXTI1_IRQHandler
 122 0060 00000000 	  .word EXTI2_IRQHandler
 123 0064 00000000 	  .word EXTI3_IRQHandler
 124 0068 00000000 	  .word EXTI4_IRQHandler
 125 006c 00000000 	  .word DMA1_Channel1_IRQHandler
 126 0070 00000000 	  .word DMA1_Channel2_IRQHandler
 127 0074 00000000 	  .word DMA1_Channel3_IRQHandler
 128 0078 00000000 	  .word DMA1_Channel4_IRQHandler
 129 007c 00000000 	  .word DMA1_Channel5_IRQHandler
 130 0080 00000000 	  .word DMA1_Channel6_IRQHandler
 131 0084 00000000 	  .word DMA1_Channel7_IRQHandler
 132 0088 00000000 	  .word ADC1_IRQHandler
 133 008c 00000000 	  .word 0
 134 0090 00000000 	  .word 0
 135 0094 00000000 	  .word 0
 136 0098 00000000 	  .word 0
 137 009c 00000000 	  .word EXTI9_5_IRQHandler
 138 00a0 00000000 	  .word TIM1_BRK_TIM15_IRQHandler
 139 00a4 00000000 	  .word TIM1_UP_TIM16_IRQHandler
 140 00a8 00000000 	  .word TIM1_TRG_COM_TIM17_IRQHandler
 141 00ac 00000000 	  .word TIM1_CC_IRQHandler
 142 00b0 00000000 	  .word TIM2_IRQHandler
 143 00b4 00000000 	  .word TIM3_IRQHandler
 144 00b8 00000000 	  .word TIM4_IRQHandler
 145 00bc 00000000 	  .word I2C1_EV_IRQHandler
 146 00c0 00000000 	  .word I2C1_ER_IRQHandler
 147 00c4 00000000 	  .word I2C2_EV_IRQHandler
 148 00c8 00000000 	  .word I2C2_ER_IRQHandler
 149 00cc 00000000 	  .word SPI1_IRQHandler
 150 00d0 00000000 	  .word SPI2_IRQHandler
 151 00d4 00000000 	  .word USART1_IRQHandler
 152 00d8 00000000 	  .word USART2_IRQHandler
 153 00dc 00000000 	  .word USART3_IRQHandler
 154 00e0 00000000 	  .word EXTI15_10_IRQHandler
 155 00e4 00000000 	  .word RTC_Alarm_IRQHandler
 156 00e8 00000000 	  .word CEC_IRQHandler
 157 00ec 00000000 	  .word 0
 158 00f0 00000000 	  .word 0
 159 00f4 00000000 	  .word 0
 160 00f8 00000000 	  .word 0
 161 00fc 00000000 	  .word 0
 162 0100 00000000 	  .word 0
 163 0104 00000000 	  .word 0
 164 0108 00000000 	  .word 0
 165 010c 00000000 	  .word 0
 166 0110 00000000 	  .word 0
 167 0114 00000000 	  .word 0
 168 0118 00000000 	  .word TIM6_DAC_IRQHandler
 169 011c 00000000 	  .word TIM7_IRQHandler  
 170 0120 00000000 	  .word 0
 171 0124 00000000 	  .word 0
 172 0128 00000000 	  .word 0
 173 012c 00000000 	  .word 0
 174 0130 00000000 	  .word 0
 175 0134 00000000 	  .word 0
 176 0138 00000000 	  .word 0
 177 013c 00000000 	  .word 0
 178 0140 00000000 	  .word 0
 179 0144 00000000 	  .word 0
 180 0148 00000000 	  .word 0
 181 014c 00000000 	  .word 0
 182 0150 00000000 	  .word 0
 183 0154 00000000 	  .word 0
 184 0158 00000000 	  .word 0
 185 015c 00000000 	  .word 0
 186 0160 00000000 	  .word 0
 187 0164 00000000 	  .word 0
 188 0168 00000000 	  .word 0
 189 016c 00000000 	  .word 0
 190 0170 00000000 	  .word 0
 191 0174 00000000 	  .word 0
 192 0178 00000000 	  .word 0
 193 017c 00000000 	  .word 0
 194 0180 00000000 	  .word 0
 195 0184 00000000 	  .word 0
 196 0188 00000000 	  .word 0
 197 018c 00000000 	  .word 0
 198 0190 00000000 	  .word 0
 199 0194 00000000 	  .word 0
 200 0198 00000000 	  .word 0
 201 019c 00000000 	  .word 0
 202 01a0 00000000 	  .word 0
 203 01a4 00000000 	  .word 0
 204 01a8 00000000 	  .word 0
 205 01ac 00000000 	  .word 0
 206 01b0 00000000 	  .word 0
 207 01b4 00000000 	  .word 0
 208 01b8 00000000 	  .word 0
 209 01bc 00000000 	  .word 0
 210 01c0 00000000 	  .word 0
 211 01c4 00000000 	  .word 0
 212 01c8 00000000 	  .word 0
 213 01cc 5FF808F1 	  .word BootRAM          /* @0x01CC. This is for boot in RAM mode for 
 214              	                            STM32F10xB Value Line devices. */
 215              	
 216              	/*******************************************************************************
 217              	*
 218              	* Provide weak aliases for each Exception handler to the Default_Handler.
 219              	* As they are weak aliases, any function with the same name will override
 220              	* this definition.
 221              	*
 222              	*******************************************************************************/
 223              	
 224              	    
 225              	  .weak  NMI_Handler
 226              	  .thumb_set NMI_Handler,Default_Handler
 227              	  
 228              	  .weak  HardFault_Handler
 229              	  .thumb_set HardFault_Handler,Default_Handler
 230              	  
 231              	  .weak  MemManage_Handler
 232              	  .thumb_set MemManage_Handler,Default_Handler
 233              	  
 234              	  .weak  BusFault_Handler
 235              	  .thumb_set BusFault_Handler,Default_Handler
 236              	
 237              	  .weak  UsageFault_Handler
 238              	  .thumb_set UsageFault_Handler,Default_Handler
 239              	
 240              	  .weak  SVC_Handler
 241              	  .thumb_set SVC_Handler,Default_Handler
 242              	
 243              	  .weak  DebugMon_Handler
 244              	  .thumb_set DebugMon_Handler,Default_Handler
 245              	
 246              	  .weak  PendSV_Handler
 247              	  .thumb_set PendSV_Handler,Default_Handler
 248              	
 249              	  .weak  SysTick_Handler
 250              	  .thumb_set SysTick_Handler,Default_Handler
 251              	
 252              	  .weak  WWDG_IRQHandler
 253              	  .thumb_set WWDG_IRQHandler,Default_Handler
 254              	
 255              	  .weak  PVD_IRQHandler
 256              	  .thumb_set PVD_IRQHandler,Default_Handler
 257              	
 258              	  .weak  TAMPER_IRQHandler
 259              	  .thumb_set TAMPER_IRQHandler,Default_Handler
 260              	
 261              	  .weak  RTC_IRQHandler
 262              	  .thumb_set RTC_IRQHandler,Default_Handler
 263              	
 264              	  .weak  FLASH_IRQHandler
 265              	  .thumb_set FLASH_IRQHandler,Default_Handler
 266              	
 267              	  .weak  RCC_IRQHandler
 268              	  .thumb_set RCC_IRQHandler,Default_Handler
 269              	
 270              	  .weak  EXTI0_IRQHandler
 271              	  .thumb_set EXTI0_IRQHandler,Default_Handler
 272              	
 273              	  .weak  EXTI1_IRQHandler
 274              	  .thumb_set EXTI1_IRQHandler,Default_Handler
 275              	
 276              	  .weak  EXTI2_IRQHandler
 277              	  .thumb_set EXTI2_IRQHandler,Default_Handler
 278              	
 279              	  .weak  EXTI3_IRQHandler
 280              	  .thumb_set EXTI3_IRQHandler,Default_Handler
 281              	
 282              	  .weak  EXTI4_IRQHandler
 283              	  .thumb_set EXTI4_IRQHandler,Default_Handler
 284              	
 285              	  .weak  DMA1_Channel1_IRQHandler
 286              	  .thumb_set DMA1_Channel1_IRQHandler,Default_Handler
 287              	
 288              	  .weak  DMA1_Channel2_IRQHandler
 289              	  .thumb_set DMA1_Channel2_IRQHandler,Default_Handler
 290              	
 291              	  .weak  DMA1_Channel3_IRQHandler
 292              	  .thumb_set DMA1_Channel3_IRQHandler,Default_Handler
 293              	
 294              	  .weak  DMA1_Channel4_IRQHandler
 295              	  .thumb_set DMA1_Channel4_IRQHandler,Default_Handler
 296              	
 297              	  .weak  DMA1_Channel5_IRQHandler
 298              	  .thumb_set DMA1_Channel5_IRQHandler,Default_Handler
 299              	
 300              	  .weak  DMA1_Channel6_IRQHandler
 301              	  .thumb_set DMA1_Channel6_IRQHandler,Default_Handler
 302              	
 303              	  .weak  DMA1_Channel7_IRQHandler
 304              	  .thumb_set DMA1_Channel7_IRQHandler,Default_Handler
 305              	
 306              	  .weak  ADC1_IRQHandler
 307              	  .thumb_set ADC1_IRQHandler,Default_Handler
 308              	
 309              	  .weak  EXTI9_5_IRQHandler
 310              	  .thumb_set EXTI9_5_IRQHandler,Default_Handler
 311              	
 312              	  .weak  TIM1_BRK_TIM15_IRQHandler
 313              	  .thumb_set TIM1_BRK_TIM15_IRQHandler,Default_Handler
 314              	
 315              	  .weak  TIM1_UP_TIM16_IRQHandler
 316              	  .thumb_set TIM1_UP_TIM16_IRQHandler,Default_Handler
 317              	
 318              	  .weak  TIM1_TRG_COM_TIM17_IRQHandler
 319              	  .thumb_set TIM1_TRG_COM_TIM17_IRQHandler,Default_Handler
 320              	
 321              	  .weak  TIM1_CC_IRQHandler
 322              	  .thumb_set TIM1_CC_IRQHandler,Default_Handler
 323              	
 324              	  .weak  TIM2_IRQHandler
 325              	  .thumb_set TIM2_IRQHandler,Default_Handler
 326              	  
 327              	  .weak  TIM3_IRQHandler
 328              	  .thumb_set TIM3_IRQHandler,Default_Handler
 329              	
 330              	  .weak  TIM4_IRQHandler
 331              	  .thumb_set TIM4_IRQHandler,Default_Handler
 332              	
 333              	  .weak  I2C1_EV_IRQHandler
 334              	  .thumb_set I2C1_EV_IRQHandler,Default_Handler
 335              	
 336              	  .weak  I2C1_ER_IRQHandler
 337              	  .thumb_set I2C1_ER_IRQHandler,Default_Handler
 338              	  
 339              	  .weak  I2C2_EV_IRQHandler
 340              	  .thumb_set I2C1_EV_IRQHandler,Default_Handler
 341              	
 342              	  .weak  I2C2_ER_IRQHandler
 343              	  .thumb_set I2C1_ER_IRQHandler,Default_Handler
 344              	
 345              	  .weak  SPI1_IRQHandler
 346              	  .thumb_set SPI1_IRQHandler,Default_Handler
 347              	  
 348              	  .weak  SPI1_IRQHandler
 349              	  .thumb_set SPI2_IRQHandler,Default_Handler
 350              	
 351              	  .weak  USART1_IRQHandler
 352              	  .thumb_set USART1_IRQHandler,Default_Handler
 353              	
 354              	  .weak  USART2_IRQHandler
 355              	  .thumb_set USART2_IRQHandler,Default_Handler
 356              	  
 357              	  .weak  USART3_IRQHandler
 358              	  .thumb_set USART3_IRQHandler,Default_Handler
 359              	
 360              	  .weak  EXTI15_10_IRQHandler
 361              	  .thumb_set EXTI15_10_IRQHandler,Default_Handler
 362              	
 363              	  .weak  RTC_Alarm_IRQHandler
 364              	  .thumb_set RTC_Alarm_IRQHandler,Default_Handler
 365              	
 366              	  .weak  CEC_IRQHandler
 367              	  .thumb_set CEC_IRQHandler,Default_Handler
 368              	
 369              	  .weak  TIM6_DAC_IRQHandler
 370              	  .thumb_set TIM6_DAC_IRQHandler,Default_Handler
 371              	
 372              	  .weak  TIM7_IRQHandler
 373              	  .thumb_set TIM7_IRQHandler,Default_Handler  
DEFINED SYMBOLS
./support/startup_stm32f100xb.s:34     *ABS*:00000000f108f85f BootRAM
./support/startup_stm32f100xb.s:40     .text:0000000000000000 Reset_Handler
./support/startup_stm32f100xb.s:50     .text:000000000000000a Init_Test
./support/startup_stm32f100xb.s:41     .text:0000000000000000 $t
./support/startup_stm32f100xb.s:43     .text:0000000000000008 Eval_Test
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 Default_Handler
./support/startup_stm32f100xb.s:80     .text.Default_Handler:0000000000000000 Infinite_Loop
./support/startup_stm32f100xb.s:81     .text.Default_Handler:0000000000000000 $t
./support/startup_stm32f100xb.s:97     .isr_vector:0000000000000000 g_pfnVectors
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 NMI_Handler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 HardFault_Handler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 MemManage_Handler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 BusFault_Handler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 UsageFault_Handler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 SVC_Handler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 DebugMon_Handler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 PendSV_Handler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 SysTick_Handler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 WWDG_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 PVD_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 TAMPER_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 RTC_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 FLASH_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 RCC_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 EXTI0_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 EXTI1_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 EXTI2_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 EXTI3_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 EXTI4_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 DMA1_Channel1_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 DMA1_Channel2_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 DMA1_Channel3_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 DMA1_Channel4_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 DMA1_Channel5_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 DMA1_Channel6_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 DMA1_Channel7_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 ADC1_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 EXTI9_5_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 TIM1_BRK_TIM15_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 TIM1_UP_TIM16_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 TIM1_TRG_COM_TIM17_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 TIM1_CC_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 TIM2_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 TIM3_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 TIM4_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 I2C1_EV_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 I2C1_ER_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 SPI1_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 SPI2_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 USART1_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 USART2_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 USART3_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 EXTI15_10_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 RTC_Alarm_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 CEC_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 TIM6_DAC_IRQHandler
./support/startup_stm32f100xb.s:79     .text.Default_Handler:0000000000000000 TIM7_IRQHandler

UNDEFINED SYMBOLS
Main
_estack
I2C2_EV_IRQHandler
I2C2_ER_IRQHandler
