/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2021 MediaTek Inc.
 * Author: Jordon Jiang <jordon.jiang@mediatek.com>
 */

#ifndef _DTS_IOMMU_PORT_MT6855_H_
#define _DTS_IOMMU_PORT_MT6855_H_

#include <dt-bindings/memory/mtk-memory-port.h>

/* iova region definition */
#define NORMAL_DOM				(0)
#define CAM_MDP_VENC_DOM			(1)
#define LK_RESV_DOM				(2)
#define VDO_REGION1				(3)
#define VDO_REGION2				(4)
#define VDO_REGION3				(5)
#define VDO_REGION4				(6)
#define VDEC_DOM				(7)

/* larb0 */
#define M4U_LARB0_PORT0				MTK_M4U_DOM_ID(NORMAL_DOM, 0, 0)
#define M4U_LARB0_PORT1				MTK_M4U_DOM_ID(NORMAL_DOM, 0, 1)
#define M4U_LARB0_PORT2				MTK_M4U_DOM_ID(NORMAL_DOM, 0, 2)
#define M4U_LARB0_PORT3				MTK_M4U_DOM_ID(NORMAL_DOM, 0, 3)
#define M4U_LARB0_PORT4				MTK_M4U_DOM_ID(NORMAL_DOM, 0, 4)
#define M4U_LARB0_PORT5				MTK_M4U_DOM_ID(NORMAL_DOM, 0, 5)
#define M4U_LARB0_PORT6				MTK_M4U_DOM_ID(NORMAL_DOM, 0, 6)
#define M4U_LARB0_PORT7				MTK_M4U_DOM_ID(NORMAL_DOM, 0, 7)
#define M4U_LARB0_PORT8				MTK_M4U_DOM_ID(NORMAL_DOM, 0, 8)
#define M4U_LARB0_PORT9				MTK_M4U_DOM_ID(NORMAL_DOM, 0, 9)
#define M4U_LARB0_PORT10			MTK_M4U_DOM_ID(NORMAL_DOM, 0, 10)
#define M4U_LARB0_PORT11			MTK_M4U_DOM_ID(NORMAL_DOM, 0, 11)
#define M4U_LARB0_PORT12			MTK_M4U_DOM_ID(NORMAL_DOM, 0, 12)
#define M4U_LARB0_PORT13			MTK_M4U_DOM_ID(NORMAL_DOM, 0, 13)
#define M4U_LARB0_PORT14			MTK_M4U_DOM_ID(NORMAL_DOM, 0, 14)

/* larb1 */
#define M4U_LARB1_PORT0				MTK_M4U_DOM_ID(NORMAL_DOM, 1, 0)
#define M4U_LARB1_PORT1				MTK_M4U_DOM_ID(NORMAL_DOM, 1, 1)
#define M4U_LARB1_PORT2				MTK_M4U_DOM_ID(NORMAL_DOM, 1, 2)
#define M4U_LARB1_PORT3				MTK_M4U_DOM_ID(NORMAL_DOM, 1, 3)
#define M4U_LARB1_PORT4				MTK_M4U_DOM_ID(NORMAL_DOM, 1, 4)
#define M4U_LARB1_PORT5				MTK_M4U_DOM_ID(NORMAL_DOM, 1, 5)
#define M4U_LARB1_PORT6				MTK_M4U_DOM_ID(NORMAL_DOM, 1, 6)
#define M4U_LARB1_PORT7				MTK_M4U_DOM_ID(NORMAL_DOM, 1, 7)

/* larb2  */
#define M4U_LARB2_PORT0				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 2, 0)
#define M4U_LARB2_PORT1				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 2, 1)
#define M4U_LARB2_PORT2				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 2, 2)
#define M4U_LARB2_PORT3				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 2, 3)
#define M4U_LARB2_PORT4				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 2, 4)
#define M4U_LARB2_PORT5				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 2, 5)
#define M4U_LARB2_PORT6				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 2, 6)
#define M4U_LARB2_PORT7				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 2, 7)
#define M4U_LARB2_PORT8				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 2, 8)

/* larb3--dummy */

/* larb4 */
#define M4U_LARB4_PORT0				MTK_M4U_DOM_ID(VDEC_DOM, 4, 0)
#define M4U_LARB4_PORT1				MTK_M4U_DOM_ID(VDEC_DOM, 4, 1)
#define M4U_LARB4_PORT2				MTK_M4U_DOM_ID(VDEC_DOM, 4, 2)
#define M4U_LARB4_PORT3				MTK_M4U_DOM_ID(VDEC_DOM, 4, 3)
#define M4U_LARB4_PORT4				MTK_M4U_DOM_ID(VDEC_DOM, 4, 4)
#define M4U_LARB4_PORT5				MTK_M4U_DOM_ID(VDEC_DOM, 4, 5)
#define M4U_LARB4_PORT6				MTK_M4U_DOM_ID(VDEC_DOM, 4, 6)
#define M4U_LARB4_PORT7				MTK_M4U_DOM_ID(VDEC_DOM, 4, 7)
#define M4U_LARB4_PORT8				MTK_M4U_DOM_ID(VDEC_DOM, 4, 8)
#define M4U_LARB4_PORT9				MTK_M4U_DOM_ID(VDEC_DOM, 4, 9)
#define M4U_LARB4_PORT10			MTK_M4U_DOM_ID(VDEC_DOM, 4, 10)
#define M4U_LARB4_PORT11			MTK_M4U_DOM_ID(VDEC_DOM, 4, 11)
#define M4U_LARB4_PORT12			MTK_M4U_DOM_ID(VDEC_DOM, 4, 12)

/* larb5--dummy */
/* larb6--dummy */

/* larb7 */
#define M4U_LARB7_PORT0				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 7, 0)
#define M4U_LARB7_PORT1				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 7, 1)
#define M4U_LARB7_PORT2				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 7, 2)
#define M4U_LARB7_PORT3				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 7, 3)
#define M4U_LARB7_PORT4				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 7, 4)
#define M4U_LARB7_PORT5				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 7, 5)
#define M4U_LARB7_PORT6				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 7, 6)
#define M4U_LARB7_PORT7				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 7, 7)
#define M4U_LARB7_PORT8				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 7, 8)
#define M4U_LARB7_PORT9				MTK_M4U_DOM_ID(NORMAL_DOM, 7, 9)
#define M4U_LARB7_PORT10			MTK_M4U_DOM_ID(NORMAL_DOM, 7, 10)
#define M4U_LARB7_PORT11			MTK_M4U_DOM_ID(NORMAL_DOM, 7, 11)
#define M4U_LARB7_PORT12			MTK_M4U_DOM_ID(NORMAL_DOM, 7, 12)

/* larb8--dummy */

/* larb9 */
#define M4U_LARB9_PORT0				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 0)
#define M4U_LARB9_PORT1				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 1)
#define M4U_LARB9_PORT2				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 2)
#define M4U_LARB9_PORT3				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 3)
#define M4U_LARB9_PORT4				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 4)
#define M4U_LARB9_PORT5				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 5)
#define M4U_LARB9_PORT6				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 6)
#define M4U_LARB9_PORT7				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 7)
#define M4U_LARB9_PORT8				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 8)
#define M4U_LARB9_PORT9				MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 9)
#define M4U_LARB9_PORT10			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 10)
#define M4U_LARB9_PORT11			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 11)
#define M4U_LARB9_PORT12			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 12)
#define M4U_LARB9_PORT13			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 13)
#define M4U_LARB9_PORT14			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 14)
#define M4U_LARB9_PORT15			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 15)
#define M4U_LARB9_PORT16			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 16)
#define M4U_LARB9_PORT17			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 17)
#define M4U_LARB9_PORT18			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 18)
#define M4U_LARB9_PORT19			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 19)
#define M4U_LARB9_PORT20			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 20)
#define M4U_LARB9_PORT21			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 21)
#define M4U_LARB9_PORT22			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 22)
#define M4U_LARB9_PORT23			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 23)
#define M4U_LARB9_PORT24			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 24)
#define M4U_LARB9_PORT25			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 25)
#define M4U_LARB9_PORT26			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 26)
#define M4U_LARB9_PORT27			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 27)
#define M4U_LARB9_PORT28			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 9, 28)


/* Larb11 */
#define M4U_LARB11_PORT0			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 0)
#define M4U_LARB11_PORT1			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 1)
#define M4U_LARB11_PORT2			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 2)
#define M4U_LARB11_PORT3			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 3)
#define M4U_LARB11_PORT4			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 4)
#define M4U_LARB11_PORT5			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 5)
#define M4U_LARB11_PORT6			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 6)
#define M4U_LARB11_PORT7			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 7)
#define M4U_LARB11_PORT8			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 8)
#define M4U_LARB11_PORT9			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 9)
#define M4U_LARB11_PORT10			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 10)
#define M4U_LARB11_PORT11			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 11)
#define M4U_LARB11_PORT12			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 12)
#define M4U_LARB11_PORT13			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 13)
#define M4U_LARB11_PORT14			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 14)
#define M4U_LARB11_PORT15			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 15)
#define M4U_LARB11_PORT16			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 16)
#define M4U_LARB11_PORT17			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 17)
#define M4U_LARB11_PORT18			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 18)
#define M4U_LARB11_PORT19			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 19)
#define M4U_LARB11_PORT20			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 20)
#define M4U_LARB11_PORT21			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 21)
#define M4U_LARB11_PORT22			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 22)
#define M4U_LARB11_PORT23			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 23)
#define M4U_LARB11_PORT24			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 24)
#define M4U_LARB11_PORT25			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 25)
#define M4U_LARB11_PORT26			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 26)
#define M4U_LARB11_PORT27			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 27)
#define M4U_LARB11_PORT28			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 11, 28)

/* larb13 */
#define M4U_LARB13_PORT0			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 13, 0)
#define M4U_LARB13_PORT1			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 13, 1)
#define M4U_LARB13_PORT2			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 13, 2)
#define M4U_LARB13_PORT3			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 13, 3)
#define M4U_LARB13_PORT4			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 13, 4)
#define M4U_LARB13_PORT5			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 13, 5)
#define M4U_LARB13_PORT6			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 13, 6)
#define M4U_LARB13_PORT7			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 13, 7)
#define M4U_LARB13_PORT8			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 13, 8)
#define M4U_LARB13_PORT9			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 13, 9)
#define M4U_LARB13_PORT10			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 13, 10)
#define M4U_LARB13_PORT11			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 13, 11)
#define M4U_LARB13_PORT12			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 13, 12)
#define M4U_LARB13_PORT13			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 13, 13)
#define M4U_LARB13_PORT14			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 13, 14)

/* larb14 */
#define M4U_LARB14_PORT0			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 14, 0)
#define M4U_LARB14_PORT1			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 14, 1)
#define M4U_LARB14_PORT2			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 14, 2)
#define M4U_LARB14_PORT3			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 14, 3)
#define M4U_LARB14_PORT4			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 14, 4)
#define M4U_LARB14_PORT5			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 14, 5)
#define M4U_LARB14_PORT6			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 14, 6)
#define M4U_LARB14_PORT7			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 14, 7)
#define M4U_LARB14_PORT8			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 14, 8)
#define M4U_LARB14_PORT9			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 14, 9)

/* larb16 */
#define M4U_LARB16_PORT0			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 16, 0)
#define M4U_LARB16_PORT1			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 16, 1)
#define M4U_LARB16_PORT2			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 16, 2)
#define M4U_LARB16_PORT3			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 16, 3)
#define M4U_LARB16_PORT4			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 16, 4)
#define M4U_LARB16_PORT5			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 16, 5)
#define M4U_LARB16_PORT6			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 16, 6)
#define M4U_LARB16_PORT7			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 16, 7)
#define M4U_LARB16_PORT8			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 16, 8)
#define M4U_LARB16_PORT9			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 16, 9)
#define M4U_LARB16_PORT10			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 16, 10)
#define M4U_LARB16_PORT11			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 16, 11)
#define M4U_LARB16_PORT12			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 16, 12)
#define M4U_LARB16_PORT13			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 16, 13)
#define M4U_LARB16_PORT14			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 16, 14)
#define M4U_LARB16_PORT15			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 16, 15)
#define M4U_LARB16_PORT16			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 16, 16)

/* larb17 */
#define M4U_LARB17_PORT0			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 17, 0)
#define M4U_LARB17_PORT1			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 17, 1)
#define M4U_LARB17_PORT2			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 17, 2)
#define M4U_LARB17_PORT3			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 17, 3)
#define M4U_LARB17_PORT4			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 17, 4)
#define M4U_LARB17_PORT5			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 17, 5)
#define M4U_LARB17_PORT6			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 17, 6)
#define M4U_LARB17_PORT7			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 17, 7)
#define M4U_LARB17_PORT8			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 17, 8)
#define M4U_LARB17_PORT9			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 17, 9)
#define M4U_LARB17_PORT10			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 17, 10)
#define M4U_LARB17_PORT11			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 17, 11)
#define M4U_LARB17_PORT12			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 17, 12)
#define M4U_LARB17_PORT13			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 17, 13)
#define M4U_LARB17_PORT14			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 17, 14)
#define M4U_LARB17_PORT15			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 17, 15)
#define M4U_LARB17_PORT16			MTK_M4U_DOM_ID(CAM_MDP_VENC_DOM, 17, 16)

/* larb18--dummy */
/* larb19--dummy */

/* larb20 */
#define M4U_LARB20_PORT0			MTK_M4U_DOM_ID(NORMAL_DOM, 20, 0)
#define M4U_LARB20_PORT1			MTK_M4U_DOM_ID(NORMAL_DOM, 20, 1)
#define M4U_LARB20_PORT2			MTK_M4U_DOM_ID(NORMAL_DOM, 20, 2)
#define M4U_LARB20_PORT3			MTK_M4U_DOM_ID(NORMAL_DOM, 20, 3)
#define M4U_LARB20_PORT4			MTK_M4U_DOM_ID(NORMAL_DOM, 20, 4)
#define M4U_LARB20_PORT5			MTK_M4U_DOM_ID(NORMAL_DOM, 20, 5)

/* fake larb32 */
#define M4U_LARB32_GCE_DM			MTK_M4U_DOM_ID(NORMAL_DOM, 32, 1)
#define M4U_LARB32_GCE_MM			MTK_M4U_DOM_ID(NORMAL_DOM, 32, 2)
#define M4U_LARB32_PERI_MASTER			MTK_M4U_DOM_ID(NORMAL_DOM, 32, 3)

/* fake larb33 reserved */
#define M4U_LARB33_VIDEO_UP_512MB1		MTK_M4U_DOM_ID(VDO_REGION1, 33, 0)
#define M4U_LARB33_VIDEO_UP_512MB2		MTK_M4U_DOM_ID(VDO_REGION2, 33, 1)
#define M4U_LARB33_VIDEO_UP_256MB1		MTK_M4U_DOM_ID(VDO_REGION3, 33, 2)
#define M4U_LARB33_VIDEO_UP_256MB2		MTK_M4U_DOM_ID(VDO_REGION4, 33, 3)

#endif
