#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Oct 25 21:48:11 2019
# Process ID: 3320
# Current directory: D:/FPGA/ari-test/ari-test.runs/design_1_arithemetic_0_0_synth_1
# Command line: vivado.exe -log design_1_arithemetic_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_arithemetic_0_0.tcl
# Log file: D:/FPGA/ari-test/ari-test.runs/design_1_arithemetic_0_0_synth_1/design_1_arithemetic_0_0.vds
# Journal file: D:/FPGA/ari-test/ari-test.runs/design_1_arithemetic_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_arithemetic_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/ip_repo/arithemetic_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_arithemetic_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7976 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 394.258 ; gain = 100.563
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_arithemetic_0_0' [d:/FPGA/ari-test/ari-test.srcs/sources_1/bd/design_1/ip/design_1_arithemetic_0_0/synth/design_1_arithemetic_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'arithemetic_v1_0' [d:/FPGA/ari-test/ari-test.srcs/sources_1/bd/design_1/ipshared/fae6/hdl/arithemetic_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arithemetic_v1_0_S00_AXI' [d:/FPGA/ari-test/ari-test.srcs/sources_1/bd/design_1/ipshared/fae6/hdl/arithemetic_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/FPGA/ari-test/ari-test.srcs/sources_1/bd/design_1/ipshared/fae6/hdl/arithemetic_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [d:/FPGA/ari-test/ari-test.srcs/sources_1/bd/design_1/ipshared/fae6/hdl/arithemetic_v1_0_S00_AXI.v:372]
INFO: [Synth 8-6157] synthesizing module 'arithemetic' [d:/FPGA/ari-test/ari-test.srcs/sources_1/bd/design_1/ipshared/fae6/arithemetic.v:2]
INFO: [Synth 8-6155] done synthesizing module 'arithemetic' (1#1) [d:/FPGA/ari-test/ari-test.srcs/sources_1/bd/design_1/ipshared/fae6/arithemetic.v:2]
WARNING: [Synth 8-689] width (32) of port connection 'operator' does not match port width (2) of module 'arithemetic' [d:/FPGA/ari-test/ari-test.srcs/sources_1/bd/design_1/ipshared/fae6/hdl/arithemetic_v1_0_S00_AXI.v:406]
WARNING: [Synth 8-350] instance 'ari' of module 'arithemetic' requires 6 connections, but only 4 given [d:/FPGA/ari-test/ari-test.srcs/sources_1/bd/design_1/ipshared/fae6/hdl/arithemetic_v1_0_S00_AXI.v:403]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [d:/FPGA/ari-test/ari-test.srcs/sources_1/bd/design_1/ipshared/fae6/hdl/arithemetic_v1_0_S00_AXI.v:224]
WARNING: [Synth 8-3848] Net ans in module/entity arithemetic_v1_0_S00_AXI does not have driver. [d:/FPGA/ari-test/ari-test.srcs/sources_1/bd/design_1/ipshared/fae6/hdl/arithemetic_v1_0_S00_AXI.v:18]
INFO: [Synth 8-6155] done synthesizing module 'arithemetic_v1_0_S00_AXI' (2#1) [d:/FPGA/ari-test/ari-test.srcs/sources_1/bd/design_1/ipshared/fae6/hdl/arithemetic_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-350] instance 'arithemetic_v1_0_S00_AXI_inst' of module 'arithemetic_v1_0_S00_AXI' requires 22 connections, but only 21 given [d:/FPGA/ari-test/ari-test.srcs/sources_1/bd/design_1/ipshared/fae6/hdl/arithemetic_v1_0.v:50]
INFO: [Synth 8-6155] done synthesizing module 'arithemetic_v1_0' (3#1) [d:/FPGA/ari-test/ari-test.srcs/sources_1/bd/design_1/ipshared/fae6/hdl/arithemetic_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_arithemetic_0_0' (4#1) [d:/FPGA/ari-test/ari-test.srcs/sources_1/bd/design_1/ip/design_1_arithemetic_0_0/synth/design_1_arithemetic_0_0.v:57]
WARNING: [Synth 8-3331] design arithemetic has unconnected port clk
WARNING: [Synth 8-3331] design arithemetic has unconnected port rst
WARNING: [Synth 8-3331] design arithemetic_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design arithemetic_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design arithemetic_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design arithemetic_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design arithemetic_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design arithemetic_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 450.535 ; gain = 156.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 450.535 ; gain = 156.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 450.535 ; gain = 156.840
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 789.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 789.348 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 792.227 ; gain = 2.879
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 792.227 ; gain = 498.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 792.227 ; gain = 498.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 792.227 ; gain = 498.531
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/FPGA/ari-test/ari-test.srcs/sources_1/bd/design_1/ipshared/fae6/arithemetic.v:12]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 792.227 ; gain = 498.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module arithemetic 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
Module arithemetic_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/FPGA/ari-test/ari-test.srcs/sources_1/bd/design_1/ipshared/fae6/arithemetic.v:20]
DSP Report: Generating DSP S0, operation Mode is: A*B.
DSP Report: operator S0 is absorbed into DSP S0.
DSP Report: operator S0 is absorbed into DSP S0.
DSP Report: Generating DSP S0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator S0 is absorbed into DSP S0.
DSP Report: operator S0 is absorbed into DSP S0.
DSP Report: Generating DSP S0, operation Mode is: A*B.
DSP Report: operator S0 is absorbed into DSP S0.
DSP Report: operator S0 is absorbed into DSP S0.
DSP Report: Generating DSP S0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator S0 is absorbed into DSP S0.
DSP Report: operator S0 is absorbed into DSP S0.
WARNING: [Synth 8-3331] design arithemetic has unconnected port clk
WARNING: [Synth 8-3331] design arithemetic has unconnected port rst
WARNING: [Synth 8-3331] design design_1_arithemetic_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_arithemetic_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_arithemetic_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_arithemetic_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_arithemetic_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_arithemetic_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/arithemetic_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/arithemetic_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arithemetic_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/arithemetic_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/arithemetic_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/arithemetic_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 792.227 ; gain = 498.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|arithemetic | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|arithemetic | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|arithemetic | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|arithemetic | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 845.602 ; gain = 551.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 846.648 ; gain = 552.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 861.789 ; gain = 568.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 861.789 ; gain = 568.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 861.789 ; gain = 568.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 861.789 ; gain = 568.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 861.789 ; gain = 568.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 861.789 ; gain = 568.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 861.789 ; gain = 568.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   300|
|2     |DSP48E1 |     3|
|3     |LUT1    |    64|
|4     |LUT2    |    48|
|5     |LUT3    |  1024|
|6     |LUT4    |    18|
|7     |LUT5    |    32|
|8     |LUT6    |    36|
|9     |FDRE    |   137|
|10    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------+-------------------------+------+
|      |Instance                          |Module                   |Cells |
+------+----------------------------------+-------------------------+------+
|1     |top                               |                         |  1663|
|2     |  inst                            |arithemetic_v1_0         |  1663|
|3     |    arithemetic_v1_0_S00_AXI_inst |arithemetic_v1_0_S00_AXI |  1663|
|4     |      ari                         |arithemetic              |  1500|
+------+----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 861.789 ; gain = 568.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 861.789 ; gain = 226.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 861.789 ; gain = 568.094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 303 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_arithemetic_0_0' is not ideal for floorplanning, since the cellview 'arithemetic' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 861.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 861.789 ; gain = 574.047
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 861.789 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/ari-test/ari-test.runs/design_1_arithemetic_0_0_synth_1/design_1_arithemetic_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_arithemetic_0_0, cache-ID = 9d067969f8c69a5d
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 861.789 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/ari-test/ari-test.runs/design_1_arithemetic_0_0_synth_1/design_1_arithemetic_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_arithemetic_0_0_utilization_synth.rpt -pb design_1_arithemetic_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 25 21:48:48 2019...
