****** production report begin ******
  Started at: 20241210 084219
  Testflow execution   
  device           : TP
  DUT_path         :  /tmp
  testflow         : jtag_access.ttf.ttf
  userprocedure    : 
******* begin testflow report data : *******

WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
INFO: (dataformatter) Using STDF config file:  /etc/opt/hp93000/soc/datalog/formatter.stdf.main.conf

RDI generates Configure template file :/home/ibm93k/ibm_test_programs/FT_REV2/ibm_np_jul/ibm_np/TP/testmethod/RDI_Configure.Template


**************************
SmartRDI version : 7.10.6.0
**************************

External Utility Supply powered On.
WARNING: MEAS - DCS pin "vdd_core" has been disconnected.
Disconnect/Connect sequence required.
WARNING: MEAS - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been disconnected.
Disconnect/Connect sequence required.
All DPS disconnected
All DPS connected
All DPS disconnected
digital pins and mux pins all relays disconnected

vdd_core            	:	0.100022 	V

vcs_pll             	:	0.0498123 	V
vcs_pm_1            	:	0.0499286 	V
vcs_pm_2            	:	0.0499208 	V
vdd_io_clk          	:	0.0498792 	V
vdd_pll             	:	0.049893 	V

vcsio_pll           	:	0.0499002  	V
vcsio_ts            	:	0.0500844  	V
vcsio_vs_1          	:	0.0499223  	V
vcsio_vs_2          	:	0.05008  	V
vddio_io_clk        	:	0.0498058  	V
vddio_pll           	:	0.050041  	V
vddio_rx            	:	0.0500662  	V
vddio_tx            	:	0.0499707  	V
vdd_mux             	:	0.0500795 	V

vss_mux             	:	-0.000118808 	V
vcsio_ef_1          	:	-9.4403e-05 	V
vcsio_ef_2          	:	-1.8219e-05 	V

Current Measured at power up for DPS Pins:

Current - vdd_core 	:	 0.86517 	A
Current - vddio_tx 	:	 0.152579 	mA
Current - vddio_rx 	:	 0.246578 	mA
Current - vdd_mux 	:	 0.0388334 	mA
Current - vss_mux 	:	 0.116126 	mA

All DPS connected
All DPS disconnected

Data logging for supply short test:

supply_short_vcs_pll            :  Force 50 mV Meas Current : 0.0204589  	mA
supply_short_vcs_pm_1           :  Force 50 mV Meas Current : 0.0256495  	mA
supply_short_vcs_pm_2           :  Force 50 mV Meas Current : 0.0229252  	mA
supply_short_vcsio_pll          :  Force 50 mV Meas Current : 0.00484303  	mA
supply_short_vcsio_ts           :  Force 50 mV Meas Current : 0.0164776  	mA
supply_short_vcsio_vs_1         :  Force 50 mV Meas Current : 0.00242986  	mA
supply_short_vcsio_vs_2         :  Force 50 mV Meas Current : 0.00215676  	mA
supply_short_vdd_io_clk         :  Force 50 mV Meas Current : 0.0243214  	mA
supply_short_vdd_pll            :  Force 50 mV Meas Current : 0.0239114  	mA
supply_short_vddio_io_clk       :  Force 50 mV Meas Current : 0.0124931  	mA
supply_short_vddio_pll          :  Force 50 mV Meas Current : -0.00452724  	mA
supply_short_vddio_rx           :  Force 50 mV Meas Current : 0.124959  	mA
supply_short_vddio_tx           :  Force 50 mV Meas Current : 0.113091  	mA

supply_short_vdd_core           :  Force 50 mV Meas Current : 565.648	mA
All DPS connected
All DPS disconnected


Continuity_Direct_Pos Datalog : 

cont_row_even_col_even_ : io_req_pad_size_0                    : Measured Value: 0.76159  V
cont_row_even_col_even_ : io_req_pad_data_30                   : Measured Value: 0.761494  V
cont_row_even_col_even_ : io_req_pad_data_13                   : Measured Value: 0.761424  V
cont_row_even_col_even_ : io_req_pad_addr_5                    : Measured Value: 0.761538  V
cont_row_even_col_even_ : io_req_pad_size_1                    : Measured Value: 0.761704  V
cont_row_even_col_even_ : io_req_pad_addr_9                    : Measured Value: 0.761391  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_4            : Measured Value: 0.275278  V
cont_row_even_col_even_ : io_req_pad_data_8                    : Measured Value: 0.761472  V
cont_row_even_col_even_ : io_req_pad_data_4                    : Measured Value: 0.761643  V
cont_row_even_col_even_ : io_rsp_pad_data_30                   : Measured Value: 0.274897  V
cont_row_even_col_even_ : io_rsp_pad_data_26                   : Measured Value: 0.273924  V
cont_row_even_col_even_ : io_req_pad_data_18                   : Measured Value: 0.761437  V
cont_row_even_col_even_ : io_req_pad_addr_8                    : Measured Value: 0.761569  V
cont_row_even_col_even_ : io_req_pad_addr_4                    : Measured Value: 0.76152  V
cont_row_even_col_even_ : io_rsp_pad_data_21                   : Measured Value: 0.273526  V
cont_row_even_col_even_ : io_req_pad_data_1                    : Measured Value: 0.761111  V
cont_row_even_col_even_ : tap_tck_pad_i                        : Measured Value: 0.761398  V
cont_row_even_col_even_ : io_rsp_pad_size_1                    : Measured Value: 0.274556  V
cont_row_even_col_even_ : tap_tdi_pad_i                        : Measured Value: 0.761277  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_2            : Measured Value: 0.275031  V
cont_row_even_col_even_ : io_rsp_pad_addr_valid                : Measured Value: 0.274505  V
cont_row_even_col_even_ : io_rsp_pad_data_7                    : Measured Value: 0.274994  V
cont_row_even_col_even_ : io_req_pad_addr_2                    : Measured Value: 0.761327  V
cont_row_even_col_even_ : io_req_pad_addr_15                   : Measured Value: 0.761395  V
cont_row_even_col_even_ : pmon_d_clk0_pad_o                    : Measured Value: 0.274819  V
cont_row_even_col_even_ : io_rsp_pad_data_18                   : Measured Value: 0.274784  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_8            : Measured Value: 0.275272  V
cont_row_even_col_even_ : io_rsp_pad_data_14                   : Measured Value: 0.274486  V
cont_row_even_col_even_ : io_req_pad_data_20                   : Measured Value: 0.761373  V
cont_row_even_col_even_ : tap_rstn_pad_i                       : Measured Value: 0.761163  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_12           : Measured Value: 0.275135  V
cont_row_even_col_even_ : io_req_pad_addr_24                   : Measured Value: 0.761545  V
cont_row_even_col_even_ : dft_1500_shiftwr_pad_i               : Measured Value: 0.761505  V
cont_row_even_col_even_ : dft_1500_wrstn_pad_i                 : Measured Value: 0.7615  V
cont_row_even_col_even_ : io_req_pad_addr_12                   : Measured Value: 0.761401  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_12            : Measured Value: 0.761482  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_1             : Measured Value: 0.761543  V
cont_row_even_col_even_ : dft_scan_lpg2_pad_i                  : Measured Value: 0.761619  V
cont_row_even_col_even_ : io_clk_pad_i                         : Measured Value: 0.76162  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_10           : Measured Value: 0.274639  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_14           : Measured Value: 0.274401  V
cont_row_even_col_even_ : io_req_pad_data_27                   : Measured Value: 0.761414  V
cont_row_even_col_even_ : dft_1500_selectwr_pad_i              : Measured Value: 0.761579  V
cont_row_even_col_even_ : dft_pmbist_pmbist_mode_pad_i         : Measured Value: 0.761344  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_11            : Measured Value: 0.761495  V
cont_row_even_col_even_ : io_req_pad_addr_21                   : Measured Value: 0.761327  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_0             : Measured Value: 0.761562  V
cont_row_even_col_even_ : dft_scan_ss1_pad_i                   : Measured Value: 0.761611  V
cont_row_even_col_even_ : io_ddr_enable_pad_i                  : Measured Value: 0.76158  V
cont_row_even_col_even_ : io_rsp_pad_data_3                    : Measured Value: 0.275964  V
cont_row_even_col_even_ : int_data_pad_4                       : Measured Value: 0.275104  V
cont_row_even_col_even_ : int_data_pad_2                       : Measured Value: 0.274224  V
cont_row_even_col_even_ : io_rsp_pad_data_19                   : Measured Value: 0.274218  V
cont_row_even_col_even_ : io_rsp_pad_data_23                   : Measured Value: 0.275755  V
cont_row_even_col_even_ : dft_pmbist_pmda_tck_pad_i            : Measured Value: 0.761579  V
cont_row_even_col_even_ : global_chip_reset_pad_i              : Measured Value: 0.76179  V
cont_row_even_col_even_ : pll_d_clk_pad_o                      : Measured Value: 0.274134  V
cont_row_even_col_even_ : dft_pmbist_pmda_ovfl_pad_o           : Measured Value: 0.275382  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_7            : Measured Value: 0.275562  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_3            : Measured Value: 0.274427  V
cont_row_even_col_even_ : dft_pmbist_pmda_tdo_pad_o            : Measured Value: 0.274787  V
cont_row_even_col_even_ : io_req_pad_data_14                   : Measured Value: 0.761342  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_4             : Measured Value: 0.761545  V
cont_row_even_col_even_ : dft_scan_cmle_pad_i                  : Measured Value: 0.761515  V
cont_row_even_col_even_ : reserved_in_pad_i_0                  : Measured Value: 0.761285  V
cont_row_even_col_even_ : dft_opcg_trigger_pad_i               : Measured Value: 0.761505  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_15           : Measured Value: 0.275695  V
cont_row_even_col_even_ : machine_init_done_pad_o              : Measured Value: 0.274623  V
cont_row_even_col_even_ : pll_a_out_pad_ao                     : Measured Value: 0.756882  V
cont_row_even_col_even_ : io_req_pad_data_valid                : Measured Value: 0.761788  V
cont_row_even_col_even_ : pllset_pad_i_3                       : Measured Value: 0.76157  V
cont_row_even_col_even_ : vsen_test0_pad_o                     : Measured Value: 0.274291  V
cont_row_even_col_even_ : drive_pad_i_0                        : Measured Value: 0.761659  V


cont_row_even_col_odd_ : io_rsp_pad_rsp_type                  : Measured Value: 0.276014  V
cont_row_even_col_odd_ : io_req_pad_data_25                   : Measured Value: 0.761476  V
cont_row_even_col_odd_ : io_req_pad_addr_valid                : Measured Value: 0.761521  V
cont_row_even_col_odd_ : io_req_pad_addr_18                   : Measured Value: 0.761407  V
cont_row_even_col_odd_ : io_rsp_pad_data_24                   : Measured Value: 0.273397  V
cont_row_even_col_odd_ : io_rsp_pad_bus_rd_error              : Measured Value: 0.274484  V
cont_row_even_col_odd_ : io_rsp_pad_data_20                   : Measured Value: 0.274301  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_0            : Measured Value: 0.275715  V
cont_row_even_col_odd_ : io_rsp_pad_data_0                    : Measured Value: 0.274886  V
cont_row_even_col_odd_ : io_req_pad_data_12                   : Measured Value: 0.761393  V
cont_row_even_col_odd_ : io_req_pad_addr_22                   : Measured Value: 0.761395  V
cont_row_even_col_odd_ : io_req_pad_data_11                   : Measured Value: 0.761356  V
cont_row_even_col_odd_ : io_req_pad_addr_1                    : Measured Value: 0.76122  V
cont_row_even_col_odd_ : io_req_pad_data_10                   : Measured Value: 0.76143  V
cont_row_even_col_odd_ : io_req_pad_data_21                   : Measured Value: 0.761391  V
cont_row_even_col_odd_ : io_req_pad_data_19                   : Measured Value: 0.761487  V
cont_row_even_col_odd_ : dft_1500_wrck_pad_i                  : Measured Value: 0.761693  V
cont_row_even_col_odd_ : io_req_pad_addr_25                   : Measured Value: 0.761317  V
cont_row_even_col_odd_ : io_rsp_pad_data_11                   : Measured Value: 0.275176  V
cont_row_even_col_odd_ : dft_pmbist_pmda_tdi_pad_i            : Measured Value: 0.761579  V
cont_row_even_col_odd_ : dft_scan_scan_in_pad_i_7             : Measured Value: 0.761409  V
cont_row_even_col_odd_ : ref_clk_pad_i                        : Measured Value: 0.761221  V
cont_row_even_col_odd_ : io_rsp_pad_data_8                    : Measured Value: 0.275249  V
cont_row_even_col_odd_ : pll_fail_pad_o                       : Measured Value: 0.274251  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_11           : Measured Value: 0.274329  V
cont_row_even_col_odd_ : dft_scan_cme_pad_i                   : Measured Value: 0.761555  V
cont_row_even_col_odd_ : dft_opcg_load_en_pad_i               : Measured Value: 0.761532  V
cont_row_even_col_odd_ : pll_reg_async_reset_n_pad_i          : Measured Value: 0.761602  V
cont_row_even_col_odd_ : int_data_pad_3                       : Measured Value: 0.274997  V
cont_row_even_col_odd_ : int_data_pad_0                       : Measured Value: 0.274901  V
cont_row_even_col_odd_ : dft_scan_rst_n_pad_i                 : Measured Value: 0.761614  V
cont_row_even_col_odd_ : dft_scan_misr_select_pad_i           : Measured Value: 0.761458  V
cont_row_even_col_odd_ : tap_tdo_pad_o                        : Measured Value: 0.274897  V
cont_row_even_col_odd_ : dft_pmbist_pmda_done_pad_o           : Measured Value: 0.274994  V
cont_row_even_col_odd_ : io_rsp_pad_accept1                   : Measured Value: 0.761619  V
cont_row_even_col_odd_ : interrupt_req_pad_o_ack              : Measured Value: 0.761545  V


cont_row_odd_col_even_ : io_rsp_pad_data_25                   : Measured Value: 0.274774  V
cont_row_odd_col_even_ : io_req_pad_addr_0                    : Measured Value: 0.760943  V
cont_row_odd_col_even_ : io_req_pad_addr_19                   : Measured Value: 0.761419  V
cont_row_odd_col_even_ : io_req_pad_addr_13                   : Measured Value: 0.761266  V
cont_row_odd_col_even_ : io_req_pad_data_29                   : Measured Value: 0.761437  V
cont_row_odd_col_even_ : io_req_pad_data_0                    : Measured Value: 0.761227  V
cont_row_odd_col_even_ : io_rsp_pad_data_16                   : Measured Value: 0.276259  V
cont_row_odd_col_even_ : io_req_pad_addr_11                   : Measured Value: 0.761569  V
cont_row_odd_col_even_ : io_rsp_pad_data_28                   : Measured Value: 0.274208  V
cont_row_odd_col_even_ : io_req_pad_addr_6                    : Measured Value: 0.761378  V
cont_row_odd_col_even_ : tap_tms_pad_i                        : Measured Value: 0.761204  V
cont_row_odd_col_even_ : io_rsp_pad_data_valid                : Measured Value: 0.275005  V
cont_row_odd_col_even_ : io_req_pad_addr_26                   : Measured Value: 0.761641  V
cont_row_odd_col_even_ : dft_1500_ws_pad_i                    : Measured Value: 0.761287  V
cont_row_odd_col_even_ : io_req_pad_data_26                   : Measured Value: 0.761448  V
cont_row_odd_col_even_ : io_req_pad_addr_23                   : Measured Value: 0.76156  V
cont_row_odd_col_even_ : io_req_pad_addr_28                   : Measured Value: 0.761339  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_9             : Measured Value: 0.761505  V
cont_row_odd_col_even_ : io_req_pad_data_31                   : Measured Value: 0.761505  V
cont_row_odd_col_even_ : io_rsp_pad_data_6                    : Measured Value: 0.276217  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_9            : Measured Value: 0.275068  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_1            : Measured Value: 0.273107  V
cont_row_odd_col_even_ : dft_pmbist_pmda_rst_pad_i            : Measured Value: 0.761614  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_8             : Measured Value: 0.761344  V
cont_row_odd_col_even_ : io_rsp_pad_data_27                   : Measured Value: 0.274041  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_10            : Measured Value: 0.761439  V
cont_row_odd_col_even_ : pll_async_reset_n_pad_i              : Measured Value: 0.761715  V
cont_row_odd_col_even_ : io_rsp_pad_data_15                   : Measured Value: 0.273991  V
cont_row_odd_col_even_ : io_req_pad_data_24                   : Measured Value: 0.761342  V
cont_row_odd_col_even_ : machine_init_ctrl_pad_i_1            : Measured Value: 0.761342  V
cont_row_odd_col_even_ : io_rsp_pad_data_2                    : Measured Value: 0.27328  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_13           : Measured Value: 0.274715  V
cont_row_odd_col_even_ : tsen_test_o_pad_o                    : Measured Value: 0.275761  V
cont_row_odd_col_even_ : dft_pmbist_ret_pause_active_pad_o    : Measured Value: 0.275295  V


cont_row_odd_col_odd_ : io_rsp_pad_accept0                   : Measured Value: 0.761634  V
cont_row_odd_col_odd_ : io_req_pad_data_17                   : Measured Value: 0.761293  V
cont_row_odd_col_odd_ : io_req_pad_data_9                    : Measured Value: 0.761481  V
cont_row_odd_col_odd_ : io_req_pad_accept0                   : Measured Value: 0.274933  V
cont_row_odd_col_odd_ : reserved_out_pad_o_0                 : Measured Value: 0.273633  V
cont_row_odd_col_odd_ : io_req_pad_data_23                   : Measured Value: 0.761551  V
cont_row_odd_col_odd_ : io_req_pad_addr_17                   : Measured Value: 0.761416  V
cont_row_odd_col_odd_ : reserved_out_pad_o_1                 : Measured Value: 0.274043  V
cont_row_odd_col_odd_ : io_rsp_pad_data_10                   : Measured Value: 0.275063  V
cont_row_odd_col_odd_ : io_req_pad_data_3                    : Measured Value: 0.761362  V
cont_row_odd_col_odd_ : io_req_pad_data_16                   : Measured Value: 0.761299  V
cont_row_odd_col_odd_ : io_req_pad_addr_16                   : Measured Value: 0.761547  V
cont_row_odd_col_odd_ : io_req_pad_data_7                    : Measured Value: 0.761604  V
cont_row_odd_col_odd_ : io_rsp_pad_size_0                    : Measured Value: 0.274499  V
cont_row_odd_col_odd_ : io_rsp_pad_data_22                   : Measured Value: 0.27357  V
cont_row_odd_col_odd_ : io_req_pad_data_22                   : Measured Value: 0.761316  V
cont_row_odd_col_odd_ : io_req_pad_data_2                    : Measured Value: 0.761341  V
cont_row_odd_col_odd_ : io_req_pad_addr_7                    : Measured Value: 0.761621  V
cont_row_odd_col_odd_ : io_rsp_pad_data_1                    : Measured Value: 0.274203  V
cont_row_odd_col_odd_ : io_req_pad_data_15                   : Measured Value: 0.761472  V
cont_row_odd_col_odd_ : io_rsp_pad_data_12                   : Measured Value: 0.274374  V
cont_row_odd_col_odd_ : io_req_pad_data_6                    : Measured Value: 0.761327  V
cont_row_odd_col_odd_ : pmon_d_clk1_pad_o                    : Measured Value: 0.275233  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_6            : Measured Value: 0.276474  V
cont_row_odd_col_odd_ : io_req_pad_addr_20                   : Measured Value: 0.761487  V
cont_row_odd_col_odd_ : io_req_pad_addr_14                   : Measured Value: 0.761426  V
cont_row_odd_col_odd_ : io_rsp_pad_data_17                   : Measured Value: 0.27586  V
cont_row_odd_col_odd_ : io_rsp_pad_data_13                   : Measured Value: 0.27541  V
cont_row_odd_col_odd_ : io_req_pad_addr_10                   : Measured Value: 0.761505  V
cont_row_odd_col_odd_ : io_req_pad_addr_3                    : Measured Value: 0.761448  V
cont_row_odd_col_odd_ : io_req_pad_addr_27                   : Measured Value: 0.761408  V
cont_row_odd_col_odd_ : io_req_pad_data_5                    : Measured Value: 0.761636  V
cont_row_odd_col_odd_ : dft_1500_updatewr_pad_i              : Measured Value: 0.761522  V
cont_row_odd_col_odd_ : dft_scan_scan_en_pad_i               : Measured Value: 0.761299  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_6             : Measured Value: 0.761617  V
cont_row_odd_col_odd_ : dft_scan_elastic_rst_pad_i           : Measured Value: 0.761617  V
cont_row_odd_col_odd_ : dft_opcg_shift_clk_pad_i             : Measured Value: 0.761471  V
cont_row_odd_col_odd_ : int_req_pad                          : Measured Value: 0.274844  V
cont_row_odd_col_odd_ : io_rsp_pad_data_31                   : Measured Value: 0.274452  V
cont_row_odd_col_odd_ : io_rsp_pad_data_5                    : Measured Value: 0.27645  V
cont_row_odd_col_odd_ : io_rsp_pad_data_4                    : Measured Value: 0.275818  V
cont_row_odd_col_odd_ : io_req_pad_addr_29                   : Measured Value: 0.761431  V
cont_row_odd_col_odd_ : io_req_pad_data_28                   : Measured Value: 0.761448  V
cont_row_odd_col_odd_ : dft_1500_capturewr_pad_i             : Measured Value: 0.76153  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_15            : Measured Value: 0.761443  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_5             : Measured Value: 0.761543  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_3             : Measured Value: 0.761432  V
cont_row_odd_col_odd_ : dft_scan_misr_rst_pad_i              : Measured Value: 0.761498  V
cont_row_odd_col_odd_ : machine_init_ctrl_pad_i_0            : Measured Value: 0.76162  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_5            : Measured Value: 0.274022  V
cont_row_odd_col_odd_ : dft_pmbist_pmda_fail_pad_o           : Measured Value: 0.276331  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_14            : Measured Value: 0.761584  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_13            : Measured Value: 0.761401  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_2             : Measured Value: 0.761697  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_1                   : Measured Value: 0.761285  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_0                   : Measured Value: 0.761458  V
cont_row_odd_col_odd_ : pllset_pad_i_0                       : Measured Value: 0.761716  V
cont_row_odd_col_odd_ : io_rsp_pad_data_29                   : Measured Value: 0.274054  V
cont_row_odd_col_odd_ : dft_1500_wso_ret_pad_o               : Measured Value: 0.274332  V
cont_row_odd_col_odd_ : pllset_pad_i_2                       : Measured Value: 0.761439  V
cont_row_odd_col_odd_ : pllset_pad_i_1                       : Measured Value: 0.761456  V
cont_row_odd_col_odd_ : dft_scan_lpg1_pad_i                  : Measured Value: 0.761515  V
cont_row_odd_col_odd_ : pll_ref_select_pad_i                 : Measured Value: 0.761552  V
cont_row_odd_col_odd_ : pll_lock_pad_o                       : Measured Value: 0.274472  V
cont_row_odd_col_odd_ : io_rsp_pad_data_9                    : Measured Value: 0.275129  V
cont_row_odd_col_odd_ : int_data_pad_1                       : Measured Value: 0.27499  V
cont_row_odd_col_odd_ : tsen_iref_o_pad_ao                   : Measured Value: 0.689965  V
cont_row_odd_col_odd_ : pll_config_select_pad_i              : Measured Value: 0.76181  V
cont_row_odd_col_odd_ : vsen_test1_pad_o                     : Measured Value: 0.27602  V
cont_row_odd_col_odd_ : drive_pad_i_1                        : Measured Value: 0.761628  V
cont_row_odd_col_odd_ : dft_pmbist_ret_pause_continue_pad_i  : Measured Value: 0.761439  V


-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Direct_Neg Datalog : 

cont_row_even_col_even_ : io_req_pad_size_0                    : Measured Value: -0.754179  V
cont_row_even_col_even_ : io_req_pad_data_30                   : Measured Value: -0.753972  V
cont_row_even_col_even_ : io_req_pad_data_13                   : Measured Value: -0.753887  V
cont_row_even_col_even_ : io_req_pad_addr_5                    : Measured Value: -0.754022  V
cont_row_even_col_even_ : io_req_pad_size_1                    : Measured Value: -0.7542  V
cont_row_even_col_even_ : io_req_pad_addr_9                    : Measured Value: -0.75409  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_4            : Measured Value: -0.252435  V
cont_row_even_col_even_ : io_req_pad_data_8                    : Measured Value: -0.753991  V
cont_row_even_col_even_ : io_req_pad_data_4                    : Measured Value: -0.754048  V
cont_row_even_col_even_ : io_rsp_pad_data_30                   : Measured Value: -0.253925  V
cont_row_even_col_even_ : io_rsp_pad_data_26                   : Measured Value: -0.252336  V
cont_row_even_col_even_ : io_req_pad_data_18                   : Measured Value: -0.754086  V
cont_row_even_col_even_ : io_req_pad_addr_8                    : Measured Value: -0.75397  V
cont_row_even_col_even_ : io_req_pad_addr_4                    : Measured Value: -0.753999  V
cont_row_even_col_even_ : io_rsp_pad_data_21                   : Measured Value: -0.252101  V
cont_row_even_col_even_ : io_req_pad_data_1                    : Measured Value: -0.753421  V
cont_row_even_col_even_ : tap_tck_pad_i                        : Measured Value: -0.753842  V
cont_row_even_col_even_ : io_rsp_pad_size_1                    : Measured Value: -0.252949  V
cont_row_even_col_even_ : tap_tdi_pad_i                        : Measured Value: -0.753805  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_2            : Measured Value: -0.252806  V
cont_row_even_col_even_ : io_rsp_pad_addr_valid                : Measured Value: -0.252152  V
cont_row_even_col_even_ : io_rsp_pad_data_7                    : Measured Value: -0.252322  V
cont_row_even_col_even_ : io_req_pad_addr_2                    : Measured Value: -0.753727  V
cont_row_even_col_even_ : io_req_pad_addr_15                   : Measured Value: -0.753855  V
cont_row_even_col_even_ : pmon_d_clk0_pad_o                    : Measured Value: -0.25337  V
cont_row_even_col_even_ : io_rsp_pad_data_18                   : Measured Value: -0.25307  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_8            : Measured Value: -0.253333  V
cont_row_even_col_even_ : io_rsp_pad_data_14                   : Measured Value: -0.25443  V
cont_row_even_col_even_ : io_req_pad_data_20                   : Measured Value: -0.754012  V
cont_row_even_col_even_ : tap_rstn_pad_i                       : Measured Value: -0.753713  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_12           : Measured Value: -0.253223  V
cont_row_even_col_even_ : io_req_pad_addr_24                   : Measured Value: -0.753642  V
cont_row_even_col_even_ : dft_1500_shiftwr_pad_i               : Measured Value: -0.753597  V
cont_row_even_col_even_ : dft_1500_wrstn_pad_i                 : Measured Value: -0.753811  V
cont_row_even_col_even_ : io_req_pad_addr_12                   : Measured Value: -0.75384  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_12            : Measured Value: -0.753754  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_1             : Measured Value: -0.753739  V
cont_row_even_col_even_ : dft_scan_lpg2_pad_i                  : Measured Value: -0.753779  V
cont_row_even_col_even_ : io_clk_pad_i                         : Measured Value: -0.753916  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_10           : Measured Value: -0.253731  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_14           : Measured Value: -0.252825  V
cont_row_even_col_even_ : io_req_pad_data_27                   : Measured Value: -0.75362  V
cont_row_even_col_even_ : dft_1500_selectwr_pad_i              : Measured Value: -0.753867  V
cont_row_even_col_even_ : dft_pmbist_pmbist_mode_pad_i         : Measured Value: -0.753876  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_11            : Measured Value: -0.75377  V
cont_row_even_col_even_ : io_req_pad_addr_21                   : Measured Value: -0.753819  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_0             : Measured Value: -0.753722  V
cont_row_even_col_even_ : dft_scan_ss1_pad_i                   : Measured Value: -0.753819  V
cont_row_even_col_even_ : io_ddr_enable_pad_i                  : Measured Value: -0.753857  V
cont_row_even_col_even_ : io_rsp_pad_data_3                    : Measured Value: -0.253781  V
cont_row_even_col_even_ : int_data_pad_4                       : Measured Value: -0.253042  V
cont_row_even_col_even_ : int_data_pad_2                       : Measured Value: -0.252886  V
cont_row_even_col_even_ : io_rsp_pad_data_19                   : Measured Value: -0.253626  V
cont_row_even_col_even_ : io_rsp_pad_data_23                   : Measured Value: -0.251911  V
cont_row_even_col_even_ : dft_pmbist_pmda_tck_pad_i            : Measured Value: -0.753924  V
cont_row_even_col_even_ : global_chip_reset_pad_i              : Measured Value: -0.753937  V
cont_row_even_col_even_ : pll_d_clk_pad_o                      : Measured Value: -0.252739  V
cont_row_even_col_even_ : dft_pmbist_pmda_ovfl_pad_o           : Measured Value: -0.253155  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_7            : Measured Value: -0.253042  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_3            : Measured Value: -0.25291  V
cont_row_even_col_even_ : dft_pmbist_pmda_tdo_pad_o            : Measured Value: -0.252331  V
cont_row_even_col_even_ : io_req_pad_data_14                   : Measured Value: -0.753678  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_4             : Measured Value: -0.753596  V
cont_row_even_col_even_ : dft_scan_cmle_pad_i                  : Measured Value: -0.754011  V
cont_row_even_col_even_ : reserved_in_pad_i_0                  : Measured Value: -0.7536  V
cont_row_even_col_even_ : dft_opcg_trigger_pad_i               : Measured Value: -0.753779  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_15           : Measured Value: -0.252786  V
cont_row_even_col_even_ : machine_init_done_pad_o              : Measured Value: -0.251812  V
cont_row_even_col_even_ : pll_a_out_pad_ao                     : Measured Value: -0.750367  V
cont_row_even_col_even_ : io_req_pad_data_valid                : Measured Value: -0.753753  V
cont_row_even_col_even_ : pllset_pad_i_3                       : Measured Value: -0.753906  V
cont_row_even_col_even_ : vsen_test0_pad_o                     : Measured Value: -0.252969  V
cont_row_even_col_even_ : drive_pad_i_0                        : Measured Value: -0.75388  V


cont_row_even_col_odd_ : io_rsp_pad_rsp_type                  : Measured Value: -0.252056  V
cont_row_even_col_odd_ : io_req_pad_data_25                   : Measured Value: -0.754065  V
cont_row_even_col_odd_ : io_req_pad_addr_valid                : Measured Value: -0.754285  V
cont_row_even_col_odd_ : io_req_pad_addr_18                   : Measured Value: -0.754  V
cont_row_even_col_odd_ : io_rsp_pad_data_24                   : Measured Value: -0.252504  V
cont_row_even_col_odd_ : io_rsp_pad_bus_rd_error              : Measured Value: -0.252569  V
cont_row_even_col_odd_ : io_rsp_pad_data_20                   : Measured Value: -0.252839  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_0            : Measured Value: -0.252407  V
cont_row_even_col_odd_ : io_rsp_pad_data_0                    : Measured Value: -0.25272  V
cont_row_even_col_odd_ : io_req_pad_data_12                   : Measured Value: -0.75407  V
cont_row_even_col_odd_ : io_req_pad_addr_22                   : Measured Value: -0.754026  V
cont_row_even_col_odd_ : io_req_pad_data_11                   : Measured Value: -0.754069  V
cont_row_even_col_odd_ : io_req_pad_addr_1                    : Measured Value: -0.753748  V
cont_row_even_col_odd_ : io_req_pad_data_10                   : Measured Value: -0.754069  V
cont_row_even_col_odd_ : io_req_pad_data_21                   : Measured Value: -0.753755  V
cont_row_even_col_odd_ : io_req_pad_data_19                   : Measured Value: -0.754147  V
cont_row_even_col_odd_ : dft_1500_wrck_pad_i                  : Measured Value: -0.753903  V
cont_row_even_col_odd_ : io_req_pad_addr_25                   : Measured Value: -0.753642  V
cont_row_even_col_odd_ : io_rsp_pad_data_11                   : Measured Value: -0.253569  V
cont_row_even_col_odd_ : dft_pmbist_pmda_tdi_pad_i            : Measured Value: -0.754038  V
cont_row_even_col_odd_ : dft_scan_scan_in_pad_i_7             : Measured Value: -0.753722  V
cont_row_even_col_odd_ : ref_clk_pad_i                        : Measured Value: -0.753766  V
cont_row_even_col_odd_ : io_rsp_pad_data_8                    : Measured Value: -0.252886  V
cont_row_even_col_odd_ : pll_fail_pad_o                       : Measured Value: -0.252757  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_11           : Measured Value: -0.252784  V
cont_row_even_col_odd_ : dft_scan_cme_pad_i                   : Measured Value: -0.75399  V
cont_row_even_col_odd_ : dft_opcg_load_en_pad_i               : Measured Value: -0.753954  V
cont_row_even_col_odd_ : pll_reg_async_reset_n_pad_i          : Measured Value: -0.753892  V
cont_row_even_col_odd_ : int_data_pad_3                       : Measured Value: -0.252921  V
cont_row_even_col_odd_ : int_data_pad_0                       : Measured Value: -0.251357  V
cont_row_even_col_odd_ : dft_scan_rst_n_pad_i                 : Measured Value: -0.75406  V
cont_row_even_col_odd_ : dft_scan_misr_select_pad_i           : Measured Value: -0.753819  V
cont_row_even_col_odd_ : tap_tdo_pad_o                        : Measured Value: -0.252791  V
cont_row_even_col_odd_ : dft_pmbist_pmda_done_pad_o           : Measured Value: -0.252739  V
cont_row_even_col_odd_ : io_rsp_pad_accept1                   : Measured Value: -0.753835  V
cont_row_even_col_odd_ : interrupt_req_pad_o_ack              : Measured Value: -0.753745  V


cont_row_odd_col_even_ : io_rsp_pad_data_25                   : Measured Value: -0.251772  V
cont_row_odd_col_even_ : io_req_pad_addr_0                    : Measured Value: -0.753557  V
cont_row_odd_col_even_ : io_req_pad_addr_19                   : Measured Value: -0.754086  V
cont_row_odd_col_even_ : io_req_pad_addr_13                   : Measured Value: -0.753709  V
cont_row_odd_col_even_ : io_req_pad_data_29                   : Measured Value: -0.754086  V
cont_row_odd_col_even_ : io_req_pad_data_0                    : Measured Value: -0.753685  V
cont_row_odd_col_even_ : io_rsp_pad_data_16                   : Measured Value: -0.252727  V
cont_row_odd_col_even_ : io_req_pad_addr_11                   : Measured Value: -0.753934  V
cont_row_odd_col_even_ : io_rsp_pad_data_28                   : Measured Value: -0.252372  V
cont_row_odd_col_even_ : io_req_pad_addr_6                    : Measured Value: -0.753933  V
cont_row_odd_col_even_ : tap_tms_pad_i                        : Measured Value: -0.75353  V
cont_row_odd_col_even_ : io_rsp_pad_data_valid                : Measured Value: -0.253348  V
cont_row_odd_col_even_ : io_req_pad_addr_26                   : Measured Value: -0.754318  V
cont_row_odd_col_even_ : dft_1500_ws_pad_i                    : Measured Value: -0.75367  V
cont_row_odd_col_even_ : io_req_pad_data_26                   : Measured Value: -0.753755  V
cont_row_odd_col_even_ : io_req_pad_addr_23                   : Measured Value: -0.753661  V
cont_row_odd_col_even_ : io_req_pad_addr_28                   : Measured Value: -0.753933  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_9             : Measured Value: -0.75372  V
cont_row_odd_col_even_ : io_req_pad_data_31                   : Measured Value: -0.75353  V
cont_row_odd_col_even_ : io_rsp_pad_data_6                    : Measured Value: -0.253033  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_9            : Measured Value: -0.254594  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_1            : Measured Value: -0.252244  V
cont_row_odd_col_even_ : dft_pmbist_pmda_rst_pad_i            : Measured Value: -0.753924  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_8             : Measured Value: -0.753876  V
cont_row_odd_col_even_ : io_rsp_pad_data_27                   : Measured Value: -0.25322  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_10            : Measured Value: -0.753806  V
cont_row_odd_col_even_ : pll_async_reset_n_pad_i              : Measured Value: -0.753686  V
cont_row_odd_col_even_ : io_rsp_pad_data_15                   : Measured Value: -0.252609  V
cont_row_odd_col_even_ : io_req_pad_data_24                   : Measured Value: -0.753678  V
cont_row_odd_col_even_ : machine_init_ctrl_pad_i_1            : Measured Value: -0.753543  V
cont_row_odd_col_even_ : io_rsp_pad_data_2                    : Measured Value: -0.252568  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_13           : Measured Value: -0.252713  V
cont_row_odd_col_even_ : tsen_test_o_pad_o                    : Measured Value: -0.251463  V
cont_row_odd_col_even_ : dft_pmbist_ret_pause_active_pad_o    : Measured Value: -0.252791  V


cont_row_odd_col_odd_ : io_rsp_pad_accept0                   : Measured Value: -0.754057  V
cont_row_odd_col_odd_ : io_req_pad_data_17                   : Measured Value: -0.753887  V
cont_row_odd_col_odd_ : io_req_pad_data_9                    : Measured Value: -0.753908  V
cont_row_odd_col_odd_ : io_req_pad_accept0                   : Measured Value: -0.252106  V
cont_row_odd_col_odd_ : reserved_out_pad_o_0                 : Measured Value: -0.25324  V
cont_row_odd_col_odd_ : io_req_pad_data_23                   : Measured Value: -0.754051  V
cont_row_odd_col_odd_ : io_req_pad_addr_17                   : Measured Value: -0.753877  V
cont_row_odd_col_odd_ : reserved_out_pad_o_1                 : Measured Value: -0.25317  V
cont_row_odd_col_odd_ : io_rsp_pad_data_10                   : Measured Value: -0.253354  V
cont_row_odd_col_odd_ : io_req_pad_data_3                    : Measured Value: -0.753937  V
cont_row_odd_col_odd_ : io_req_pad_data_16                   : Measured Value: -0.75399  V
cont_row_odd_col_odd_ : io_req_pad_addr_16                   : Measured Value: -0.754027  V
cont_row_odd_col_odd_ : io_req_pad_data_7                    : Measured Value: -0.754127  V
cont_row_odd_col_odd_ : io_rsp_pad_size_0                    : Measured Value: -0.252152  V
cont_row_odd_col_odd_ : io_rsp_pad_data_22                   : Measured Value: -0.25346  V
cont_row_odd_col_odd_ : io_req_pad_data_22                   : Measured Value: -0.753841  V
cont_row_odd_col_odd_ : io_req_pad_data_2                    : Measured Value: -0.753899  V
cont_row_odd_col_odd_ : io_req_pad_addr_7                    : Measured Value: -0.75407  V
cont_row_odd_col_odd_ : io_rsp_pad_data_1                    : Measured Value: -0.252443  V
cont_row_odd_col_odd_ : io_req_pad_data_15                   : Measured Value: -0.753956  V
cont_row_odd_col_odd_ : io_rsp_pad_data_12                   : Measured Value: -0.252955  V
cont_row_odd_col_odd_ : io_req_pad_data_6                    : Measured Value: -0.753819  V
cont_row_odd_col_odd_ : pmon_d_clk1_pad_o                    : Measured Value: -0.253405  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_6            : Measured Value: -0.251581  V
cont_row_odd_col_odd_ : io_req_pad_addr_20                   : Measured Value: -0.754033  V
cont_row_odd_col_odd_ : io_req_pad_addr_14                   : Measured Value: -0.753732  V
cont_row_odd_col_odd_ : io_rsp_pad_data_17                   : Measured Value: -0.252892  V
cont_row_odd_col_odd_ : io_rsp_pad_data_13                   : Measured Value: -0.253184  V
cont_row_odd_col_odd_ : io_req_pad_addr_10                   : Measured Value: -0.753869  V
cont_row_odd_col_odd_ : io_req_pad_addr_3                    : Measured Value: -0.753618  V
cont_row_odd_col_odd_ : io_req_pad_addr_27                   : Measured Value: -0.753697  V
cont_row_odd_col_odd_ : io_req_pad_data_5                    : Measured Value: -0.753754  V
cont_row_odd_col_odd_ : dft_1500_updatewr_pad_i              : Measured Value: -0.753754  V
cont_row_odd_col_odd_ : dft_scan_scan_en_pad_i               : Measured Value: -0.753876  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_6             : Measured Value: -0.753796  V
cont_row_odd_col_odd_ : dft_scan_elastic_rst_pad_i           : Measured Value: -0.753832  V
cont_row_odd_col_odd_ : dft_opcg_shift_clk_pad_i             : Measured Value: -0.753643  V
cont_row_odd_col_odd_ : int_req_pad                          : Measured Value: -0.251698  V
cont_row_odd_col_odd_ : io_rsp_pad_data_31                   : Measured Value: -0.252495  V
cont_row_odd_col_odd_ : io_rsp_pad_data_5                    : Measured Value: -0.25273  V
cont_row_odd_col_odd_ : io_rsp_pad_data_4                    : Measured Value: -0.251584  V
cont_row_odd_col_odd_ : io_req_pad_addr_29                   : Measured Value: -0.753677  V
cont_row_odd_col_odd_ : io_req_pad_data_28                   : Measured Value: -0.753791  V
cont_row_odd_col_odd_ : dft_1500_capturewr_pad_i             : Measured Value: -0.753827  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_15            : Measured Value: -0.753754  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_5             : Measured Value: -0.753639  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_3             : Measured Value: -0.753823  V
cont_row_odd_col_odd_ : dft_scan_misr_rst_pad_i              : Measured Value: -0.753933  V
cont_row_odd_col_odd_ : machine_init_ctrl_pad_i_0            : Measured Value: -0.753788  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_5            : Measured Value: -0.252163  V
cont_row_odd_col_odd_ : dft_pmbist_pmda_fail_pad_o           : Measured Value: -0.253147  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_14            : Measured Value: -0.753791  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_13            : Measured Value: -0.753876  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_2             : Measured Value: -0.753639  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_1                   : Measured Value: -0.753507  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_0                   : Measured Value: -0.75367  V
cont_row_odd_col_odd_ : pllset_pad_i_0                       : Measured Value: -0.753766  V
cont_row_odd_col_odd_ : io_rsp_pad_data_29                   : Measured Value: -0.252324  V
cont_row_odd_col_odd_ : dft_1500_wso_ret_pad_o               : Measured Value: -0.25295  V
cont_row_odd_col_odd_ : pllset_pad_i_2                       : Measured Value: -0.75377  V
cont_row_odd_col_odd_ : pllset_pad_i_1                       : Measured Value: -0.75377  V
cont_row_odd_col_odd_ : dft_scan_lpg1_pad_i                  : Measured Value: -0.753876  V
cont_row_odd_col_odd_ : pll_ref_select_pad_i                 : Measured Value: -0.75377  V
cont_row_odd_col_odd_ : pll_lock_pad_o                       : Measured Value: -0.252466  V
cont_row_odd_col_odd_ : io_rsp_pad_data_9                    : Measured Value: -0.252772  V
cont_row_odd_col_odd_ : int_data_pad_1                       : Measured Value: -0.253547  V
cont_row_odd_col_odd_ : tsen_iref_o_pad_ao                   : Measured Value: -0.753526  V
cont_row_odd_col_odd_ : pll_config_select_pad_i              : Measured Value: -0.75381  V
cont_row_odd_col_odd_ : vsen_test1_pad_o                     : Measured Value: -0.252163  V
cont_row_odd_col_odd_ : drive_pad_i_1                        : Measured Value: -0.754246  V
cont_row_odd_col_odd_ : dft_pmbist_ret_pause_continue_pad_i  : Measured Value: -0.75377  V


-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Mux_Pos Datalog : 

MUX_OUT number :	mux1_out
Continuity_Mux_Pos : io_req_pad_data_250                  : Meas Value : 0.759779 V
Continuity_Mux_Pos : io_req_pad_data_174                  : Meas Value : 0.759836 V
Continuity_Mux_Pos : io_req_pad_data_200                  : Meas Value : 0.759665 V
Continuity_Mux_Pos : io_req_pad_data_40                   : Meas Value : 0.759437 V
Continuity_Mux_Pos : io_req_pad_data_52                   : Meas Value : 0.759836 V
Continuity_Mux_Pos : io_req_pad_data_56                   : Meas Value : 0.759779 V
Continuity_Mux_Pos : io_req_pad_data_202                  : Meas Value : 0.759722 V
Continuity_Mux_Pos : io_req_pad_data_161                  : Meas Value : 0.759551 V
Continuity_Mux_Pos : io_req_pad_data_42                   : Meas Value : 0.759836 V
Continuity_Mux_Pos : io_req_pad_data_81                   : Meas Value : 0.759551 V
Continuity_Mux_Pos : io_req_pad_data_47                   : Meas Value : 0.759779 V
Continuity_Mux_Pos : io_req_pad_data_87                   : Meas Value : 0.759836 V
Continuity_Mux_Pos : io_req_pad_data_122                  : Meas Value : 0.759608 V
Continuity_Mux_Pos : io_req_pad_data_131                  : Meas Value : 0.759608 V
Continuity_Mux_Pos : io_req_pad_data_92                   : Meas Value : 0.759608 V
Continuity_Mux_Pos : io_req_pad_data_248                  : Meas Value : 0.759722 V
Continuity_Mux_Pos : io_req_pad_data_184                  : Meas Value : 0.759893 V
Continuity_Mux_Pos : io_req_pad_data_103                  : Meas Value : 0.759893 V
Continuity_Mux_Pos : io_req_pad_data_195                  : Meas Value : 0.759779 V
Continuity_Mux_Pos : io_req_pad_data_119                  : Meas Value : 0.759779 V
Continuity_Mux_Pos : io_req_pad_data_172                  : Meas Value : 0.759665 V
Continuity_Mux_Pos : io_req_pad_data_123                  : Meas Value : 0.759722 V
Continuity_Mux_Pos : io_req_pad_data_168                  : Meas Value : 0.759722 V
Continuity_Mux_Pos : io_req_pad_data_44                   : Meas Value : 0.759836 V
Continuity_Mux_Pos : io_req_pad_data_160                  : Meas Value : 0.759323 V
Continuity_Mux_Pos : io_req_pad_data_89                   : Meas Value : 0.759722 V
Continuity_Mux_Pos : io_req_pad_data_213                  : Meas Value : 0.759551 V
Continuity_Mux_Pos : io_req_pad_data_249                  : Meas Value : 0.759836 V
Continuity_Mux_Pos : io_req_pad_data_204                  : Meas Value : 0.759722 V
Continuity_Mux_Pos : io_req_pad_data_48                   : Meas Value : 0.759722 V
Continuity_Mux_Pos : io_req_pad_data_163                  : Meas Value : 0.759779 V
Continuity_Mux_Pos : 2k_mux1                              : Meas Value : 0.200037 V

MUX_OUT number :	mux2_out
Continuity_Mux_Pos : io_req_pad_data_69                   : Meas Value : 0.759818 V
Continuity_Mux_Pos : io_req_pad_data_121                  : Meas Value : 0.75942 V
Continuity_Mux_Pos : io_req_pad_data_144                  : Meas Value : 0.759875 V
Continuity_Mux_Pos : io_req_pad_data_46                   : Meas Value : 0.759761 V
Continuity_Mux_Pos : io_req_pad_data_155                  : Meas Value : 0.759818 V
Continuity_Mux_Pos : io_req_pad_data_126                  : Meas Value : 0.759932 V
Continuity_Mux_Pos : io_req_pad_data_178                  : Meas Value : 0.759875 V
Continuity_Mux_Pos : io_req_pad_data_162                  : Meas Value : 0.759761 V
Continuity_Mux_Pos : io_req_pad_data_36                   : Meas Value : 0.759875 V
Continuity_Mux_Pos : io_req_pad_data_208                  : Meas Value : 0.759875 V
Continuity_Mux_Pos : io_req_pad_data_115                  : Meas Value : 0.759932 V
Continuity_Mux_Pos : io_req_pad_data_59                   : Meas Value : 0.759704 V
Continuity_Mux_Pos : io_req_pad_data_88                   : Meas Value : 0.759704 V
Continuity_Mux_Pos : io_req_pad_data_243                  : Meas Value : 0.759647 V
Continuity_Mux_Pos : io_req_pad_data_176                  : Meas Value : 0.759591 V
Continuity_Mux_Pos : io_req_pad_data_203                  : Meas Value : 0.759647 V
Continuity_Mux_Pos : io_req_pad_data_166                  : Meas Value : 0.759647 V
Continuity_Mux_Pos : io_req_pad_data_51                   : Meas Value : 0.759761 V
Continuity_Mux_Pos : io_req_pad_data_127                  : Meas Value : 0.759704 V
Continuity_Mux_Pos : io_req_pad_data_207                  : Meas Value : 0.759647 V
Continuity_Mux_Pos : io_req_pad_data_90                   : Meas Value : 0.759534 V
Continuity_Mux_Pos : io_req_pad_data_84                   : Meas Value : 0.759875 V
Continuity_Mux_Pos : io_req_pad_data_83                   : Meas Value : 0.759591 V
Continuity_Mux_Pos : io_req_pad_data_244                  : Meas Value : 0.759761 V
Continuity_Mux_Pos : io_req_pad_data_93                   : Meas Value : 0.759761 V
Continuity_Mux_Pos : io_req_pad_data_110                  : Meas Value : 0.759761 V
Continuity_Mux_Pos : io_req_pad_data_129                  : Meas Value : 0.759704 V
Continuity_Mux_Pos : io_req_pad_data_224                  : Meas Value : 0.759761 V
Continuity_Mux_Pos : io_req_pad_data_132                  : Meas Value : 0.759591 V
Continuity_Mux_Pos : io_req_pad_data_57                   : Meas Value : 0.759534 V
Continuity_Mux_Pos : io_req_pad_data_120                  : Meas Value : 0.759591 V
Continuity_Mux_Pos : 2k_mux2                              : Meas Value : 0.199919 V

MUX_OUT number :	mux3_out
Continuity_Mux_Pos : io_req_pad_data_239                  : Meas Value : 0.760161 V
Continuity_Mux_Pos : io_req_pad_data_191                  : Meas Value : 0.760104 V
Continuity_Mux_Pos : io_req_pad_data_220                  : Meas Value : 0.760104 V
Continuity_Mux_Pos : io_req_pad_parity_1                  : Meas Value : 0.760104 V
Continuity_Mux_Pos : io_req_pad_data_108                  : Meas Value : 0.760161 V
Continuity_Mux_Pos : io_req_pad_data_254                  : Meas Value : 0.760104 V
Continuity_Mux_Pos : io_req_pad_data_79                   : Meas Value : 0.760161 V
Continuity_Mux_Pos : io_req_pad_parity_0                  : Meas Value : 0.759991 V
Continuity_Mux_Pos : io_req_pad_data_97                   : Meas Value : 0.759991 V
Continuity_Mux_Pos : io_req_pad_data_99                   : Meas Value : 0.760048 V
Continuity_Mux_Pos : io_req_pad_data_212                  : Meas Value : 0.759934 V
Continuity_Mux_Pos : io_req_pad_data_253                  : Meas Value : 0.760048 V
Continuity_Mux_Pos : io_req_pad_data_216                  : Meas Value : 0.760048 V
Continuity_Mux_Pos : io_req_pad_data_227                  : Meas Value : 0.760048 V
Continuity_Mux_Pos : io_req_pad_data_62                   : Meas Value : 0.759991 V
Continuity_Mux_Pos : io_req_pad_data_148                  : Meas Value : 0.760104 V
Continuity_Mux_Pos : io_req_pad_data_180                  : Meas Value : 0.759877 V
Continuity_Mux_Pos : io_req_pad_data_219                  : Meas Value : 0.75982 V
Continuity_Mux_Pos : io_req_pad_data_165                  : Meas Value : 0.759877 V
Continuity_Mux_Pos : io_req_pad_data_240                  : Meas Value : 0.759649 V
Continuity_Mux_Pos : io_req_pad_data_80                   : Meas Value : 0.75982 V
Continuity_Mux_Pos : io_req_pad_data_125                  : Meas Value : 0.759991 V
Continuity_Mux_Pos : io_req_pad_data_138                  : Meas Value : 0.760048 V
Continuity_Mux_Pos : io_req_pad_data_53                   : Meas Value : 0.759991 V
Continuity_Mux_Pos : io_req_pad_data_43                   : Meas Value : 0.759991 V
Continuity_Mux_Pos : io_req_pad_data_167                  : Meas Value : 0.759877 V
Continuity_Mux_Pos : io_req_pad_data_241                  : Meas Value : 0.759877 V
Continuity_Mux_Pos : io_req_pad_data_251                  : Meas Value : 0.759934 V
Continuity_Mux_Pos : io_req_pad_data_199                  : Meas Value : 0.760161 V
Continuity_Mux_Pos : io_req_pad_data_153                  : Meas Value : 0.760104 V
Continuity_Mux_Pos : io_req_pad_data_38                   : Meas Value : 0.760104 V
Continuity_Mux_Pos : 2k_mux3                              : Meas Value : 0.200375 V

MUX_OUT number :	mux4_out
Continuity_Mux_Pos : io_req_pad_data_63                   : Meas Value : 0.759837 V
Continuity_Mux_Pos : io_req_pad_data_135                  : Meas Value : 0.759951 V
Continuity_Mux_Pos : reserved_in_pad_i_11                 : Meas Value : 0.759837 V
Continuity_Mux_Pos : io_req_pad_data_124                  : Meas Value : 0.759837 V
Continuity_Mux_Pos : io_req_pad_data_171                  : Meas Value : 0.760008 V
Continuity_Mux_Pos : io_req_pad_data_152                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_data_96                   : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_data_211                  : Meas Value : 0.759837 V
Continuity_Mux_Pos : reserved_in_pad_i_13                 : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_177                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_214                  : Meas Value : 0.759666 V
Continuity_Mux_Pos : io_req_pad_data_255                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_141                  : Meas Value : 0.759837 V
Continuity_Mux_Pos : io_req_pad_data_107                  : Meas Value : 0.759837 V
Continuity_Mux_Pos : reserved_in_pad_i_12                 : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_245                  : Meas Value : 0.759837 V
Continuity_Mux_Pos : io_req_pad_data_77                   : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_data_114                  : Meas Value : 0.760008 V
Continuity_Mux_Pos : io_req_pad_data_225                  : Meas Value : 0.759951 V
Continuity_Mux_Pos : io_req_pad_data_67                   : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_parity_3                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_data_238                  : Meas Value : 0.760008 V
Continuity_Mux_Pos : io_req_pad_data_237                  : Meas Value : 0.759951 V
Continuity_Mux_Pos : io_req_pad_data_73                   : Meas Value : 0.760008 V
Continuity_Mux_Pos : io_req_pad_data_252                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_234                  : Meas Value : 0.759951 V
Continuity_Mux_Pos : io_req_pad_data_137                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_142                  : Meas Value : 0.759837 V
Continuity_Mux_Pos : io_req_pad_data_118                  : Meas Value : 0.760008 V
Continuity_Mux_Pos : io_req_pad_data_232                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_data_187                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : 2k_mux4                              : Meas Value : 0.200209 V

MUX_OUT number :	mux5_out
Continuity_Mux_Pos : io_req_pad_data_101                  : Meas Value : 0.759911 V
Continuity_Mux_Pos : io_req_pad_data_104                  : Meas Value : 0.759798 V
Continuity_Mux_Pos : io_req_pad_data_181                  : Meas Value : 0.759855 V
Continuity_Mux_Pos : io_req_pad_data_102                  : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_54                   : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_170                  : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_139                  : Meas Value : 0.759684 V
Continuity_Mux_Pos : io_req_pad_data_58                   : Meas Value : 0.759684 V
Continuity_Mux_Pos : io_req_pad_data_182                  : Meas Value : 0.759684 V
Continuity_Mux_Pos : io_req_pad_data_196                  : Meas Value : 0.760025 V
Continuity_Mux_Pos : io_req_pad_data_185                  : Meas Value : 0.759855 V
Continuity_Mux_Pos : io_req_pad_data_130                  : Meas Value : 0.759798 V
Continuity_Mux_Pos : io_req_pad_parity_7                  : Meas Value : 0.759911 V
Continuity_Mux_Pos : io_req_pad_data_231                  : Meas Value : 0.759911 V
Continuity_Mux_Pos : io_req_pad_data_60                   : Meas Value : 0.759911 V
Continuity_Mux_Pos : io_req_pad_data_117                  : Meas Value : 0.759968 V
Continuity_Mux_Pos : io_req_pad_data_82                   : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_41                   : Meas Value : 0.75957 V
Continuity_Mux_Pos : io_req_pad_data_140                  : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_201                  : Meas Value : 0.759684 V
Continuity_Mux_Pos : io_req_pad_data_85                   : Meas Value : 0.759855 V
Continuity_Mux_Pos : io_req_pad_data_55                   : Meas Value : 0.759855 V
Continuity_Mux_Pos : io_req_pad_data_45                   : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_175                  : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_218                  : Meas Value : 0.759798 V
Continuity_Mux_Pos : io_req_pad_data_94                   : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_134                  : Meas Value : 0.759627 V
Continuity_Mux_Pos : io_req_pad_data_209                  : Meas Value : 0.759798 V
Continuity_Mux_Pos : io_req_pad_parity_8                  : Meas Value : 0.759855 V
Continuity_Mux_Pos : io_req_pad_data_66                   : Meas Value : 0.759798 V
Continuity_Mux_Pos : io_req_pad_data_32                   : Meas Value : 0.759911 V
Continuity_Mux_Pos : 2k_mux5                              : Meas Value : 0.2001 V

MUX_OUT number :	mux6_out
Continuity_Mux_Pos : io_req_pad_data_33                   : Meas Value : 0.759837 V
Continuity_Mux_Pos : io_req_pad_data_197                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_data_154                  : Meas Value : 0.759837 V
Continuity_Mux_Pos : io_req_pad_data_235                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_data_186                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_109                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_143                  : Meas Value : 0.759666 V
Continuity_Mux_Pos : io_req_pad_data_145                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_100                  : Meas Value : 0.759837 V
Continuity_Mux_Pos : io_req_pad_parity_9                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_data_158                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_data_236                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_data_49                   : Meas Value : 0.75978 V
Continuity_Mux_Pos : reserved_in_pad_i_8                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_223                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_164                  : Meas Value : 0.759837 V
Continuity_Mux_Pos : io_req_pad_data_246                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_data_198                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_data_242                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_rsp_pad_data_118                  : Meas Value : 0.275115 V
Continuity_Mux_Pos : io_req_pad_data_68                   : Meas Value : 0.759666 V
Continuity_Mux_Pos : io_req_pad_data_116                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_parity_2                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_233                  : Meas Value : 0.759666 V
Continuity_Mux_Pos : io_req_pad_data_149                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_221                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_78                   : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_data_105                  : Meas Value : 0.759666 V
Continuity_Mux_Pos : io_req_pad_data_183                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_222                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_64                   : Meas Value : 0.759723 V
Continuity_Mux_Pos : 2k_mux6                              : Meas Value : 0.200095 V

MUX_OUT number :	mux7_out
Continuity_Mux_Pos : reserved_in_pad_i_5                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_226                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_179                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : reserved_in_pad_i_1                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : reserved_in_pad_i_6                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_95                   : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_210                  : Meas Value : 0.759837 V
Continuity_Mux_Pos : io_req_pad_data_133                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_159                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_151                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_205                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : reserved_in_pad_i_3                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_173                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : reserved_in_pad_i_9                  : Meas Value : 0.759837 V
Continuity_Mux_Pos : io_req_pad_data_247                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_data_50                   : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_188                  : Meas Value : 0.759837 V
Continuity_Mux_Pos : reserved_in_pad_i_7                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_70                   : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_215                  : Meas Value : 0.759666 V
Continuity_Mux_Pos : reserved_in_pad_i_4                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_98                   : Meas Value : 0.759666 V
Continuity_Mux_Pos : io_req_pad_data_61                   : Meas Value : 0.75978 V
Continuity_Mux_Pos : reserved_in_pad_i_2                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_111                  : Meas Value : 0.759837 V
Continuity_Mux_Pos : io_req_pad_data_192                  : Meas Value : 0.75978 V
Continuity_Mux_Pos : io_req_pad_data_156                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_parity_5                  : Meas Value : 0.759723 V
Continuity_Mux_Pos : io_req_pad_data_146                  : Meas Value : 0.759894 V
Continuity_Mux_Pos : io_req_pad_data_71                   : Meas Value : 0.759837 V
Continuity_Mux_Pos : io_req_pad_parity_4                  : Meas Value : 0.759837 V
Continuity_Mux_Pos : 2k_mux7                              : Meas Value : 0.200152 V

MUX_OUT number :	mux8_out
Continuity_Mux_Pos : io_req_pad_data_194                  : Meas Value : 0.759798 V
Continuity_Mux_Pos : io_req_pad_data_113                  : Meas Value : 0.759798 V
Continuity_Mux_Pos : io_req_pad_data_75                   : Meas Value : 0.759798 V
Continuity_Mux_Pos : io_req_pad_data_74                   : Meas Value : 0.759798 V
Continuity_Mux_Pos : io_req_pad_data_35                   : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_112                  : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_228                  : Meas Value : 0.759911 V
Continuity_Mux_Pos : io_req_pad_data_230                  : Meas Value : 0.759855 V
Continuity_Mux_Pos : io_req_pad_data_37                   : Meas Value : 0.759855 V
Continuity_Mux_Pos : io_req_pad_data_229                  : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_parity_6                  : Meas Value : 0.759911 V
Continuity_Mux_Pos : io_req_pad_data_34                   : Meas Value : 0.759855 V
Continuity_Mux_Pos : io_req_pad_data_193                  : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_150                  : Meas Value : 0.759684 V
Continuity_Mux_Pos : io_req_pad_data_106                  : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_65                   : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_76                   : Meas Value : 0.759798 V
Continuity_Mux_Pos : io_req_pad_data_39                   : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_169                  : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_91                   : Meas Value : 0.759684 V
Continuity_Mux_Pos : io_req_pad_data_157                  : Meas Value : 0.759741 V
Continuity_Mux_Pos : io_req_pad_data_128                  : Meas Value : 0.759855 V
Continuity_Mux_Pos : io_req_pad_data_72                   : Meas Value : 0.759684 V
Continuity_Mux_Pos : reserved_in_pad_i_10                 : Meas Value : 0.759855 V
Continuity_Mux_Pos : io_req_pad_data_86                   : Meas Value : 0.759911 V
Continuity_Mux_Pos : io_req_pad_data_190                  : Meas Value : 0.759684 V
Continuity_Mux_Pos : io_req_pad_data_189                  : Meas Value : 0.759798 V
Continuity_Mux_Pos : io_req_pad_data_206                  : Meas Value : 0.759798 V
Continuity_Mux_Pos : io_req_pad_data_217                  : Meas Value : 0.759798 V
Continuity_Mux_Pos : io_req_pad_data_136                  : Meas Value : 0.759798 V
Continuity_Mux_Pos : io_req_pad_data_147                  : Meas Value : 0.759684 V
Continuity_Mux_Pos : 2k_mux8                              : Meas Value : 0.200498 V

MUX_OUT number :	mux9_out
Continuity_Mux_Pos : io_rsp_pad_addr_21                   : Meas Value : 0.275443 V
Continuity_Mux_Pos : io_rsp_pad_data_129                  : Meas Value : 0.276582 V
Continuity_Mux_Pos : io_rsp_pad_data_204                  : Meas Value : 0.276012 V
Continuity_Mux_Pos : io_rsp_pad_data_94                   : Meas Value : 0.275386 V
Continuity_Mux_Pos : io_rsp_pad_data_173                  : Meas Value : 0.275386 V
Continuity_Mux_Pos : io_rsp_pad_addr_15                   : Meas Value : 0.274304 V
Continuity_Mux_Pos : io_rsp_pad_data_248                  : Meas Value : 0.277037 V
Continuity_Mux_Pos : io_rsp_pad_data_88                   : Meas Value : 0.275044 V
Continuity_Mux_Pos : io_rsp_pad_data_65                   : Meas Value : 0.274987 V
Continuity_Mux_Pos : io_rsp_pad_data_238                  : Meas Value : 0.27419 V
Continuity_Mux_Pos : io_rsp_pad_data_32                   : Meas Value : 0.276012 V
Continuity_Mux_Pos : io_rsp_pad_data_151                  : Meas Value : 0.273108 V
Continuity_Mux_Pos : io_rsp_pad_data_139                  : Meas Value : 0.274987 V
Continuity_Mux_Pos : io_rsp_pad_parity_7                  : Meas Value : 0.274589 V
Continuity_Mux_Pos : io_rsp_pad_data_101                  : Meas Value : 0.27493 V
Continuity_Mux_Pos : reserved_out_pad_o_17                : Meas Value : 0.274703 V
Continuity_Mux_Pos : io_rsp_pad_data_141                  : Meas Value : 0.275329 V
Continuity_Mux_Pos : io_rsp_pad_data_169                  : Meas Value : 0.275215 V
Continuity_Mux_Pos : io_rsp_pad_data_152                  : Meas Value : 0.273393 V
Continuity_Mux_Pos : io_rsp_pad_data_135                  : Meas Value : 0.276468 V
Continuity_Mux_Pos : io_rsp_pad_data_180                  : Meas Value : 0.276354 V
Continuity_Mux_Pos : io_rsp_pad_data_214                  : Meas Value : 0.274304 V
Continuity_Mux_Pos : io_rsp_pad_data_66                   : Meas Value : 0.274019 V
Continuity_Mux_Pos : io_rsp_pad_data_158                  : Meas Value : 0.274019 V
Continuity_Mux_Pos : io_rsp_pad_data_219                  : Meas Value : 0.274646 V
Continuity_Mux_Pos : io_rsp_pad_data_123                  : Meas Value : 0.27493 V
Continuity_Mux_Pos : io_rsp_pad_data_213                  : Meas Value : 0.27624 V
Continuity_Mux_Pos : io_rsp_pad_data_134                  : Meas Value : 0.275386 V
Continuity_Mux_Pos : io_rsp_pad_data_43                   : Meas Value : 0.276695 V
Continuity_Mux_Pos : io_rsp_pad_addr_3                    : Meas Value : 0.273564 V
Continuity_Mux_Pos : io_rsp_pad_data_145                  : Meas Value : 0.274987 V
Continuity_Mux_Pos : 2k_mux9                              : Meas Value : 0.200285 V

MUX_OUT number :	mux10_out
Continuity_Mux_Pos : io_rsp_pad_data_67                   : Meas Value : 0.273583 V
Continuity_Mux_Pos : io_rsp_pad_data_199                  : Meas Value : 0.274038 V
Continuity_Mux_Pos : io_rsp_pad_data_187                  : Meas Value : 0.274209 V
Continuity_Mux_Pos : io_rsp_pad_data_209                  : Meas Value : 0.274721 V
Continuity_Mux_Pos : io_rsp_pad_data_112                  : Meas Value : 0.273412 V
Continuity_Mux_Pos : io_rsp_pad_parity_1                  : Meas Value : 0.274209 V
Continuity_Mux_Pos : io_rsp_pad_data_78                   : Meas Value : 0.274494 V
Continuity_Mux_Pos : io_rsp_pad_data_156                  : Meas Value : 0.274949 V
Continuity_Mux_Pos : io_rsp_pad_data_230                  : Meas Value : 0.274209 V
Continuity_Mux_Pos : io_rsp_pad_parity_8                  : Meas Value : 0.273981 V
Continuity_Mux_Pos : io_rsp_pad_data_60                   : Meas Value : 0.275063 V
Continuity_Mux_Pos : io_rsp_pad_data_77                   : Meas Value : 0.276031 V
Continuity_Mux_Pos : io_rsp_pad_data_185                  : Meas Value : 0.273981 V
Continuity_Mux_Pos : io_rsp_pad_data_116                  : Meas Value : 0.274494 V
Continuity_Mux_Pos : io_rsp_pad_data_224                  : Meas Value : 0.274494 V
Continuity_Mux_Pos : io_rsp_pad_data_186                  : Meas Value : 0.27438 V
Continuity_Mux_Pos : io_rsp_pad_data_160                  : Meas Value : 0.274778 V
Continuity_Mux_Pos : io_rsp_pad_addr_19                   : Meas Value : 0.27586 V
Continuity_Mux_Pos : io_rsp_pad_data_84                   : Meas Value : 0.27512 V
Continuity_Mux_Pos : io_rsp_pad_data_79                   : Meas Value : 0.275633 V
Continuity_Mux_Pos : io_rsp_pad_data_191                  : Meas Value : 0.274152 V
Continuity_Mux_Pos : io_rsp_pad_data_231                  : Meas Value : 0.273924 V
Continuity_Mux_Pos : io_rsp_pad_data_71                   : Meas Value : 0.275576 V
Continuity_Mux_Pos : io_rsp_pad_data_106                  : Meas Value : 0.274778 V
Continuity_Mux_Pos : io_rsp_pad_addr_20                   : Meas Value : 0.275348 V
Continuity_Mux_Pos : io_rsp_pad_addr_25                   : Meas Value : 0.274892 V
Continuity_Mux_Pos : io_rsp_pad_data_157                  : Meas Value : 0.274266 V
Continuity_Mux_Pos : io_rsp_pad_data_197                  : Meas Value : 0.275462 V
Continuity_Mux_Pos : io_rsp_pad_data_70                   : Meas Value : 0.27307 V
Continuity_Mux_Pos : io_rsp_pad_data_59                   : Meas Value : 0.274551 V
Continuity_Mux_Pos : io_rsp_pad_data_37                   : Meas Value : 0.274266 V
Continuity_Mux_Pos : 2k_mux10                             : Meas Value : 0.200014 V

MUX_OUT number :	mux11_out
Continuity_Mux_Pos : io_rsp_pad_data_50                   : Meas Value : 0.276019 V
Continuity_Mux_Pos : io_rsp_pad_data_159                  : Meas Value : 0.27431 V
Continuity_Mux_Pos : io_rsp_pad_data_210                  : Meas Value : 0.275108 V
Continuity_Mux_Pos : io_rsp_pad_data_170                  : Meas Value : 0.276417 V
Continuity_Mux_Pos : io_rsp_pad_data_85                   : Meas Value : 0.276702 V
Continuity_Mux_Pos : io_rsp_pad_data_102                  : Meas Value : 0.274766 V
Continuity_Mux_Pos : io_rsp_pad_data_227                  : Meas Value : 0.275563 V
Continuity_Mux_Pos : io_rsp_pad_data_182                  : Meas Value : 0.273399 V
Continuity_Mux_Pos : io_rsp_pad_parity_5                  : Meas Value : 0.275848 V
Continuity_Mux_Pos : io_rsp_pad_data_150                  : Meas Value : 0.274367 V
Continuity_Mux_Pos : io_rsp_pad_data_149                  : Meas Value : 0.275221 V
Continuity_Mux_Pos : io_rsp_pad_data_109                  : Meas Value : 0.272716 V
Continuity_Mux_Pos : io_rsp_pad_data_36                   : Meas Value : 0.275221 V
Continuity_Mux_Pos : io_rsp_pad_data_75                   : Meas Value : 0.275051 V
Continuity_Mux_Pos : io_rsp_pad_data_237                  : Meas Value : 0.274937 V
Continuity_Mux_Pos : reserved_out_pad_o_4                 : Meas Value : 0.274652 V
Continuity_Mux_Pos : io_rsp_pad_data_113                  : Meas Value : 0.276531 V
Continuity_Mux_Pos : io_rsp_pad_data_218                  : Meas Value : 0.274538 V
Continuity_Mux_Pos : io_rsp_pad_data_193                  : Meas Value : 0.274766 V
Continuity_Mux_Pos : io_rsp_pad_data_226                  : Meas Value : 0.274196 V
Continuity_Mux_Pos : io_rsp_pad_data_99                   : Meas Value : 0.276531 V
Continuity_Mux_Pos : io_rsp_pad_data_69                   : Meas Value : 0.274823 V
Continuity_Mux_Pos : io_rsp_pad_data_61                   : Meas Value : 0.276075 V
Continuity_Mux_Pos : io_rsp_pad_data_220                  : Meas Value : 0.274595 V
Continuity_Mux_Pos : reserved_out_pad_o_10                : Meas Value : 0.273798 V
Continuity_Mux_Pos : io_rsp_pad_data_184                  : Meas Value : 0.275278 V
Continuity_Mux_Pos : io_rsp_pad_data_105                  : Meas Value : 0.274367 V
Continuity_Mux_Pos : io_rsp_pad_data_195                  : Meas Value : 0.274253 V
Continuity_Mux_Pos : io_rsp_pad_data_34                   : Meas Value : 0.275962 V
Continuity_Mux_Pos : io_rsp_pad_data_234                  : Meas Value : 0.274994 V
Continuity_Mux_Pos : io_rsp_pad_parity_6                  : Meas Value : 0.275563 V
Continuity_Mux_Pos : 2k_mux11                             : Meas Value : 0.199948 V

MUX_OUT number :	mux12_out
Continuity_Mux_Pos : io_rsp_pad_data_104                  : Meas Value : 0.27387 V
Continuity_Mux_Pos : io_rsp_pad_data_133                  : Meas Value : 0.27535 V
Continuity_Mux_Pos : io_rsp_pad_data_110                  : Meas Value : 0.275293 V
Continuity_Mux_Pos : io_rsp_pad_data_143                  : Meas Value : 0.27461 V
Continuity_Mux_Pos : io_rsp_pad_data_207                  : Meas Value : 0.276261 V
Continuity_Mux_Pos : io_rsp_pad_data_63                   : Meas Value : 0.275009 V
Continuity_Mux_Pos : io_rsp_pad_data_222                  : Meas Value : 0.275293 V
Continuity_Mux_Pos : io_rsp_pad_addr_29                   : Meas Value : 0.273927 V
Continuity_Mux_Pos : io_rsp_pad_addr_12                   : Meas Value : 0.274838 V
Continuity_Mux_Pos : io_rsp_pad_data_235                  : Meas Value : 0.274098 V
Continuity_Mux_Pos : io_rsp_pad_data_189                  : Meas Value : 0.274781 V
Continuity_Mux_Pos : io_rsp_pad_data_114                  : Meas Value : 0.273984 V
Continuity_Mux_Pos : io_rsp_pad_data_46                   : Meas Value : 0.275464 V
Continuity_Mux_Pos : io_rsp_pad_data_56                   : Meas Value : 0.275464 V
Continuity_Mux_Pos : io_rsp_pad_data_62                   : Meas Value : 0.276033 V
Continuity_Mux_Pos : io_rsp_pad_data_147                  : Meas Value : 0.275122 V
Continuity_Mux_Pos : io_rsp_pad_data_252                  : Meas Value : 0.274895 V
Continuity_Mux_Pos : io_rsp_pad_data_239                  : Meas Value : 0.275066 V
Continuity_Mux_Pos : io_rsp_pad_data_138                  : Meas Value : 0.27461 V
Continuity_Mux_Pos : io_rsp_pad_data_33                   : Meas Value : 0.275066 V
Continuity_Mux_Pos : io_rsp_pad_data_196                  : Meas Value : 0.273358 V
Continuity_Mux_Pos : io_rsp_pad_data_247                  : Meas Value : 0.274781 V
Continuity_Mux_Pos : io_rsp_pad_data_215                  : Meas Value : 0.275976 V
Continuity_Mux_Pos : io_rsp_pad_addr_27                   : Meas Value : 0.273927 V
Continuity_Mux_Pos : io_rsp_pad_data_97                   : Meas Value : 0.276488 V
Continuity_Mux_Pos : io_rsp_pad_data_137                  : Meas Value : 0.277057 V
Continuity_Mux_Pos : io_rsp_pad_data_132                  : Meas Value : 0.276488 V
Continuity_Mux_Pos : io_rsp_pad_data_192                  : Meas Value : 0.273529 V
Continuity_Mux_Pos : io_rsp_pad_data_103                  : Meas Value : 0.274326 V
Continuity_Mux_Pos : io_rsp_pad_addr_23                   : Meas Value : 0.275122 V
Continuity_Mux_Pos : io_rsp_pad_addr_24                   : Meas Value : 0.273814 V
Continuity_Mux_Pos : 2k_mux12                             : Meas Value : 0.200401 V

MUX_OUT number :	mux13_out
Continuity_Mux_Pos : io_rsp_pad_addr_9                    : Meas Value : 0.276779 V
Continuity_Mux_Pos : io_rsp_pad_data_38                   : Meas Value : 0.275527 V
Continuity_Mux_Pos : io_rsp_pad_data_130                  : Meas Value : 0.275698 V
Continuity_Mux_Pos : io_rsp_pad_data_211                  : Meas Value : 0.275755 V
Continuity_Mux_Pos : io_rsp_pad_data_253                  : Meas Value : 0.274503 V
Continuity_Mux_Pos : io_rsp_pad_data_178                  : Meas Value : 0.274275 V
Continuity_Mux_Pos : io_rsp_pad_addr_13                   : Meas Value : 0.275982 V
Continuity_Mux_Pos : io_rsp_pad_data_54                   : Meas Value : 0.276039 V
Continuity_Mux_Pos : io_rsp_pad_data_194                  : Meas Value : 0.275356 V
Continuity_Mux_Pos : io_rsp_pad_data_81                   : Meas Value : 0.274047 V
Continuity_Mux_Pos : io_rsp_pad_data_58                   : Meas Value : 0.275527 V
Continuity_Mux_Pos : io_rsp_pad_data_117                  : Meas Value : 0.273991 V
Continuity_Mux_Pos : io_rsp_pad_data_255                  : Meas Value : 0.275072 V
Continuity_Mux_Pos : io_rsp_pad_data_120                  : Meas Value : 0.275812 V
Continuity_Mux_Pos : io_rsp_pad_data_119                  : Meas Value : 0.275755 V
Continuity_Mux_Pos : io_rsp_pad_addr_16                   : Meas Value : 0.276381 V
Continuity_Mux_Pos : io_rsp_pad_data_95                   : Meas Value : 0.275982 V
Continuity_Mux_Pos : io_rsp_pad_data_233                  : Meas Value : 0.274275 V
Continuity_Mux_Pos : io_rsp_pad_data_73                   : Meas Value : 0.276665 V
Continuity_Mux_Pos : io_rsp_pad_data_108                  : Meas Value : 0.274389 V
Continuity_Mux_Pos : io_rsp_pad_parity_9                  : Meas Value : 0.27547 V
Continuity_Mux_Pos : io_rsp_pad_addr_17                   : Meas Value : 0.27456 V
Continuity_Mux_Pos : io_rsp_pad_data_216                  : Meas Value : 0.276267 V
Continuity_Mux_Pos : io_rsp_pad_addr_6                    : Meas Value : 0.275527 V
Continuity_Mux_Pos : io_rsp_pad_addr_28                   : Meas Value : 0.275186 V
Continuity_Mux_Pos : io_rsp_pad_data_177                  : Meas Value : 0.276495 V
Continuity_Mux_Pos : io_rsp_pad_data_229                  : Meas Value : 0.274844 V
Continuity_Mux_Pos : io_rsp_pad_data_251                  : Meas Value : 0.275356 V
Continuity_Mux_Pos : io_rsp_pad_data_176                  : Meas Value : 0.275584 V
Continuity_Mux_Pos : io_rsp_pad_data_35                   : Meas Value : 0.274332 V
Continuity_Mux_Pos : io_rsp_pad_data_142                  : Meas Value : 0.275982 V
Continuity_Mux_Pos : 2k_mux13                             : Meas Value : 0.200121 V

MUX_OUT number :	mux14_out
Continuity_Mux_Pos : io_rsp_pad_data_44                   : Meas Value : 0.275812 V
Continuity_Mux_Pos : io_rsp_pad_data_122                  : Meas Value : 0.274958 V
Continuity_Mux_Pos : io_rsp_pad_data_202                  : Meas Value : 0.275072 V
Continuity_Mux_Pos : io_rsp_pad_data_82                   : Meas Value : 0.273763 V
Continuity_Mux_Pos : io_rsp_pad_data_72                   : Meas Value : 0.275812 V
Continuity_Mux_Pos : io_rsp_pad_data_53                   : Meas Value : 0.275584 V
Continuity_Mux_Pos : io_rsp_pad_data_115                  : Meas Value : 0.275015 V
Continuity_Mux_Pos : io_rsp_pad_data_155                  : Meas Value : 0.274161 V
Continuity_Mux_Pos : reserved_out_pad_o_11                : Meas Value : 0.274617 V
Continuity_Mux_Pos : io_rsp_pad_data_76                   : Meas Value : 0.274958 V
Continuity_Mux_Pos : io_rsp_pad_data_225                  : Meas Value : 0.275129 V
Continuity_Mux_Pos : io_rsp_pad_data_111                  : Meas Value : 0.273934 V
Continuity_Mux_Pos : io_rsp_pad_data_126                  : Meas Value : 0.276267 V
Continuity_Mux_Pos : io_rsp_pad_data_87                   : Meas Value : 0.275584 V
Continuity_Mux_Pos : io_rsp_pad_addr_4                    : Meas Value : 0.275243 V
Continuity_Mux_Pos : io_rsp_pad_data_205                  : Meas Value : 0.276324 V
Continuity_Mux_Pos : io_rsp_pad_data_243                  : Meas Value : 0.274844 V
Continuity_Mux_Pos : io_rsp_pad_data_40                   : Meas Value : 0.275584 V
Continuity_Mux_Pos : io_rsp_pad_data_167                  : Meas Value : 0.275755 V
Continuity_Mux_Pos : io_rsp_pad_data_171                  : Meas Value : 0.275356 V
Continuity_Mux_Pos : io_rsp_pad_data_249                  : Meas Value : 0.275869 V
Continuity_Mux_Pos : io_rsp_pad_data_92                   : Meas Value : 0.275584 V
Continuity_Mux_Pos : io_rsp_pad_data_49                   : Meas Value : 0.276153 V
Continuity_Mux_Pos : io_rsp_pad_data_172                  : Meas Value : 0.275072 V
Continuity_Mux_Pos : reserved_out_pad_o_8                 : Meas Value : 0.274218 V
Continuity_Mux_Pos : io_rsp_pad_data_245                  : Meas Value : 0.276096 V
Continuity_Mux_Pos : io_rsp_pad_data_208                  : Meas Value : 0.27621 V
Continuity_Mux_Pos : io_rsp_pad_data_166                  : Meas Value : 0.275698 V
Continuity_Mux_Pos : io_rsp_pad_data_165                  : Meas Value : 0.275584 V
Continuity_Mux_Pos : io_rsp_pad_addr_10                   : Meas Value : 0.27621 V
Continuity_Mux_Pos : io_rsp_pad_addr_0                    : Meas Value : 0.276438 V
Continuity_Mux_Pos : 2k_mux14                             : Meas Value : 0.200064 V

MUX_OUT number :	mux15_out
Continuity_Mux_Pos : io_rsp_pad_addr_22                   : Meas Value : 0.276438 V
Continuity_Mux_Pos : io_rsp_pad_data_100                  : Meas Value : 0.275755 V
Continuity_Mux_Pos : io_rsp_pad_data_223                  : Meas Value : 0.274446 V
Continuity_Mux_Pos : reserved_out_pad_o_15                : Meas Value : 0.274617 V
Continuity_Mux_Pos : io_rsp_pad_data_131                  : Meas Value : 0.276267 V
Continuity_Mux_Pos : io_rsp_pad_data_179                  : Meas Value : 0.27621 V
Continuity_Mux_Pos : io_rsp_pad_data_98                   : Meas Value : 0.275186 V
Continuity_Mux_Pos : io_rsp_pad_addr_26                   : Meas Value : 0.273877 V
Continuity_Mux_Pos : io_rsp_pad_data_201                  : Meas Value : 0.27621 V
Continuity_Mux_Pos : io_rsp_pad_data_232                  : Meas Value : 0.274161 V
Continuity_Mux_Pos : io_rsp_pad_data_107                  : Meas Value : 0.274104 V
Continuity_Mux_Pos : reserved_out_pad_o_12                : Meas Value : 0.274104 V
Continuity_Mux_Pos : io_rsp_pad_data_240                  : Meas Value : 0.274503 V
Continuity_Mux_Pos : io_rsp_pad_data_121                  : Meas Value : 0.275698 V
Continuity_Mux_Pos : io_rsp_pad_data_161                  : Meas Value : 0.275072 V
Continuity_Mux_Pos : io_rsp_pad_data_80                   : Meas Value : 0.274161 V
Continuity_Mux_Pos : io_rsp_pad_parity_0                  : Meas Value : 0.274673 V
Continuity_Mux_Pos : io_rsp_pad_data_91                   : Meas Value : 0.275584 V
Continuity_Mux_Pos : io_rsp_pad_data_64                   : Meas Value : 0.27382 V
Continuity_Mux_Pos : io_rsp_pad_data_148                  : Meas Value : 0.274617 V
Continuity_Mux_Pos : reserved_out_pad_o_6                 : Meas Value : 0.274161 V
Continuity_Mux_Pos : reserved_out_pad_o_9                 : Meas Value : 0.27308 V
Continuity_Mux_Pos : reserved_out_pad_o_14                : Meas Value : 0.275129 V
Continuity_Mux_Pos : io_rsp_pad_data_190                  : Meas Value : 0.274161 V
Continuity_Mux_Pos : io_rsp_pad_data_246                  : Meas Value : 0.275869 V
Continuity_Mux_Pos : io_rsp_pad_data_254                  : Meas Value : 0.275925 V
Continuity_Mux_Pos : io_rsp_pad_data_144                  : Meas Value : 0.275129 V
Continuity_Mux_Pos : io_rsp_pad_data_74                   : Meas Value : 0.274446 V
Continuity_Mux_Pos : io_rsp_pad_data_163                  : Meas Value : 0.27621 V
Continuity_Mux_Pos : io_rsp_pad_addr_5                    : Meas Value : 0.275869 V
Continuity_Mux_Pos : io_rsp_pad_data_47                   : Meas Value : 0.275925 V
Continuity_Mux_Pos : 2k_mux15                             : Meas Value : 0.200178 V

MUX_OUT number :	mux16_out
Continuity_Mux_Pos : io_rsp_pad_data_250                  : Meas Value : 0.276216 V
Continuity_Mux_Pos : io_rsp_pad_data_136                  : Meas Value : 0.27542 V
Continuity_Mux_Pos : io_rsp_pad_data_93                   : Meas Value : 0.273997 V
Continuity_Mux_Pos : io_rsp_pad_data_175                  : Meas Value : 0.275989 V
Continuity_Mux_Pos : io_rsp_pad_data_51                   : Meas Value : 0.274964 V
Continuity_Mux_Pos : io_rsp_pad_data_221                  : Meas Value : 0.273598 V
Continuity_Mux_Pos : io_rsp_pad_data_212                  : Meas Value : 0.274281 V
Continuity_Mux_Pos : io_rsp_pad_addr_14                   : Meas Value : 0.274224 V
Continuity_Mux_Pos : io_rsp_pad_data_183                  : Meas Value : 0.275078 V
Continuity_Mux_Pos : io_rsp_pad_data_68                   : Meas Value : 0.274794 V
Continuity_Mux_Pos : io_rsp_pad_data_146                  : Meas Value : 0.275363 V
Continuity_Mux_Pos : reserved_out_pad_o_2                 : Meas Value : 0.275078 V
Continuity_Mux_Pos : io_rsp_pad_data_52                   : Meas Value : 0.275818 V
Continuity_Mux_Pos : io_rsp_pad_data_174                  : Meas Value : 0.274395 V
Continuity_Mux_Pos : io_rsp_pad_data_55                   : Meas Value : 0.275192 V
Continuity_Mux_Pos : io_rsp_pad_parity_4                  : Meas Value : 0.275476 V
Continuity_Mux_Pos : io_rsp_pad_data_57                   : Meas Value : 0.276159 V
Continuity_Mux_Pos : io_rsp_pad_data_127                  : Meas Value : 0.276216 V
Continuity_Mux_Pos : io_rsp_pad_data_164                  : Meas Value : 0.276046 V
Continuity_Mux_Pos : io_rsp_pad_data_86                   : Meas Value : 0.275875 V
Continuity_Mux_Pos : io_rsp_pad_data_217                  : Meas Value : 0.276729 V
Continuity_Mux_Pos : io_rsp_pad_data_48                   : Meas Value : 0.27633 V
Continuity_Mux_Pos : io_rsp_pad_parity_2                  : Meas Value : 0.274167 V
Continuity_Mux_Pos : io_rsp_pad_data_181                  : Meas Value : 0.275135 V
Continuity_Mux_Pos : io_rsp_pad_data_236                  : Meas Value : 0.27542 V
Continuity_Mux_Pos : io_rsp_pad_addr_11                   : Meas Value : 0.275021 V
Continuity_Mux_Pos : reserved_out_pad_o_5                 : Meas Value : 0.273997 V
Continuity_Mux_Pos : io_rsp_pad_data_168                  : Meas Value : 0.275704 V
Continuity_Mux_Pos : reserved_out_pad_o_16                : Meas Value : 0.275932 V
Continuity_Mux_Pos : io_rsp_pad_data_140                  : Meas Value : 0.274395 V
Continuity_Mux_Pos : io_rsp_pad_data_96                   : Meas Value : 0.275533 V
Continuity_Mux_Pos : 2k_mux16                             : Meas Value : 0.200068 V

MUX_OUT number :	mux17_out
Continuity_Mux_Pos : io_rsp_pad_data_162                  : Meas Value : 0.275293 V
Continuity_Mux_Pos : io_rsp_pad_data_206                  : Meas Value : 0.275692 V
Continuity_Mux_Pos : io_rsp_pad_data_45                   : Meas Value : 0.275862 V
Continuity_Mux_Pos : io_rsp_pad_data_244                  : Meas Value : 0.275862 V
Continuity_Mux_Pos : io_rsp_pad_data_200                  : Meas Value : 0.275179 V
Continuity_Mux_Pos : io_rsp_pad_data_125                  : Meas Value : 0.275692 V
Continuity_Mux_Pos : io_rsp_pad_data_241                  : Meas Value : 0.274724 V
Continuity_Mux_Pos : io_rsp_pad_data_203                  : Meas Value : 0.276261 V
Continuity_Mux_Pos : reserved_out_pad_o_13                : Meas Value : 0.275179 V
Continuity_Mux_Pos : io_rsp_pad_data_228                  : Meas Value : 0.275578 V
Continuity_Mux_Pos : io_rsp_pad_data_188                  : Meas Value : 0.274553 V
Continuity_Mux_Pos : io_rsp_pad_parity_3                  : Meas Value : 0.274724 V
Continuity_Mux_Pos : io_rsp_pad_data_41                   : Meas Value : 0.274838 V
Continuity_Mux_Pos : io_rsp_pad_addr_1                    : Meas Value : 0.274781 V
Continuity_Mux_Pos : io_rsp_pad_data_83                   : Meas Value : 0.274553 V
Continuity_Mux_Pos : io_rsp_pad_addr_18                   : Meas Value : 0.276602 V
Continuity_Mux_Pos : io_rsp_pad_data_89                   : Meas Value : 0.276716 V
Continuity_Mux_Pos : io_rsp_pad_data_42                   : Meas Value : 0.27444 V
Continuity_Mux_Pos : io_rsp_pad_data_124                  : Meas Value : 0.276944 V
Continuity_Mux_Pos : io_rsp_pad_data_128                  : Meas Value : 0.275635 V
Continuity_Mux_Pos : io_rsp_pad_addr_8                    : Meas Value : 0.276659 V
Continuity_Mux_Pos : reserved_out_pad_o_3                 : Meas Value : 0.275009 V
Continuity_Mux_Pos : io_rsp_pad_data_39                   : Meas Value : 0.275805 V
Continuity_Mux_Pos : io_rsp_pad_data_153                  : Meas Value : 0.274496 V
Continuity_Mux_Pos : reserved_out_pad_o_7                 : Meas Value : 0.274838 V
Continuity_Mux_Pos : io_rsp_pad_data_242                  : Meas Value : 0.275066 V
Continuity_Mux_Pos : io_rsp_pad_addr_7                    : Meas Value : 0.275919 V
Continuity_Mux_Pos : io_rsp_pad_data_90                   : Meas Value : 0.275009 V
Continuity_Mux_Pos : io_rsp_pad_addr_2                    : Meas Value : 0.27609 V
Continuity_Mux_Pos : io_rsp_pad_data_198                  : Meas Value : 0.275919 V
Continuity_Mux_Pos : io_rsp_pad_data_154                  : Meas Value : 0.273927 V
Continuity_Mux_Pos : 2k_mux17                             : Meas Value : 0.200173 V

-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Mux_Neg Datalog : 

MUX_OUT number :	mux1_out
Continuity_Mux_Neg : io_req_pad_data_250                  : Meas Value : -0.752225 V
Continuity_Mux_Neg : io_req_pad_data_174                  : Meas Value : -0.75251 V
Continuity_Mux_Neg : io_req_pad_data_200                  : Meas Value : -0.752111 V
Continuity_Mux_Neg : io_req_pad_data_40                   : Meas Value : -0.752054 V
Continuity_Mux_Neg : io_req_pad_data_52                   : Meas Value : -0.752339 V
Continuity_Mux_Neg : io_req_pad_data_56                   : Meas Value : -0.752339 V
Continuity_Mux_Neg : io_req_pad_data_202                  : Meas Value : -0.752282 V
Continuity_Mux_Neg : io_req_pad_data_161                  : Meas Value : -0.75194 V
Continuity_Mux_Neg : io_req_pad_data_42                   : Meas Value : -0.752225 V
Continuity_Mux_Neg : io_req_pad_data_81                   : Meas Value : -0.752111 V
Continuity_Mux_Neg : io_req_pad_data_47                   : Meas Value : -0.752453 V
Continuity_Mux_Neg : io_req_pad_data_87                   : Meas Value : -0.752396 V
Continuity_Mux_Neg : io_req_pad_data_122                  : Meas Value : -0.752225 V
Continuity_Mux_Neg : io_req_pad_data_131                  : Meas Value : -0.752282 V
Continuity_Mux_Neg : io_req_pad_data_92                   : Meas Value : -0.752225 V
Continuity_Mux_Neg : io_req_pad_data_248                  : Meas Value : -0.752225 V
Continuity_Mux_Neg : io_req_pad_data_184                  : Meas Value : -0.752453 V
Continuity_Mux_Neg : io_req_pad_data_103                  : Meas Value : -0.752453 V
Continuity_Mux_Neg : io_req_pad_data_195                  : Meas Value : -0.752339 V
Continuity_Mux_Neg : io_req_pad_data_119                  : Meas Value : -0.752339 V
Continuity_Mux_Neg : io_req_pad_data_172                  : Meas Value : -0.752282 V
Continuity_Mux_Neg : io_req_pad_data_123                  : Meas Value : -0.752225 V
Continuity_Mux_Neg : io_req_pad_data_168                  : Meas Value : -0.752282 V
Continuity_Mux_Neg : io_req_pad_data_44                   : Meas Value : -0.752282 V
Continuity_Mux_Neg : io_req_pad_data_160                  : Meas Value : -0.752054 V
Continuity_Mux_Neg : io_req_pad_data_89                   : Meas Value : -0.752339 V
Continuity_Mux_Neg : io_req_pad_data_213                  : Meas Value : -0.752339 V
Continuity_Mux_Neg : io_req_pad_data_249                  : Meas Value : -0.752396 V
Continuity_Mux_Neg : io_req_pad_data_204                  : Meas Value : -0.752282 V
Continuity_Mux_Neg : io_req_pad_data_48                   : Meas Value : -0.752282 V
Continuity_Mux_Neg : io_req_pad_data_163                  : Meas Value : -0.752225 V
Continuity_Mux_Neg : 2k_mux1                              : Meas Value : -0.199789 V

MUX_OUT number :	mux2_out
Continuity_Mux_Neg : io_req_pad_data_69                   : Meas Value : -0.752339 V
Continuity_Mux_Neg : io_req_pad_data_121                  : Meas Value : -0.751883 V
Continuity_Mux_Neg : io_req_pad_data_144                  : Meas Value : -0.752453 V
Continuity_Mux_Neg : io_req_pad_data_46                   : Meas Value : -0.752282 V
Continuity_Mux_Neg : io_req_pad_data_155                  : Meas Value : -0.752225 V
Continuity_Mux_Neg : io_req_pad_data_126                  : Meas Value : -0.752339 V
Continuity_Mux_Neg : io_req_pad_data_178                  : Meas Value : -0.752339 V
Continuity_Mux_Neg : io_req_pad_data_162                  : Meas Value : -0.752168 V
Continuity_Mux_Neg : io_req_pad_data_36                   : Meas Value : -0.752396 V
Continuity_Mux_Neg : io_req_pad_data_208                  : Meas Value : -0.752339 V
Continuity_Mux_Neg : io_req_pad_data_115                  : Meas Value : -0.752225 V
Continuity_Mux_Neg : io_req_pad_data_59                   : Meas Value : -0.752168 V
Continuity_Mux_Neg : io_req_pad_data_88                   : Meas Value : -0.752282 V
Continuity_Mux_Neg : io_req_pad_data_243                  : Meas Value : -0.752054 V
Continuity_Mux_Neg : io_req_pad_data_176                  : Meas Value : -0.752168 V
Continuity_Mux_Neg : io_req_pad_data_203                  : Meas Value : -0.752225 V
Continuity_Mux_Neg : io_req_pad_data_166                  : Meas Value : -0.752168 V
Continuity_Mux_Neg : io_req_pad_data_51                   : Meas Value : -0.752225 V
Continuity_Mux_Neg : io_req_pad_data_127                  : Meas Value : -0.752282 V
Continuity_Mux_Neg : io_req_pad_data_207                  : Meas Value : -0.752168 V
Continuity_Mux_Neg : io_req_pad_data_90                   : Meas Value : -0.752111 V
Continuity_Mux_Neg : io_req_pad_data_84                   : Meas Value : -0.752282 V
Continuity_Mux_Neg : io_req_pad_data_83                   : Meas Value : -0.752054 V
Continuity_Mux_Neg : io_req_pad_data_244                  : Meas Value : -0.752225 V
Continuity_Mux_Neg : io_req_pad_data_93                   : Meas Value : -0.752282 V
Continuity_Mux_Neg : io_req_pad_data_110                  : Meas Value : -0.752282 V
Continuity_Mux_Neg : io_req_pad_data_129                  : Meas Value : -0.752339 V
Continuity_Mux_Neg : io_req_pad_data_224                  : Meas Value : -0.752339 V
Continuity_Mux_Neg : io_req_pad_data_132                  : Meas Value : -0.752111 V
Continuity_Mux_Neg : io_req_pad_data_57                   : Meas Value : -0.752111 V
Continuity_Mux_Neg : io_req_pad_data_120                  : Meas Value : -0.751997 V
Continuity_Mux_Neg : 2k_mux2                              : Meas Value : -0.199561 V

MUX_OUT number :	mux3_out
Continuity_Mux_Neg : io_req_pad_data_239                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_191                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_220                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_parity_1                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_108                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_254                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_79                   : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_parity_0                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_97                   : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_99                   : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_212                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_253                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_216                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_227                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_62                   : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_148                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_180                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_219                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_165                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_240                  : Meas Value : -0.751763 V
Continuity_Mux_Neg : io_req_pad_data_80                   : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_125                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_138                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_53                   : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_43                   : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_167                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_241                  : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_251                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_199                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_153                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_38                   : Meas Value : -0.752276 V
Continuity_Mux_Neg : 2k_mux3                              : Meas Value : -0.19942 V

MUX_OUT number :	mux4_out
Continuity_Mux_Neg : io_req_pad_data_63                   : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_135                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : reserved_in_pad_i_11                 : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_124                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_171                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_152                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_96                   : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_211                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : reserved_in_pad_i_13                 : Meas Value : -0.75182 V
Continuity_Mux_Neg : io_req_pad_data_177                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_214                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_255                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_141                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_107                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : reserved_in_pad_i_12                 : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_245                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_77                   : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_114                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_225                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_67                   : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_parity_3                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_238                  : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_237                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_73                   : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_252                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_234                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_137                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_142                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_118                  : Meas Value : -0.752332 V
Continuity_Mux_Neg : io_req_pad_data_232                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_187                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : 2k_mux4                              : Meas Value : -0.199761 V

MUX_OUT number :	mux5_out
Continuity_Mux_Neg : io_req_pad_data_101                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_104                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_181                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_102                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_54                   : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_170                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_139                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_58                   : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_182                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_196                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_185                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_130                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_parity_7                  : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_231                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_60                   : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_117                  : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_82                   : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_41                   : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_140                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_201                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_85                   : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_55                   : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_45                   : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_175                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_218                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_94                   : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_134                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_209                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_parity_8                  : Meas Value : -0.752219 V
Continuity_Mux_Neg : io_req_pad_data_66                   : Meas Value : -0.752276 V
Continuity_Mux_Neg : io_req_pad_data_32                   : Meas Value : -0.752219 V
Continuity_Mux_Neg : 2k_mux5                              : Meas Value : -0.199761 V

MUX_OUT number :	mux6_out
Continuity_Mux_Neg : io_req_pad_data_33                   : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_197                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_154                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_235                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_186                  : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_109                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_143                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_145                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_100                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_parity_9                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_158                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_236                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_49                   : Meas Value : -0.752105 V
Continuity_Mux_Neg : reserved_in_pad_i_8                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_223                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_164                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_246                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_198                  : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_242                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_rsp_pad_data_118                  : Meas Value : -0.253265 V
Continuity_Mux_Neg : io_req_pad_data_68                   : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_116                  : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_parity_2                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_233                  : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_149                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_221                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_78                   : Meas Value : -0.752162 V
Continuity_Mux_Neg : io_req_pad_data_105                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_183                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_222                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_64                   : Meas Value : -0.751934 V
Continuity_Mux_Neg : 2k_mux6                              : Meas Value : -0.199704 V

MUX_OUT number :	mux7_out
Continuity_Mux_Neg : reserved_in_pad_i_5                  : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_226                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_179                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : reserved_in_pad_i_1                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : reserved_in_pad_i_6                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_95                   : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_210                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_133                  : Meas Value : -0.75182 V
Continuity_Mux_Neg : io_req_pad_data_159                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_151                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_205                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : reserved_in_pad_i_3                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_173                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : reserved_in_pad_i_9                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_247                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_50                   : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_188                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : reserved_in_pad_i_7                  : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_70                   : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_215                  : Meas Value : -0.751877 V
Continuity_Mux_Neg : reserved_in_pad_i_4                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_98                   : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_61                   : Meas Value : -0.752048 V
Continuity_Mux_Neg : reserved_in_pad_i_2                  : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_111                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_192                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_156                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_parity_5                  : Meas Value : -0.75182 V
Continuity_Mux_Neg : io_req_pad_data_146                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_71                   : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_parity_4                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : 2k_mux7                              : Meas Value : -0.199647 V

MUX_OUT number :	mux8_out
Continuity_Mux_Neg : io_req_pad_data_194                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_113                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_75                   : Meas Value : -0.75182 V
Continuity_Mux_Neg : io_req_pad_data_74                   : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_35                   : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_112                  : Meas Value : -0.75182 V
Continuity_Mux_Neg : io_req_pad_data_228                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_230                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_37                   : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_229                  : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_parity_6                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_34                   : Meas Value : -0.752105 V
Continuity_Mux_Neg : io_req_pad_data_193                  : Meas Value : -0.75182 V
Continuity_Mux_Neg : io_req_pad_data_150                  : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_106                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_65                   : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_76                   : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_39                   : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_169                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_91                   : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_157                  : Meas Value : -0.75182 V
Continuity_Mux_Neg : io_req_pad_data_128                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_72                   : Meas Value : -0.751877 V
Continuity_Mux_Neg : reserved_in_pad_i_10                 : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_86                   : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_190                  : Meas Value : -0.751877 V
Continuity_Mux_Neg : io_req_pad_data_189                  : Meas Value : -0.752048 V
Continuity_Mux_Neg : io_req_pad_data_206                  : Meas Value : -0.751991 V
Continuity_Mux_Neg : io_req_pad_data_217                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_136                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : io_req_pad_data_147                  : Meas Value : -0.751934 V
Continuity_Mux_Neg : 2k_mux8                              : Meas Value : -0.199761 V

MUX_OUT number :	mux9_out
Continuity_Mux_Neg : io_rsp_pad_addr_21                   : Meas Value : -0.252727 V
Continuity_Mux_Neg : io_rsp_pad_data_129                  : Meas Value : -0.252272 V
Continuity_Mux_Neg : io_rsp_pad_data_204                  : Meas Value : -0.252272 V
Continuity_Mux_Neg : io_rsp_pad_data_94                   : Meas Value : -0.253809 V
Continuity_Mux_Neg : io_rsp_pad_data_173                  : Meas Value : -0.253638 V
Continuity_Mux_Neg : io_rsp_pad_addr_15                   : Meas Value : -0.254151 V
Continuity_Mux_Neg : io_rsp_pad_data_248                  : Meas Value : -0.253126 V
Continuity_Mux_Neg : io_rsp_pad_data_88                   : Meas Value : -0.254037 V
Continuity_Mux_Neg : io_rsp_pad_data_65                   : Meas Value : -0.25193 V
Continuity_Mux_Neg : io_rsp_pad_data_238                  : Meas Value : -0.252386 V
Continuity_Mux_Neg : io_rsp_pad_data_32                   : Meas Value : -0.25398 V
Continuity_Mux_Neg : io_rsp_pad_data_151                  : Meas Value : -0.253297 V
Continuity_Mux_Neg : io_rsp_pad_data_139                  : Meas Value : -0.253069 V
Continuity_Mux_Neg : io_rsp_pad_parity_7                  : Meas Value : -0.255005 V
Continuity_Mux_Neg : io_rsp_pad_data_101                  : Meas Value : -0.252955 V
Continuity_Mux_Neg : reserved_out_pad_o_17                : Meas Value : -0.253638 V
Continuity_Mux_Neg : io_rsp_pad_data_141                  : Meas Value : -0.25193 V
Continuity_Mux_Neg : io_rsp_pad_data_169                  : Meas Value : -0.253183 V
Continuity_Mux_Neg : io_rsp_pad_data_152                  : Meas Value : -0.25267 V
Continuity_Mux_Neg : io_rsp_pad_data_135                  : Meas Value : -0.253354 V
Continuity_Mux_Neg : io_rsp_pad_data_180                  : Meas Value : -0.253923 V
Continuity_Mux_Neg : io_rsp_pad_data_214                  : Meas Value : -0.25324 V
Continuity_Mux_Neg : io_rsp_pad_data_66                   : Meas Value : -0.253012 V
Continuity_Mux_Neg : io_rsp_pad_data_158                  : Meas Value : -0.253524 V
Continuity_Mux_Neg : io_rsp_pad_data_219                  : Meas Value : -0.253923 V
Continuity_Mux_Neg : io_rsp_pad_data_123                  : Meas Value : -0.252784 V
Continuity_Mux_Neg : io_rsp_pad_data_213                  : Meas Value : -0.252044 V
Continuity_Mux_Neg : io_rsp_pad_data_134                  : Meas Value : -0.253069 V
Continuity_Mux_Neg : io_rsp_pad_data_43                   : Meas Value : -0.252613 V
Continuity_Mux_Neg : io_rsp_pad_addr_3                    : Meas Value : -0.252898 V
Continuity_Mux_Neg : io_rsp_pad_data_145                  : Meas Value : -0.252841 V
Continuity_Mux_Neg : 2k_mux9                              : Meas Value : -0.199943 V

MUX_OUT number :	mux10_out
Continuity_Mux_Neg : io_rsp_pad_data_67                   : Meas Value : -0.253247 V
Continuity_Mux_Neg : io_rsp_pad_data_199                  : Meas Value : -0.253076 V
Continuity_Mux_Neg : io_rsp_pad_data_187                  : Meas Value : -0.252507 V
Continuity_Mux_Neg : io_rsp_pad_data_209                  : Meas Value : -0.253589 V
Continuity_Mux_Neg : io_rsp_pad_data_112                  : Meas Value : -0.252735 V
Continuity_Mux_Neg : io_rsp_pad_parity_1                  : Meas Value : -0.253304 V
Continuity_Mux_Neg : io_rsp_pad_data_78                   : Meas Value : -0.252507 V
Continuity_Mux_Neg : io_rsp_pad_data_156                  : Meas Value : -0.25114 V
Continuity_Mux_Neg : io_rsp_pad_data_230                  : Meas Value : -0.253361 V
Continuity_Mux_Neg : io_rsp_pad_parity_8                  : Meas Value : -0.252848 V
Continuity_Mux_Neg : io_rsp_pad_data_60                   : Meas Value : -0.254329 V
Continuity_Mux_Neg : io_rsp_pad_data_77                   : Meas Value : -0.253816 V
Continuity_Mux_Neg : io_rsp_pad_data_185                  : Meas Value : -0.252848 V
Continuity_Mux_Neg : io_rsp_pad_data_116                  : Meas Value : -0.253532 V
Continuity_Mux_Neg : io_rsp_pad_data_224                  : Meas Value : -0.253133 V
Continuity_Mux_Neg : io_rsp_pad_data_186                  : Meas Value : -0.254272 V
Continuity_Mux_Neg : io_rsp_pad_data_160                  : Meas Value : -0.252905 V
Continuity_Mux_Neg : io_rsp_pad_addr_19                   : Meas Value : -0.253418 V
Continuity_Mux_Neg : io_rsp_pad_data_84                   : Meas Value : -0.253361 V
Continuity_Mux_Neg : io_rsp_pad_data_79                   : Meas Value : -0.252962 V
Continuity_Mux_Neg : io_rsp_pad_data_191                  : Meas Value : -0.251994 V
Continuity_Mux_Neg : io_rsp_pad_data_231                  : Meas Value : -0.252108 V
Continuity_Mux_Neg : io_rsp_pad_data_71                   : Meas Value : -0.25188 V
Continuity_Mux_Neg : io_rsp_pad_data_106                  : Meas Value : -0.253361 V
Continuity_Mux_Neg : io_rsp_pad_addr_20                   : Meas Value : -0.252905 V
Continuity_Mux_Neg : io_rsp_pad_addr_25                   : Meas Value : -0.253703 V
Continuity_Mux_Neg : io_rsp_pad_data_157                  : Meas Value : -0.253019 V
Continuity_Mux_Neg : io_rsp_pad_data_197                  : Meas Value : -0.253247 V
Continuity_Mux_Neg : io_rsp_pad_data_70                   : Meas Value : -0.251197 V
Continuity_Mux_Neg : io_rsp_pad_data_59                   : Meas Value : -0.254614 V
Continuity_Mux_Neg : io_rsp_pad_data_37                   : Meas Value : -0.253247 V
Continuity_Mux_Neg : 2k_mux10                             : Meas Value : -0.199607 V

MUX_OUT number :	mux11_out
Continuity_Mux_Neg : io_rsp_pad_data_50                   : Meas Value : -0.253453 V
Continuity_Mux_Neg : io_rsp_pad_data_159                  : Meas Value : -0.253168 V
Continuity_Mux_Neg : io_rsp_pad_data_210                  : Meas Value : -0.253396 V
Continuity_Mux_Neg : io_rsp_pad_data_170                  : Meas Value : -0.253282 V
Continuity_Mux_Neg : io_rsp_pad_data_85                   : Meas Value : -0.252884 V
Continuity_Mux_Neg : io_rsp_pad_data_102                  : Meas Value : -0.253567 V
Continuity_Mux_Neg : io_rsp_pad_data_227                  : Meas Value : -0.253852 V
Continuity_Mux_Neg : io_rsp_pad_data_182                  : Meas Value : -0.254136 V
Continuity_Mux_Neg : io_rsp_pad_parity_5                  : Meas Value : -0.253624 V
Continuity_Mux_Neg : io_rsp_pad_data_150                  : Meas Value : -0.253738 V
Continuity_Mux_Neg : io_rsp_pad_data_149                  : Meas Value : -0.254136 V
Continuity_Mux_Neg : io_rsp_pad_data_109                  : Meas Value : -0.254136 V
Continuity_Mux_Neg : io_rsp_pad_data_36                   : Meas Value : -0.25277 V
Continuity_Mux_Neg : io_rsp_pad_data_75                   : Meas Value : -0.253909 V
Continuity_Mux_Neg : io_rsp_pad_data_237                  : Meas Value : -0.254136 V
Continuity_Mux_Neg : reserved_out_pad_o_4                 : Meas Value : -0.252542 V
Continuity_Mux_Neg : io_rsp_pad_data_113                  : Meas Value : -0.252485 V
Continuity_Mux_Neg : io_rsp_pad_data_218                  : Meas Value : -0.25277 V
Continuity_Mux_Neg : io_rsp_pad_data_193                  : Meas Value : -0.253567 V
Continuity_Mux_Neg : io_rsp_pad_data_226                  : Meas Value : -0.253909 V
Continuity_Mux_Neg : io_rsp_pad_data_99                   : Meas Value : -0.253396 V
Continuity_Mux_Neg : io_rsp_pad_data_69                   : Meas Value : -0.252485 V
Continuity_Mux_Neg : io_rsp_pad_data_61                   : Meas Value : -0.252542 V
Continuity_Mux_Neg : io_rsp_pad_data_220                  : Meas Value : -0.253396 V
Continuity_Mux_Neg : reserved_out_pad_o_10                : Meas Value : -0.252884 V
Continuity_Mux_Neg : io_rsp_pad_data_184                  : Meas Value : -0.253282 V
Continuity_Mux_Neg : io_rsp_pad_data_105                  : Meas Value : -0.253055 V
Continuity_Mux_Neg : io_rsp_pad_data_195                  : Meas Value : -0.252656 V
Continuity_Mux_Neg : io_rsp_pad_data_34                   : Meas Value : -0.254022 V
Continuity_Mux_Neg : io_rsp_pad_data_234                  : Meas Value : -0.253225 V
Continuity_Mux_Neg : io_rsp_pad_parity_6                  : Meas Value : -0.254022 V
Continuity_Mux_Neg : 2k_mux11                             : Meas Value : -0.199931 V

MUX_OUT number :	mux12_out
Continuity_Mux_Neg : io_rsp_pad_data_104                  : Meas Value : -0.252893 V
Continuity_Mux_Neg : io_rsp_pad_data_133                  : Meas Value : -0.253975 V
Continuity_Mux_Neg : io_rsp_pad_data_110                  : Meas Value : -0.252381 V
Continuity_Mux_Neg : io_rsp_pad_data_143                  : Meas Value : -0.25147 V
Continuity_Mux_Neg : io_rsp_pad_data_207                  : Meas Value : -0.252893 V
Continuity_Mux_Neg : io_rsp_pad_data_63                   : Meas Value : -0.253121 V
Continuity_Mux_Neg : io_rsp_pad_data_222                  : Meas Value : -0.252722 V
Continuity_Mux_Neg : io_rsp_pad_addr_29                   : Meas Value : -0.253121 V
Continuity_Mux_Neg : io_rsp_pad_addr_12                   : Meas Value : -0.253349 V
Continuity_Mux_Neg : io_rsp_pad_data_235                  : Meas Value : -0.251129 V
Continuity_Mux_Neg : io_rsp_pad_data_189                  : Meas Value : -0.25295 V
Continuity_Mux_Neg : io_rsp_pad_data_114                  : Meas Value : -0.251584 V
Continuity_Mux_Neg : io_rsp_pad_data_46                   : Meas Value : -0.253064 V
Continuity_Mux_Neg : io_rsp_pad_data_56                   : Meas Value : -0.253235 V
Continuity_Mux_Neg : io_rsp_pad_data_62                   : Meas Value : -0.253861 V
Continuity_Mux_Neg : io_rsp_pad_data_147                  : Meas Value : -0.252381 V
Continuity_Mux_Neg : io_rsp_pad_data_252                  : Meas Value : -0.252779 V
Continuity_Mux_Neg : io_rsp_pad_data_239                  : Meas Value : -0.251983 V
Continuity_Mux_Neg : io_rsp_pad_data_138                  : Meas Value : -0.252609 V
Continuity_Mux_Neg : io_rsp_pad_data_33                   : Meas Value : -0.253918 V
Continuity_Mux_Neg : io_rsp_pad_data_196                  : Meas Value : -0.251414 V
Continuity_Mux_Neg : io_rsp_pad_data_247                  : Meas Value : -0.253633 V
Continuity_Mux_Neg : io_rsp_pad_data_215                  : Meas Value : -0.253975 V
Continuity_Mux_Neg : io_rsp_pad_addr_27                   : Meas Value : -0.251584 V
Continuity_Mux_Neg : io_rsp_pad_data_97                   : Meas Value : -0.252836 V
Continuity_Mux_Neg : io_rsp_pad_data_137                  : Meas Value : -0.252267 V
Continuity_Mux_Neg : io_rsp_pad_data_132                  : Meas Value : -0.253178 V
Continuity_Mux_Neg : io_rsp_pad_data_192                  : Meas Value : -0.252267 V
Continuity_Mux_Neg : io_rsp_pad_data_103                  : Meas Value : -0.253235 V
Continuity_Mux_Neg : io_rsp_pad_addr_23                   : Meas Value : -0.251527 V
Continuity_Mux_Neg : io_rsp_pad_addr_24                   : Meas Value : -0.253007 V
Continuity_Mux_Neg : 2k_mux12                             : Meas Value : -0.199908 V

MUX_OUT number :	mux13_out
Continuity_Mux_Neg : io_rsp_pad_addr_9                    : Meas Value : -0.252381 V
Continuity_Mux_Neg : io_rsp_pad_data_38                   : Meas Value : -0.253121 V
Continuity_Mux_Neg : io_rsp_pad_data_130                  : Meas Value : -0.252552 V
Continuity_Mux_Neg : io_rsp_pad_data_211                  : Meas Value : -0.254088 V
Continuity_Mux_Neg : io_rsp_pad_data_253                  : Meas Value : -0.253861 V
Continuity_Mux_Neg : io_rsp_pad_data_178                  : Meas Value : -0.252438 V
Continuity_Mux_Neg : io_rsp_pad_addr_13                   : Meas Value : -0.254031 V
Continuity_Mux_Neg : io_rsp_pad_data_54                   : Meas Value : -0.253121 V
Continuity_Mux_Neg : io_rsp_pad_data_194                  : Meas Value : -0.253121 V
Continuity_Mux_Neg : io_rsp_pad_data_81                   : Meas Value : -0.253121 V
Continuity_Mux_Neg : io_rsp_pad_data_58                   : Meas Value : -0.25369 V
Continuity_Mux_Neg : io_rsp_pad_data_117                  : Meas Value : -0.254316 V
Continuity_Mux_Neg : io_rsp_pad_data_255                  : Meas Value : -0.254259 V
Continuity_Mux_Neg : io_rsp_pad_data_120                  : Meas Value : -0.252381 V
Continuity_Mux_Neg : io_rsp_pad_data_119                  : Meas Value : -0.252438 V
Continuity_Mux_Neg : io_rsp_pad_addr_16                   : Meas Value : -0.253235 V
Continuity_Mux_Neg : io_rsp_pad_data_95                   : Meas Value : -0.252836 V
Continuity_Mux_Neg : io_rsp_pad_data_233                  : Meas Value : -0.253121 V
Continuity_Mux_Neg : io_rsp_pad_data_73                   : Meas Value : -0.252096 V
Continuity_Mux_Neg : io_rsp_pad_data_108                  : Meas Value : -0.253064 V
Continuity_Mux_Neg : io_rsp_pad_parity_9                  : Meas Value : -0.253235 V
Continuity_Mux_Neg : io_rsp_pad_addr_17                   : Meas Value : -0.253349 V
Continuity_Mux_Neg : io_rsp_pad_data_216                  : Meas Value : -0.253349 V
Continuity_Mux_Neg : io_rsp_pad_addr_6                    : Meas Value : -0.253918 V
Continuity_Mux_Neg : io_rsp_pad_addr_28                   : Meas Value : -0.253121 V
Continuity_Mux_Neg : io_rsp_pad_data_177                  : Meas Value : -0.252438 V
Continuity_Mux_Neg : io_rsp_pad_data_229                  : Meas Value : -0.251698 V
Continuity_Mux_Neg : io_rsp_pad_data_251                  : Meas Value : -0.253007 V
Continuity_Mux_Neg : io_rsp_pad_data_176                  : Meas Value : -0.253576 V
Continuity_Mux_Neg : io_rsp_pad_data_35                   : Meas Value : -0.251243 V
Continuity_Mux_Neg : io_rsp_pad_data_142                  : Meas Value : -0.252438 V
Continuity_Mux_Neg : 2k_mux13                             : Meas Value : -0.199453 V

MUX_OUT number :	mux14_out
Continuity_Mux_Neg : io_rsp_pad_data_44                   : Meas Value : -0.253683 V
Continuity_Mux_Neg : io_rsp_pad_data_122                  : Meas Value : -0.25374 V
Continuity_Mux_Neg : io_rsp_pad_data_202                  : Meas Value : -0.253455 V
Continuity_Mux_Neg : io_rsp_pad_data_82                   : Meas Value : -0.252829 V
Continuity_Mux_Neg : io_rsp_pad_data_72                   : Meas Value : -0.253 V
Continuity_Mux_Neg : io_rsp_pad_data_53                   : Meas Value : -0.252829 V
Continuity_Mux_Neg : io_rsp_pad_data_115                  : Meas Value : -0.254821 V
Continuity_Mux_Neg : io_rsp_pad_data_155                  : Meas Value : -0.252431 V
Continuity_Mux_Neg : reserved_out_pad_o_11                : Meas Value : -0.252886 V
Continuity_Mux_Neg : io_rsp_pad_data_76                   : Meas Value : -0.253114 V
Continuity_Mux_Neg : io_rsp_pad_data_225                  : Meas Value : -0.253171 V
Continuity_Mux_Neg : io_rsp_pad_data_111                  : Meas Value : -0.252488 V
Continuity_Mux_Neg : io_rsp_pad_data_126                  : Meas Value : -0.252431 V
Continuity_Mux_Neg : io_rsp_pad_data_87                   : Meas Value : -0.25391 V
Continuity_Mux_Neg : io_rsp_pad_addr_4                    : Meas Value : -0.252203 V
Continuity_Mux_Neg : io_rsp_pad_data_205                  : Meas Value : -0.254138 V
Continuity_Mux_Neg : io_rsp_pad_data_243                  : Meas Value : -0.252943 V
Continuity_Mux_Neg : io_rsp_pad_data_40                   : Meas Value : -0.253455 V
Continuity_Mux_Neg : io_rsp_pad_data_167                  : Meas Value : -0.254366 V
Continuity_Mux_Neg : io_rsp_pad_data_171                  : Meas Value : -0.25391 V
Continuity_Mux_Neg : io_rsp_pad_data_249                  : Meas Value : -0.253455 V
Continuity_Mux_Neg : io_rsp_pad_data_92                   : Meas Value : -0.252829 V
Continuity_Mux_Neg : io_rsp_pad_data_49                   : Meas Value : -0.254138 V
Continuity_Mux_Neg : io_rsp_pad_data_172                  : Meas Value : -0.253797 V
Continuity_Mux_Neg : reserved_out_pad_o_8                 : Meas Value : -0.252032 V
Continuity_Mux_Neg : io_rsp_pad_data_245                  : Meas Value : -0.252943 V
Continuity_Mux_Neg : io_rsp_pad_data_208                  : Meas Value : -0.253683 V
Continuity_Mux_Neg : io_rsp_pad_data_166                  : Meas Value : -0.252772 V
Continuity_Mux_Neg : io_rsp_pad_data_165                  : Meas Value : -0.253171 V
Continuity_Mux_Neg : io_rsp_pad_addr_10                   : Meas Value : -0.253171 V
Continuity_Mux_Neg : io_rsp_pad_addr_0                    : Meas Value : -0.253057 V
Continuity_Mux_Neg : 2k_mux14                             : Meas Value : -0.199561 V

MUX_OUT number :	mux15_out
Continuity_Mux_Neg : io_rsp_pad_addr_22                   : Meas Value : -0.252666 V
Continuity_Mux_Neg : io_rsp_pad_data_100                  : Meas Value : -0.253178 V
Continuity_Mux_Neg : io_rsp_pad_data_223                  : Meas Value : -0.253462 V
Continuity_Mux_Neg : reserved_out_pad_o_15                : Meas Value : -0.251869 V
Continuity_Mux_Neg : io_rsp_pad_data_131                  : Meas Value : -0.253804 V
Continuity_Mux_Neg : io_rsp_pad_data_179                  : Meas Value : -0.253975 V
Continuity_Mux_Neg : io_rsp_pad_data_98                   : Meas Value : -0.25369 V
Continuity_Mux_Neg : io_rsp_pad_addr_26                   : Meas Value : -0.252666 V
Continuity_Mux_Neg : io_rsp_pad_data_201                  : Meas Value : -0.252324 V
Continuity_Mux_Neg : io_rsp_pad_data_232                  : Meas Value : -0.251983 V
Continuity_Mux_Neg : io_rsp_pad_data_107                  : Meas Value : -0.253007 V
Continuity_Mux_Neg : reserved_out_pad_o_12                : Meas Value : -0.251926 V
Continuity_Mux_Neg : io_rsp_pad_data_240                  : Meas Value : -0.25369 V
Continuity_Mux_Neg : io_rsp_pad_data_121                  : Meas Value : -0.253519 V
Continuity_Mux_Neg : io_rsp_pad_data_161                  : Meas Value : -0.252495 V
Continuity_Mux_Neg : io_rsp_pad_data_80                   : Meas Value : -0.252893 V
Continuity_Mux_Neg : io_rsp_pad_parity_0                  : Meas Value : -0.25443 V
Continuity_Mux_Neg : io_rsp_pad_data_91                   : Meas Value : -0.252324 V
Continuity_Mux_Neg : io_rsp_pad_data_64                   : Meas Value : -0.253462 V
Continuity_Mux_Neg : io_rsp_pad_data_148                  : Meas Value : -0.253975 V
Continuity_Mux_Neg : reserved_out_pad_o_6                 : Meas Value : -0.25204 V
Continuity_Mux_Neg : reserved_out_pad_o_9                 : Meas Value : -0.253121 V
Continuity_Mux_Neg : reserved_out_pad_o_14                : Meas Value : -0.252722 V
Continuity_Mux_Neg : io_rsp_pad_data_190                  : Meas Value : -0.252779 V
Continuity_Mux_Neg : io_rsp_pad_data_246                  : Meas Value : -0.253235 V
Continuity_Mux_Neg : io_rsp_pad_data_254                  : Meas Value : -0.25369 V
Continuity_Mux_Neg : io_rsp_pad_data_144                  : Meas Value : -0.253121 V
Continuity_Mux_Neg : io_rsp_pad_data_74                   : Meas Value : -0.254601 V
Continuity_Mux_Neg : io_rsp_pad_data_163                  : Meas Value : -0.252267 V
Continuity_Mux_Neg : io_rsp_pad_addr_5                    : Meas Value : -0.254145 V
Continuity_Mux_Neg : io_rsp_pad_data_47                   : Meas Value : -0.252779 V
Continuity_Mux_Neg : 2k_mux15                             : Meas Value : -0.199396 V

MUX_OUT number :	mux16_out
Continuity_Mux_Neg : io_rsp_pad_data_250                  : Meas Value : -0.253071 V
Continuity_Mux_Neg : io_rsp_pad_data_136                  : Meas Value : -0.2529 V
Continuity_Mux_Neg : io_rsp_pad_data_93                   : Meas Value : -0.255348 V
Continuity_Mux_Neg : io_rsp_pad_data_175                  : Meas Value : -0.254266 V
Continuity_Mux_Neg : io_rsp_pad_data_51                   : Meas Value : -0.253185 V
Continuity_Mux_Neg : io_rsp_pad_data_221                  : Meas Value : -0.254551 V
Continuity_Mux_Neg : io_rsp_pad_data_212                  : Meas Value : -0.253526 V
Continuity_Mux_Neg : io_rsp_pad_addr_14                   : Meas Value : -0.254551 V
Continuity_Mux_Neg : io_rsp_pad_data_183                  : Meas Value : -0.2529 V
Continuity_Mux_Neg : io_rsp_pad_data_68                   : Meas Value : -0.252616 V
Continuity_Mux_Neg : io_rsp_pad_data_146                  : Meas Value : -0.25438 V
Continuity_Mux_Neg : reserved_out_pad_o_2                 : Meas Value : -0.252161 V
Continuity_Mux_Neg : io_rsp_pad_data_52                   : Meas Value : -0.252673 V
Continuity_Mux_Neg : io_rsp_pad_data_174                  : Meas Value : -0.253356 V
Continuity_Mux_Neg : io_rsp_pad_data_55                   : Meas Value : -0.254039 V
Continuity_Mux_Neg : io_rsp_pad_parity_4                  : Meas Value : -0.252388 V
Continuity_Mux_Neg : io_rsp_pad_data_57                   : Meas Value : -0.253925 V
Continuity_Mux_Neg : io_rsp_pad_data_127                  : Meas Value : -0.252502 V
Continuity_Mux_Neg : io_rsp_pad_data_164                  : Meas Value : -0.254437 V
Continuity_Mux_Neg : io_rsp_pad_data_86                   : Meas Value : -0.252388 V
Continuity_Mux_Neg : io_rsp_pad_data_217                  : Meas Value : -0.253071 V
Continuity_Mux_Neg : io_rsp_pad_data_48                   : Meas Value : -0.253185 V
Continuity_Mux_Neg : io_rsp_pad_parity_2                  : Meas Value : -0.253754 V
Continuity_Mux_Neg : io_rsp_pad_data_181                  : Meas Value : -0.253868 V
Continuity_Mux_Neg : io_rsp_pad_data_236                  : Meas Value : -0.253583 V
Continuity_Mux_Neg : io_rsp_pad_addr_11                   : Meas Value : -0.252844 V
Continuity_Mux_Neg : reserved_out_pad_o_5                 : Meas Value : -0.251648 V
Continuity_Mux_Neg : io_rsp_pad_data_168                  : Meas Value : -0.254323 V
Continuity_Mux_Neg : reserved_out_pad_o_16                : Meas Value : -0.252787 V
Continuity_Mux_Neg : io_rsp_pad_data_140                  : Meas Value : -0.253185 V
Continuity_Mux_Neg : io_rsp_pad_data_96                   : Meas Value : -0.253868 V
Continuity_Mux_Neg : 2k_mux16                             : Meas Value : -0.199572 V

MUX_OUT number :	mux17_out
Continuity_Mux_Neg : io_rsp_pad_data_162                  : Meas Value : -0.254373 V
Continuity_Mux_Neg : io_rsp_pad_data_206                  : Meas Value : -0.25369 V
Continuity_Mux_Neg : io_rsp_pad_data_45                   : Meas Value : -0.253178 V
Continuity_Mux_Neg : io_rsp_pad_data_244                  : Meas Value : -0.253861 V
Continuity_Mux_Neg : io_rsp_pad_data_200                  : Meas Value : -0.253462 V
Continuity_Mux_Neg : io_rsp_pad_data_125                  : Meas Value : -0.254145 V
Continuity_Mux_Neg : io_rsp_pad_data_241                  : Meas Value : -0.253178 V
Continuity_Mux_Neg : io_rsp_pad_data_203                  : Meas Value : -0.253576 V
Continuity_Mux_Neg : reserved_out_pad_o_13                : Meas Value : -0.254088 V
Continuity_Mux_Neg : io_rsp_pad_data_228                  : Meas Value : -0.253349 V
Continuity_Mux_Neg : io_rsp_pad_data_188                  : Meas Value : -0.253235 V
Continuity_Mux_Neg : io_rsp_pad_parity_3                  : Meas Value : -0.253292 V
Continuity_Mux_Neg : io_rsp_pad_data_41                   : Meas Value : -0.253349 V
Continuity_Mux_Neg : io_rsp_pad_addr_1                    : Meas Value : -0.252779 V
Continuity_Mux_Neg : io_rsp_pad_data_83                   : Meas Value : -0.252836 V
Continuity_Mux_Neg : io_rsp_pad_addr_18                   : Meas Value : -0.253462 V
Continuity_Mux_Neg : io_rsp_pad_data_89                   : Meas Value : -0.253405 V
Continuity_Mux_Neg : io_rsp_pad_data_42                   : Meas Value : -0.253349 V
Continuity_Mux_Neg : io_rsp_pad_data_124                  : Meas Value : -0.253235 V
Continuity_Mux_Neg : io_rsp_pad_data_128                  : Meas Value : -0.254771 V
Continuity_Mux_Neg : io_rsp_pad_addr_8                    : Meas Value : -0.252836 V
Continuity_Mux_Neg : reserved_out_pad_o_3                 : Meas Value : -0.252779 V
Continuity_Mux_Neg : io_rsp_pad_data_39                   : Meas Value : -0.252267 V
Continuity_Mux_Neg : io_rsp_pad_data_153                  : Meas Value : -0.254145 V
Continuity_Mux_Neg : reserved_out_pad_o_7                 : Meas Value : -0.252438 V
Continuity_Mux_Neg : io_rsp_pad_data_242                  : Meas Value : -0.252893 V
Continuity_Mux_Neg : io_rsp_pad_addr_7                    : Meas Value : -0.252609 V
Continuity_Mux_Neg : io_rsp_pad_data_90                   : Meas Value : -0.253918 V
Continuity_Mux_Neg : io_rsp_pad_addr_2                    : Meas Value : -0.251926 V
Continuity_Mux_Neg : io_rsp_pad_data_198                  : Meas Value : -0.25369 V
Continuity_Mux_Neg : io_rsp_pad_data_154                  : Meas Value : -0.253064 V
Continuity_Mux_Neg : 2k_mux17                             : Meas Value : -0.200933 V

-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


idd_static of dps_core pin
vdd_core 	: 1739.85	mA


IDD_static of dps_0p8 pins
vcs_pll  	: 0.0204957	mA
vcs_pm_1  	: 0.0352305	mA
vcs_pm_2  	: 0.0342355	mA
vdd_io_clk  	: 0.0377191	mA
vdd_pll  	: 0.0380586	mA


IDD_static of dps_1p8 pins
vcsio_pll  	: 0.522504	mA
vcsio_ts  	: 0.00857382	mA
vcsio_vs_1  	: 0.0142858	mA
vcsio_vs_2  	: 0.0100627	mA
vddio_io_clk  	: 0.0994465	mA
vddio_pll  	: 0.102088	mA
vddio_rx  	: 5.63543	mA
vddio_tx  	: 11.7226	mA

All DPS connected
All DPS disconnected


IDD_dynamic of dps_core pin :
vdd_core 	:  15501.4	mA


IDD_dynamic of dps_0p8 pins
vcs_pll  	:0.541426	mA
vcs_pm_1  	:0.049186	mA
vcs_pm_2  	:0.0482778	mA
vdd_io_clk  	:0.0498696	mA
vdd_pll  	:0.0414241	mA


IDD_dynamic of dps_1p8 pins
vcsio_pll  	:1.75936	mA
vcsio_ts  	:0.00857382	mA
vcsio_vs_1  	:0.00638185	mA
vcsio_vs_2  	:0.00610976	mA
vddio_io_clk  	:0.142923	mA
vddio_pll  	:0.121832	mA
vddio_rx  	:7.33278	mA
vddio_tx  	:16.1058	mA
WARNING: PSST - DCS pin "vddio_tx" is in constant current mode.
All DPS connected
WARNING: PSST - DCS pin "vddio_tx" has been in constant current mode.
All DPS disconnected


Leakage_High_Dir Datalog : 

leak_hi_r_eve_c_eve_io_req_pad_size_0         Meas Value:	-0.019  uA
leak_hi_r_eve_c_eve_io_req_pad_data_30        Meas Value:	-0.024  uA
leak_hi_r_eve_c_eve_io_req_pad_data_13        Meas Value:	0  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_5         Meas Value:	0.003  uA
leak_hi_r_eve_c_eve_io_req_pad_size_1         Meas Value:	-0.027  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_9         Meas Value:	-0.014  uA
leak_hi_r_eve_c_eve_io_req_pad_data_8         Meas Value:	-0.011  uA
leak_hi_r_eve_c_eve_io_req_pad_data_4         Meas Value:	-0.004  uA
leak_hi_r_eve_c_eve_io_req_pad_data_18        Meas Value:	-0.032  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_8         Meas Value:	-0.007  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_4         Meas Value:	-0.002  uA
leak_hi_r_eve_c_eve_io_req_pad_data_1         Meas Value:	0.012  uA
leak_hi_r_eve_c_eve_tap_tck_pad_i             Meas Value:	-0.011  uA
leak_hi_r_eve_c_eve_tap_tdi_pad_i             Meas Value:	-0.027  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_2         Meas Value:	-0.003  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_15        Meas Value:	0.001  uA
leak_hi_r_eve_c_eve_io_req_pad_data_20        Meas Value:	-0.014  uA
leak_hi_r_eve_c_eve_tap_rstn_pad_i            Meas Value:	-0.02  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_24        Meas Value:	0.005  uA
leak_hi_r_eve_c_eve_dft_1500_shiftwr_pad_i    Meas Value:	-0.015  uA
leak_hi_r_eve_c_eve_dft_1500_wrstn_pad_i      Meas Value:	-0.013  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_12        Meas Value:	-0.009  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_12 Meas Value:	-0.027  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_1  Meas Value:	0.002  uA
leak_hi_r_eve_c_eve_dft_scan_lpg2_pad_i       Meas Value:	-0.029  uA
leak_hi_r_eve_c_eve_io_clk_pad_i              Meas Value:	0.036  uA
leak_hi_r_eve_c_eve_io_req_pad_data_27        Meas Value:	0.015  uA
leak_hi_r_eve_c_eve_dft_1500_selectwr_pad_i   Meas Value:	-0.028  uA
leak_hi_r_eve_c_eve_dft_pmbist_pmbist_mode_pad_iMeas Value:	0.009  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_11 Meas Value:	0.01  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_21        Meas Value:	-0.006  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_0  Meas Value:	-0.009  uA
leak_hi_r_eve_c_eve_dft_scan_ss1_pad_i        Meas Value:	-0.017  uA
leak_hi_r_eve_c_eve_io_ddr_enable_pad_i       Meas Value:	-0.007  uA
leak_hi_r_eve_c_eve_dft_pmbist_pmda_tck_pad_i Meas Value:	-0.023  uA
leak_hi_r_eve_c_eve_global_chip_reset_pad_i   Meas Value:	0.002  uA
leak_hi_r_eve_c_eve_io_req_pad_data_14        Meas Value:	0.003  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_4  Meas Value:	0.024  uA
leak_hi_r_eve_c_eve_dft_scan_cmle_pad_i       Meas Value:	0  uA
leak_hi_r_eve_c_eve_reserved_in_pad_i_0       Meas Value:	0.004  uA
leak_hi_r_eve_c_eve_dft_opcg_trigger_pad_i    Meas Value:	-0.013  uA
leak_hi_r_eve_c_eve_io_req_pad_data_valid     Meas Value:	-0.012  uA
leak_hi_r_eve_c_eve_pllset_pad_i_3            Meas Value:	0.02  uA
leak_hi_r_eve_c_eve_drive_pad_i_0             Meas Value:	-0.007  uA


leak_hi_r_eve_c_odd_io_req_pad_data_25        Meas Value:	-0.03  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_valid     Meas Value:	0.011  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_18        Meas Value:	0.004  uA
leak_hi_r_eve_c_odd_io_req_pad_data_12        Meas Value:	-0.01  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_22        Meas Value:	0.004  uA
leak_hi_r_eve_c_odd_io_req_pad_data_11        Meas Value:	-0.002  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_1         Meas Value:	-0.01  uA
leak_hi_r_eve_c_odd_io_req_pad_data_10        Meas Value:	-0.019  uA
leak_hi_r_eve_c_odd_io_req_pad_data_21        Meas Value:	0.012  uA
leak_hi_r_eve_c_odd_io_req_pad_data_19        Meas Value:	-0.013  uA
leak_hi_r_eve_c_odd_dft_1500_wrck_pad_i       Meas Value:	-0.03  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_25        Meas Value:	0  uA
leak_hi_r_eve_c_odd_dft_pmbist_pmda_tdi_pad_i Meas Value:	-0.015  uA
leak_hi_r_eve_c_odd_dft_scan_scan_in_pad_i_7  Meas Value:	0.016  uA
leak_hi_r_eve_c_odd_ref_clk_pad_i             Meas Value:	0.014  uA
leak_hi_r_eve_c_odd_dft_scan_cme_pad_i        Meas Value:	-0.004  uA
leak_hi_r_eve_c_odd_dft_opcg_load_en_pad_i    Meas Value:	-0.005  uA
leak_hi_r_eve_c_odd_pll_reg_async_reset_n_pad_iMeas Value:	-0.021  uA
leak_hi_r_eve_c_odd_dft_scan_rst_n_pad_i      Meas Value:	-0.023  uA
leak_hi_r_eve_c_odd_dft_scan_misr_select_pad_iMeas Value:	-0.009  uA
leak_hi_r_eve_c_odd_io_rsp_pad_accept1        Meas Value:	-0.011  uA


leak_hi_r_odd_c_eve_io_req_pad_addr_0         Meas Value:	-0.017  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_19        Meas Value:	0.006  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_13        Meas Value:	-0.034  uA
leak_hi_r_odd_c_eve_io_req_pad_data_29        Meas Value:	-0.017  uA
leak_hi_r_odd_c_eve_io_req_pad_data_0         Meas Value:	-0.002  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_11        Meas Value:	-0.005  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_6         Meas Value:	0.01  uA
leak_hi_r_odd_c_eve_tap_tms_pad_i             Meas Value:	-0.015  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_26        Meas Value:	-0.022  uA
leak_hi_r_odd_c_eve_dft_1500_ws_pad_i         Meas Value:	-0.02  uA
leak_hi_r_odd_c_eve_io_req_pad_data_26        Meas Value:	0.027  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_23        Meas Value:	0.009  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_28        Meas Value:	-0.003  uA
leak_hi_r_odd_c_eve_dft_scan_scan_in_pad_i_9  Meas Value:	-0.003  uA
leak_hi_r_odd_c_eve_io_req_pad_data_31        Meas Value:	-0.012  uA
leak_hi_r_odd_c_eve_dft_pmbist_pmda_rst_pad_i Meas Value:	-0.031  uA
leak_hi_r_odd_c_eve_dft_scan_scan_in_pad_i_8  Meas Value:	0.003  uA
leak_hi_r_odd_c_eve_dft_scan_scan_in_pad_i_10 Meas Value:	0.002  uA
leak_hi_r_odd_c_eve_pll_async_reset_n_pad_i   Meas Value:	0.012  uA
leak_hi_r_odd_c_eve_io_req_pad_data_24        Meas Value:	-0.009  uA
leak_hi_r_odd_c_eve_machine_init_ctrl_pad_i_1 Meas Value:	0.004  uA


leak_hi_r_odd_c_odd_io_req_pad_data_17        Meas Value:	-0.01  uA
leak_hi_r_odd_c_odd_io_req_pad_data_9         Meas Value:	0.048  uA
leak_hi_r_odd_c_odd_io_req_pad_data_23        Meas Value:	-0.043  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_17        Meas Value:	0.027  uA
leak_hi_r_odd_c_odd_io_req_pad_data_3         Meas Value:	-0.032  uA
leak_hi_r_odd_c_odd_io_req_pad_data_16        Meas Value:	-0.003  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_16        Meas Value:	-0.011  uA
leak_hi_r_odd_c_odd_io_req_pad_data_7         Meas Value:	-0.003  uA
leak_hi_r_odd_c_odd_io_req_pad_data_22        Meas Value:	-0.011  uA
leak_hi_r_odd_c_odd_io_req_pad_data_2         Meas Value:	-0.008  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_7         Meas Value:	0.001  uA
leak_hi_r_odd_c_odd_io_req_pad_data_15        Meas Value:	-0.005  uA
leak_hi_r_odd_c_odd_io_req_pad_data_6         Meas Value:	-0.005  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_20        Meas Value:	0.011  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_14        Meas Value:	-0.024  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_10        Meas Value:	-0.003  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_3         Meas Value:	-0.027  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_27        Meas Value:	-0.012  uA
leak_hi_r_odd_c_odd_io_req_pad_data_5         Meas Value:	-0.024  uA
leak_hi_r_odd_c_odd_dft_1500_updatewr_pad_i   Meas Value:	-0.011  uA
leak_hi_r_odd_c_odd_dft_scan_scan_en_pad_i    Meas Value:	0.014  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_6  Meas Value:	0.017  uA
leak_hi_r_odd_c_odd_dft_scan_elastic_rst_pad_iMeas Value:	0  uA
leak_hi_r_odd_c_odd_dft_opcg_shift_clk_pad_i  Meas Value:	-0.02  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_29        Meas Value:	0.009  uA
leak_hi_r_odd_c_odd_io_req_pad_data_28        Meas Value:	0.005  uA
leak_hi_r_odd_c_odd_dft_1500_capturewr_pad_i  Meas Value:	0.006  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_15 Meas Value:	-0.021  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_5  Meas Value:	-0.005  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_3  Meas Value:	0.005  uA
leak_hi_r_odd_c_odd_dft_scan_misr_rst_pad_i   Meas Value:	-0.006  uA
leak_hi_r_odd_c_odd_machine_init_ctrl_pad_i_0 Meas Value:	0.023  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_14 Meas Value:	0.027  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_13 Meas Value:	0.002  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_2  Meas Value:	-0.005  uA
leak_hi_r_odd_c_odd_rxtx_width_pad_i_1        Meas Value:	0.04  uA
leak_hi_r_odd_c_odd_rxtx_width_pad_i_0        Meas Value:	-0.004  uA
leak_hi_r_odd_c_odd_pllset_pad_i_0            Meas Value:	0.002  uA
leak_hi_r_odd_c_odd_pllset_pad_i_2            Meas Value:	-0.005  uA
leak_hi_r_odd_c_odd_pllset_pad_i_1            Meas Value:	-0.001  uA
leak_hi_r_odd_c_odd_dft_scan_lpg1_pad_i       Meas Value:	-0.015  uA
leak_hi_r_odd_c_odd_pll_ref_select_pad_i      Meas Value:	0.002  uA
leak_hi_r_odd_c_odd_pll_config_select_pad_i   Meas Value:	0.01  uA
leak_hi_r_odd_c_odd_drive_pad_i_1             Meas Value:	0.005  uA
leak_hi_r_odd_c_odd_dft_pmbist_ret_pause_continue_pad_iMeas Value:	0.004  uA


WARNING: PSST - DCS pin "vddio_tx" is in constant current mode.
All DPS connected
WARNING: PSST - DCS pin "vddio_tx" has been in constant current mode.
All DPS disconnected


Leakage_Low_Dir Datalog : 

leak_lo_r_eve_c_eve_io_req_pad_size_0         Meas Value:	-0.022  uA
leak_lo_r_eve_c_eve_io_req_pad_data_30        Meas Value:	-0.028  uA
leak_lo_r_eve_c_eve_io_req_pad_data_13        Meas Value:	0.003  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_5         Meas Value:	0.008  uA
leak_lo_r_eve_c_eve_io_req_pad_size_1         Meas Value:	-0.031  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_9         Meas Value:	-0.015  uA
leak_lo_r_eve_c_eve_io_req_pad_data_8         Meas Value:	-0.007  uA
leak_lo_r_eve_c_eve_io_req_pad_data_4         Meas Value:	-0.004  uA
leak_lo_r_eve_c_eve_io_req_pad_data_18        Meas Value:	-0.028  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_8         Meas Value:	-0.009  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_4         Meas Value:	0.002  uA
leak_lo_r_eve_c_eve_io_req_pad_data_1         Meas Value:	0.009  uA
leak_lo_r_eve_c_eve_tap_tck_pad_i             Meas Value:	-0.011  uA
leak_lo_r_eve_c_eve_tap_tdi_pad_i             Meas Value:	-0.027  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_2         Meas Value:	-0.006  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_15        Meas Value:	0.001  uA
leak_lo_r_eve_c_eve_io_req_pad_data_20        Meas Value:	-0.015  uA
leak_lo_r_eve_c_eve_tap_rstn_pad_i            Meas Value:	-0.02  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_24        Meas Value:	-0.006  uA
leak_lo_r_eve_c_eve_dft_1500_shiftwr_pad_i    Meas Value:	-0.015  uA
leak_lo_r_eve_c_eve_dft_1500_wrstn_pad_i      Meas Value:	-0.017  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_12        Meas Value:	-0.012  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_12 Meas Value:	-0.027  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_1  Meas Value:	0.004  uA
leak_lo_r_eve_c_eve_dft_scan_lpg2_pad_i       Meas Value:	-0.027  uA
leak_lo_r_eve_c_eve_io_clk_pad_i              Meas Value:	0.001  uA
leak_lo_r_eve_c_eve_io_req_pad_data_27        Meas Value:	0.007  uA
leak_lo_r_eve_c_eve_dft_1500_selectwr_pad_i   Meas Value:	-0.03  uA
leak_lo_r_eve_c_eve_dft_pmbist_pmbist_mode_pad_iMeas Value:	-0.004  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_11 Meas Value:	0.006  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_21        Meas Value:	-0.007  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_0  Meas Value:	-0.013  uA
leak_lo_r_eve_c_eve_dft_scan_ss1_pad_i        Meas Value:	-0.015  uA
leak_lo_r_eve_c_eve_io_ddr_enable_pad_i       Meas Value:	-0.007  uA
leak_lo_r_eve_c_eve_dft_pmbist_pmda_tck_pad_i Meas Value:	-0.029  uA
leak_lo_r_eve_c_eve_global_chip_reset_pad_i   Meas Value:	0.003  uA
leak_lo_r_eve_c_eve_io_req_pad_data_14        Meas Value:	0.005  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_4  Meas Value:	0.024  uA
leak_lo_r_eve_c_eve_dft_scan_cmle_pad_i       Meas Value:	-0.003  uA
leak_lo_r_eve_c_eve_reserved_in_pad_i_0       Meas Value:	0.004  uA
leak_lo_r_eve_c_eve_dft_opcg_trigger_pad_i    Meas Value:	-0.023  uA
leak_lo_r_eve_c_eve_io_req_pad_data_valid     Meas Value:	-0.013  uA
leak_lo_r_eve_c_eve_pllset_pad_i_3            Meas Value:	0.002  uA
leak_lo_r_eve_c_eve_drive_pad_i_0             Meas Value:	-0.006  uA


leak_lo_r_eve_c_odd_io_req_pad_data_25        Meas Value:	-0.039  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_valid     Meas Value:	0.006  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_18        Meas Value:	0.006  uA
leak_lo_r_eve_c_odd_io_req_pad_data_12        Meas Value:	-0.009  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_22        Meas Value:	0.003  uA
leak_lo_r_eve_c_odd_io_req_pad_data_11        Meas Value:	0.006  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_1         Meas Value:	-0.012  uA
leak_lo_r_eve_c_odd_io_req_pad_data_10        Meas Value:	-0.02  uA
leak_lo_r_eve_c_odd_io_req_pad_data_21        Meas Value:	0.006  uA
leak_lo_r_eve_c_odd_io_req_pad_data_19        Meas Value:	-0.01  uA
leak_lo_r_eve_c_odd_dft_1500_wrck_pad_i       Meas Value:	-0.034  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_25        Meas Value:	-0.002  uA
leak_lo_r_eve_c_odd_dft_pmbist_pmda_tdi_pad_i Meas Value:	-0.017  uA
leak_lo_r_eve_c_odd_dft_scan_scan_in_pad_i_7  Meas Value:	-0.005  uA
leak_lo_r_eve_c_odd_ref_clk_pad_i             Meas Value:	0.019  uA
leak_lo_r_eve_c_odd_dft_scan_cme_pad_i        Meas Value:	-0.007  uA
leak_lo_r_eve_c_odd_dft_opcg_load_en_pad_i    Meas Value:	-0.005  uA
leak_lo_r_eve_c_odd_pll_reg_async_reset_n_pad_iMeas Value:	-0.021  uA
leak_lo_r_eve_c_odd_dft_scan_rst_n_pad_i      Meas Value:	-0.025  uA
leak_lo_r_eve_c_odd_dft_scan_misr_select_pad_iMeas Value:	-0.01  uA
leak_lo_r_eve_c_odd_io_rsp_pad_accept1        Meas Value:	-0.008  uA


leak_lo_r_odd_c_eve_io_req_pad_addr_0         Meas Value:	-0.014  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_19        Meas Value:	-0.028  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_13        Meas Value:	-0.033  uA
leak_lo_r_odd_c_eve_io_req_pad_data_29        Meas Value:	-0.025  uA
leak_lo_r_odd_c_eve_io_req_pad_data_0         Meas Value:	-0.006  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_11        Meas Value:	-0.001  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_6         Meas Value:	0.01  uA
leak_lo_r_odd_c_eve_tap_tms_pad_i             Meas Value:	-0.017  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_26        Meas Value:	-0.023  uA
leak_lo_r_odd_c_eve_dft_1500_ws_pad_i         Meas Value:	-0.019  uA
leak_lo_r_odd_c_eve_io_req_pad_data_26        Meas Value:	0.013  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_23        Meas Value:	0.002  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_28        Meas Value:	-0.002  uA
leak_lo_r_odd_c_eve_dft_scan_scan_in_pad_i_9  Meas Value:	0.002  uA
leak_lo_r_odd_c_eve_io_req_pad_data_31        Meas Value:	-0.015  uA
leak_lo_r_odd_c_eve_dft_pmbist_pmda_rst_pad_i Meas Value:	-0.032  uA
leak_lo_r_odd_c_eve_dft_scan_scan_in_pad_i_8  Meas Value:	0  uA
leak_lo_r_odd_c_eve_dft_scan_scan_in_pad_i_10 Meas Value:	0  uA
leak_lo_r_odd_c_eve_pll_async_reset_n_pad_i   Meas Value:	-0.021  uA
leak_lo_r_odd_c_eve_io_req_pad_data_24        Meas Value:	-0.007  uA
leak_lo_r_odd_c_eve_machine_init_ctrl_pad_i_1 Meas Value:	0.005  uA


leak_lo_r_odd_c_odd_io_req_pad_data_17        Meas Value:	-0.008  uA
leak_lo_r_odd_c_odd_io_req_pad_data_9         Meas Value:	0.004  uA
leak_lo_r_odd_c_odd_io_req_pad_data_23        Meas Value:	-0.045  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_17        Meas Value:	-0.003  uA
leak_lo_r_odd_c_odd_io_req_pad_data_3         Meas Value:	-0.035  uA
leak_lo_r_odd_c_odd_io_req_pad_data_16        Meas Value:	-0.002  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_16        Meas Value:	-0.015  uA
leak_lo_r_odd_c_odd_io_req_pad_data_7         Meas Value:	-0.004  uA
leak_lo_r_odd_c_odd_io_req_pad_data_22        Meas Value:	-0.007  uA
leak_lo_r_odd_c_odd_io_req_pad_data_2         Meas Value:	-0.006  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_7         Meas Value:	-0.007  uA
leak_lo_r_odd_c_odd_io_req_pad_data_15        Meas Value:	-0.006  uA
leak_lo_r_odd_c_odd_io_req_pad_data_6         Meas Value:	-0.007  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_20        Meas Value:	-0.014  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_14        Meas Value:	-0.027  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_10        Meas Value:	-0.001  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_3         Meas Value:	-0.028  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_27        Meas Value:	-0.016  uA
leak_lo_r_odd_c_odd_io_req_pad_data_5         Meas Value:	-0.028  uA
leak_lo_r_odd_c_odd_dft_1500_updatewr_pad_i   Meas Value:	-0.011  uA
leak_lo_r_odd_c_odd_dft_scan_scan_en_pad_i    Meas Value:	0.01  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_6  Meas Value:	0.016  uA
leak_lo_r_odd_c_odd_dft_scan_elastic_rst_pad_iMeas Value:	-0.007  uA
leak_lo_r_odd_c_odd_dft_opcg_shift_clk_pad_i  Meas Value:	-0.027  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_29        Meas Value:	0.013  uA
leak_lo_r_odd_c_odd_io_req_pad_data_28        Meas Value:	0.006  uA
leak_lo_r_odd_c_odd_dft_1500_capturewr_pad_i  Meas Value:	0.001  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_15 Meas Value:	-0.026  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_5  Meas Value:	0.001  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_3  Meas Value:	0.004  uA
leak_lo_r_odd_c_odd_dft_scan_misr_rst_pad_i   Meas Value:	-0.003  uA
leak_lo_r_odd_c_odd_machine_init_ctrl_pad_i_0 Meas Value:	-0.008  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_14 Meas Value:	0.012  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_13 Meas Value:	-0.004  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_2  Meas Value:	-0.007  uA
leak_lo_r_odd_c_odd_rxtx_width_pad_i_1        Meas Value:	-0.002  uA
leak_lo_r_odd_c_odd_rxtx_width_pad_i_0        Meas Value:	-0.014  uA
leak_lo_r_odd_c_odd_pllset_pad_i_0            Meas Value:	0.002  uA
leak_lo_r_odd_c_odd_pllset_pad_i_2            Meas Value:	-0.009  uA
leak_lo_r_odd_c_odd_pllset_pad_i_1            Meas Value:	0  uA
leak_lo_r_odd_c_odd_dft_scan_lpg1_pad_i       Meas Value:	-0.016  uA
leak_lo_r_odd_c_odd_pll_ref_select_pad_i      Meas Value:	0  uA
leak_lo_r_odd_c_odd_pll_config_select_pad_i   Meas Value:	-0.016  uA
leak_lo_r_odd_c_odd_drive_pad_i_1             Meas Value:	0.003  uA
leak_lo_r_odd_c_odd_dft_pmbist_ret_pause_continue_pad_iMeas Value:	-0.005  uA


All DPS connected
All DPS disconnected


Leakage_High_Mux Datalog : 

MUX_OUT number :	mux1_out
leak_hi_mux_io_req_pad_data_250      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_174      Meas Value: 18.027 uA
leak_hi_mux_io_req_pad_data_200      Meas Value: 18.017 uA
leak_hi_mux_io_req_pad_data_40       Meas Value: 17.999 uA
leak_hi_mux_io_req_pad_data_52       Meas Value: 18.06 uA
leak_hi_mux_io_req_pad_data_56       Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_202      Meas Value: 18.012 uA
leak_hi_mux_io_req_pad_data_161      Meas Value: 17.999 uA
leak_hi_mux_io_req_pad_data_42       Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_81       Meas Value: 17.973 uA
leak_hi_mux_io_req_pad_data_47       Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_87       Meas Value: 17.945 uA
leak_hi_mux_io_req_pad_data_122      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_131      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_92       Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_248      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_184      Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_103      Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_195      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_119      Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_data_172      Meas Value: 18.012 uA
leak_hi_mux_io_req_pad_data_123      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_168      Meas Value: 17.994 uA
leak_hi_mux_io_req_pad_data_44       Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_160      Meas Value: 18.022 uA
leak_hi_mux_io_req_pad_data_89       Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_213      Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_249      Meas Value: 17.976 uA
leak_hi_mux_io_req_pad_data_204      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_48       Meas Value: 17.963 uA
leak_hi_mux_io_req_pad_data_163      Meas Value: 17.955 uA


MUX_OUT number :	mux2_out
leak_hi_mux_io_req_pad_data_69       Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_121      Meas Value: 17.978 uA
leak_hi_mux_io_req_pad_data_144      Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_46       Meas Value: 18.042 uA
leak_hi_mux_io_req_pad_data_155      Meas Value: 17.975 uA
leak_hi_mux_io_req_pad_data_126      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_178      Meas Value: 17.907 uA
leak_hi_mux_io_req_pad_data_162      Meas Value: 18.057 uA
leak_hi_mux_io_req_pad_data_36       Meas Value: 18.029 uA
leak_hi_mux_io_req_pad_data_208      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_115      Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_59       Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_88       Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_243      Meas Value: 18.034 uA
leak_hi_mux_io_req_pad_data_176      Meas Value: 18.011 uA
leak_hi_mux_io_req_pad_data_203      Meas Value: 18.044 uA
leak_hi_mux_io_req_pad_data_166      Meas Value: 18.021 uA
leak_hi_mux_io_req_pad_data_51       Meas Value: 18.032 uA
leak_hi_mux_io_req_pad_data_127      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_207      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_90       Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_84       Meas Value: 18.032 uA
leak_hi_mux_io_req_pad_data_83       Meas Value: 18.021 uA
leak_hi_mux_io_req_pad_data_244      Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_93       Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_110      Meas Value: 18.016 uA
leak_hi_mux_io_req_pad_data_129      Meas Value: 18.039 uA
leak_hi_mux_io_req_pad_data_224      Meas Value: 17.97 uA
leak_hi_mux_io_req_pad_data_132      Meas Value: 18.042 uA
leak_hi_mux_io_req_pad_data_57       Meas Value: 18.029 uA
leak_hi_mux_io_req_pad_data_120      Meas Value: 18.016 uA


MUX_OUT number :	mux3_out
leak_hi_mux_io_req_pad_data_239      Meas Value: 17.992 uA
leak_hi_mux_io_req_pad_data_191      Meas Value: 17.997 uA
leak_hi_mux_io_req_pad_data_220      Meas Value: 18.026 uA
leak_hi_mux_io_req_pad_parity_1      Meas Value: 17.98 uA
leak_hi_mux_io_req_pad_data_108      Meas Value: 17.975 uA
leak_hi_mux_io_req_pad_data_254      Meas Value: 17.977 uA
leak_hi_mux_io_req_pad_data_79       Meas Value: 17.97 uA
leak_hi_mux_io_req_pad_parity_0      Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_97       Meas Value: 17.975 uA
leak_hi_mux_io_req_pad_data_99       Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_212      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_253      Meas Value: 17.977 uA
leak_hi_mux_io_req_pad_data_216      Meas Value: 17.994 uA
leak_hi_mux_io_req_pad_data_227      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_62       Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_148      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_180      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_219      Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_165      Meas Value: 17.943 uA
leak_hi_mux_io_req_pad_data_240      Meas Value: 17.992 uA
leak_hi_mux_io_req_pad_data_80       Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_125      Meas Value: 17.989 uA
leak_hi_mux_io_req_pad_data_138      Meas Value: 17.992 uA
leak_hi_mux_io_req_pad_data_53       Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_43       Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_167      Meas Value: 17.948 uA
leak_hi_mux_io_req_pad_data_241      Meas Value: 17.972 uA
leak_hi_mux_io_req_pad_data_251      Meas Value: 17.992 uA
leak_hi_mux_io_req_pad_data_199      Meas Value: 17.987 uA
leak_hi_mux_io_req_pad_data_153      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_38       Meas Value: 17.992 uA


MUX_OUT number :	mux4_out
leak_hi_mux_io_req_pad_data_63       Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_135      Meas Value: 18.028 uA
leak_hi_mux_reserved_in_pad_i_11     Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_124      Meas Value: 18.035 uA
leak_hi_mux_io_req_pad_data_171      Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_152      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_96       Meas Value: 17.959 uA
leak_hi_mux_io_req_pad_data_211      Meas Value: 17.983 uA
leak_hi_mux_reserved_in_pad_i_13     Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_177      Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_214      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_255      Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_141      Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_107      Meas Value: 18.03 uA
leak_hi_mux_reserved_in_pad_i_12     Meas Value: 17.978 uA
leak_hi_mux_io_req_pad_data_245      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_77       Meas Value: 18.025 uA
leak_hi_mux_io_req_pad_data_114      Meas Value: 18.033 uA
leak_hi_mux_io_req_pad_data_225      Meas Value: 18.03 uA
leak_hi_mux_io_req_pad_data_67       Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_parity_3      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_238      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_237      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_73       Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_252      Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_234      Meas Value: 18.03 uA
leak_hi_mux_io_req_pad_data_137      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_142      Meas Value: 18.028 uA
leak_hi_mux_io_req_pad_data_118      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_232      Meas Value: 18.005 uA
leak_hi_mux_io_req_pad_data_187      Meas Value: 17.993 uA


MUX_OUT number :	mux5_out
leak_hi_mux_io_req_pad_data_101      Meas Value: 18.03 uA
leak_hi_mux_io_req_pad_data_104      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_181      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_102      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_54       Meas Value: 18.027 uA
leak_hi_mux_io_req_pad_data_170      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_139      Meas Value: 17.959 uA
leak_hi_mux_io_req_pad_data_58       Meas Value: 17.964 uA
leak_hi_mux_io_req_pad_data_182      Meas Value: 18.069 uA
leak_hi_mux_io_req_pad_data_196      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_185      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_130      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_parity_7      Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_231      Meas Value: 17.972 uA
leak_hi_mux_io_req_pad_data_60       Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_117      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_82       Meas Value: 17.954 uA
leak_hi_mux_io_req_pad_data_41       Meas Value: 18.035 uA
leak_hi_mux_io_req_pad_data_140      Meas Value: 17.984 uA
leak_hi_mux_io_req_pad_data_201      Meas Value: 17.989 uA
leak_hi_mux_io_req_pad_data_85       Meas Value: 18.042 uA
leak_hi_mux_io_req_pad_data_55       Meas Value: 18.071 uA
leak_hi_mux_io_req_pad_data_45       Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_175      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_218      Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_94       Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_134      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_209      Meas Value: 17.979 uA
leak_hi_mux_io_req_pad_parity_8      Meas Value: 18.059 uA
leak_hi_mux_io_req_pad_data_66       Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_32       Meas Value: 18.02 uA


MUX_OUT number :	mux6_out
leak_hi_mux_io_req_pad_data_33       Meas Value: 17.976 uA
leak_hi_mux_io_req_pad_data_197      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_154      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_235      Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_186      Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_109      Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_143      Meas Value: 18.038 uA
leak_hi_mux_io_req_pad_data_145      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_100      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_parity_9      Meas Value: 18.035 uA
leak_hi_mux_io_req_pad_data_158      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_236      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_49       Meas Value: 18.035 uA
leak_hi_mux_reserved_in_pad_i_8      Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_223      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_164      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_246      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_198      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_242      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_68       Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_116      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_parity_2      Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_233      Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_149      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_221      Meas Value: 18.045 uA
leak_hi_mux_io_req_pad_data_78       Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_105      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_183      Meas Value: 18.03 uA
leak_hi_mux_io_req_pad_data_222      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_64       Meas Value: 17.983 uA


MUX_OUT number :	mux7_out
leak_hi_mux_reserved_in_pad_i_5      Meas Value: 18.055 uA
leak_hi_mux_io_req_pad_data_226      Meas Value: 18.053 uA
leak_hi_mux_io_req_pad_data_179      Meas Value: 18.016 uA
leak_hi_mux_reserved_in_pad_i_1      Meas Value: 18.007 uA
leak_hi_mux_reserved_in_pad_i_6      Meas Value: 18.029 uA
leak_hi_mux_io_req_pad_data_95       Meas Value: 18.038 uA
leak_hi_mux_io_req_pad_data_210      Meas Value: 17.975 uA
leak_hi_mux_io_req_pad_data_133      Meas Value: 17.992 uA
leak_hi_mux_io_req_pad_data_159      Meas Value: 18.026 uA
leak_hi_mux_io_req_pad_data_151      Meas Value: 18.026 uA
leak_hi_mux_io_req_pad_data_205      Meas Value: 18.038 uA
leak_hi_mux_reserved_in_pad_i_3      Meas Value: 17.973 uA
leak_hi_mux_io_req_pad_data_173      Meas Value: 17.992 uA
leak_hi_mux_reserved_in_pad_i_9      Meas Value: 18.048 uA
leak_hi_mux_io_req_pad_data_247      Meas Value: 18.038 uA
leak_hi_mux_io_req_pad_data_50       Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_188      Meas Value: 17.98 uA
leak_hi_mux_reserved_in_pad_i_7      Meas Value: 17.98 uA
leak_hi_mux_io_req_pad_data_70       Meas Value: 17.995 uA
leak_hi_mux_io_req_pad_data_215      Meas Value: 17.98 uA
leak_hi_mux_reserved_in_pad_i_4      Meas Value: 17.961 uA
leak_hi_mux_io_req_pad_data_98       Meas Value: 18 uA
leak_hi_mux_io_req_pad_data_61       Meas Value: 18.007 uA
leak_hi_mux_reserved_in_pad_i_2      Meas Value: 18.038 uA
leak_hi_mux_io_req_pad_data_111      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_192      Meas Value: 18.007 uA
leak_hi_mux_io_req_pad_data_156      Meas Value: 18 uA
leak_hi_mux_io_req_pad_parity_5      Meas Value: 18.002 uA
leak_hi_mux_io_req_pad_data_146      Meas Value: 17.944 uA
leak_hi_mux_io_req_pad_data_71       Meas Value: 18.007 uA
leak_hi_mux_io_req_pad_parity_4      Meas Value: 17.995 uA


MUX_OUT number :	mux8_out
leak_hi_mux_io_req_pad_data_194      Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_113      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_75       Meas Value: 17.966 uA
leak_hi_mux_io_req_pad_data_74       Meas Value: 18.005 uA
leak_hi_mux_io_req_pad_data_35       Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_112      Meas Value: 17.969 uA
leak_hi_mux_io_req_pad_data_228      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_230      Meas Value: 17.971 uA
leak_hi_mux_io_req_pad_data_37       Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_229      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_parity_6      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_34       Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_193      Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_150      Meas Value: 17.969 uA
leak_hi_mux_io_req_pad_data_106      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_65       Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_76       Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_39       Meas Value: 18.067 uA
leak_hi_mux_io_req_pad_data_169      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_91       Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_157      Meas Value: 18.028 uA
leak_hi_mux_io_req_pad_data_128      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_72       Meas Value: 17.996 uA
leak_hi_mux_reserved_in_pad_i_10     Meas Value: 17.978 uA
leak_hi_mux_io_req_pad_data_86       Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_190      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_189      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_206      Meas Value: 18.035 uA
leak_hi_mux_io_req_pad_data_217      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_136      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_147      Meas Value: 18.059 uA


All DPS connected
All DPS disconnected


Leakage_Low_Mux Datalog : 

MUX_OUT number :	mux1_out
leak_lo_mux_io_req_pad_data_250      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_174      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_200      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_40       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_52       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_56       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_202      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_161      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_42       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_81       Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_47       Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_87       Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_122      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_131      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_92       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_248      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_184      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_103      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_195      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_119      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_172      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_123      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_168      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_44       Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_160      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_89       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_213      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_249      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_204      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_48       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_163      Meas Value: -0.013 uA


MUX_OUT number :	mux2_out
leak_lo_mux_io_req_pad_data_69       Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_121      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_144      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_46       Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_155      Meas Value: 0.005 uA
leak_lo_mux_io_req_pad_data_126      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_178      Meas Value: 0.005 uA
leak_lo_mux_io_req_pad_data_162      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_36       Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_208      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_115      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_59       Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_88       Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_243      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_176      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_203      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_166      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_51       Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_127      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_207      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_90       Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_84       Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_83       Meas Value: 0.005 uA
leak_lo_mux_io_req_pad_data_244      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_93       Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_110      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_129      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_224      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_132      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_57       Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_120      Meas Value: 0 uA


MUX_OUT number :	mux3_out
leak_lo_mux_io_req_pad_data_239      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_191      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_220      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_parity_1      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_108      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_254      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_79       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_parity_0      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_97       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_99       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_212      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_253      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_216      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_227      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_62       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_148      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_180      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_219      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_165      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_240      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_80       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_125      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_138      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_53       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_43       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_167      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_241      Meas Value: -0.008 uA
leak_lo_mux_io_req_pad_data_251      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_199      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_153      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_38       Meas Value: -0.013 uA


MUX_OUT number :	mux4_out
leak_lo_mux_io_req_pad_data_63       Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_135      Meas Value: 0.004 uA
leak_lo_mux_reserved_in_pad_i_11     Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_124      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_171      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_152      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_96       Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_211      Meas Value: -0.001 uA
leak_lo_mux_reserved_in_pad_i_13     Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_177      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_214      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_255      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_141      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_107      Meas Value: 0.004 uA
leak_lo_mux_reserved_in_pad_i_12     Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_245      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_77       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_114      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_225      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_67       Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_parity_3      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_238      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_237      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_73       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_252      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_234      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_137      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_142      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_118      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_232      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_187      Meas Value: 0.007 uA


MUX_OUT number :	mux5_out
leak_lo_mux_io_req_pad_data_101      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_104      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_181      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_102      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_54       Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_170      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_139      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_58       Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_182      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_196      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_185      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_130      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_parity_7      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_231      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_60       Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_117      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_82       Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_41       Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_140      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_201      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_85       Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_55       Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_45       Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_data_175      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_218      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_94       Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_data_134      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_209      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_parity_8      Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_66       Meas Value: 0.008 uA
leak_lo_mux_io_req_pad_data_32       Meas Value: 0.006 uA


MUX_OUT number :	mux6_out
leak_lo_mux_io_req_pad_data_33       Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_197      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_154      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_235      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_186      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_109      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_143      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_145      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_100      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_parity_9      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_158      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_236      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_49       Meas Value: 0.002 uA
leak_lo_mux_reserved_in_pad_i_8      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_223      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_164      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_246      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_198      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_242      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_68       Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_116      Meas Value: 0 uA
leak_lo_mux_io_req_pad_parity_2      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_233      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_149      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_221      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_78       Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_105      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_183      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_222      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_64       Meas Value: 0.007 uA


MUX_OUT number :	mux7_out
leak_lo_mux_reserved_in_pad_i_5      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_226      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_179      Meas Value: -0.001 uA
leak_lo_mux_reserved_in_pad_i_1      Meas Value: -0.001 uA
leak_lo_mux_reserved_in_pad_i_6      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_95       Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_210      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_133      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_159      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_151      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_205      Meas Value: 0.002 uA
leak_lo_mux_reserved_in_pad_i_3      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_173      Meas Value: -0.003 uA
leak_lo_mux_reserved_in_pad_i_9      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_247      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_50       Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_188      Meas Value: -0.001 uA
leak_lo_mux_reserved_in_pad_i_7      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_70       Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_215      Meas Value: -0.001 uA
leak_lo_mux_reserved_in_pad_i_4      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_98       Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_61       Meas Value: 0.002 uA
leak_lo_mux_reserved_in_pad_i_2      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_111      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_192      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_156      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_parity_5      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_146      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_71       Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_parity_4      Meas Value: 0.002 uA


MUX_OUT number :	mux8_out
leak_lo_mux_io_req_pad_data_194      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_113      Meas Value: -0.009 uA
leak_lo_mux_io_req_pad_data_75       Meas Value: -0.009 uA
leak_lo_mux_io_req_pad_data_74       Meas Value: -0.009 uA
leak_lo_mux_io_req_pad_data_35       Meas Value: -0.009 uA
leak_lo_mux_io_req_pad_data_112      Meas Value: -0.009 uA
leak_lo_mux_io_req_pad_data_228      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_230      Meas Value: -0.009 uA
leak_lo_mux_io_req_pad_data_37       Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_229      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_parity_6      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_34       Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_193      Meas Value: -0.009 uA
leak_lo_mux_io_req_pad_data_150      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_106      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_65       Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_76       Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_39       Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_169      Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_91       Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_157      Meas Value: -0.009 uA
leak_lo_mux_io_req_pad_data_128      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_72       Meas Value: -0.004 uA
leak_lo_mux_reserved_in_pad_i_10     Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_86       Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_190      Meas Value: -0.009 uA
leak_lo_mux_io_req_pad_data_189      Meas Value: -0.009 uA
leak_lo_mux_io_req_pad_data_206      Meas Value: -0.009 uA
leak_lo_mux_io_req_pad_data_217      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_136      Meas Value: -0.006 uA
leak_lo_mux_io_req_pad_data_147      Meas Value: -0.006 uA


Pat count value: 1

Test Suite Name: COLD_BOOT_FUNC                
All DPS connected

Data logging for COLD_BOOT_FUNC
Pat count value: 1
PortName: pCOLD_BOOT_Port               
PatName : cold_boot_400_modeinit                                       Func Result: 1

All DPS connected
efuse_addr (hex): 0x0

*********************read_efuse*********************
Efuse Address : 0
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x1

*********************read_efuse*********************
Efuse Address : 1
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x2

*********************read_efuse*********************
Efuse Address : 2
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x3

*********************read_efuse*********************
Efuse Address : 3
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000011
DR_data Sending : 110000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x4

*********************read_efuse*********************
Efuse Address : 4
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000100
DR_data Sending : 001000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x5

*********************read_efuse*********************
Efuse Address : 5
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000101
DR_data Sending : 101000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x6

*********************read_efuse*********************
Efuse Address : 6
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000110
DR_data Sending : 011000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x7

*********************read_efuse*********************
Efuse Address : 7
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000111
DR_data Sending : 111000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x8

*********************read_efuse*********************
Efuse Address : 8
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001000
DR_data Sending : 000100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x9

*********************read_efuse*********************
Efuse Address : 9
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001001
DR_data Sending : 100100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x10

*********************read_efuse*********************
Efuse Address : 10
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010000
DR_data Sending : 000010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x11

*********************read_efuse*********************
Efuse Address : 11
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010001
DR_data Sending : 100010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x12

*********************read_efuse*********************
Efuse Address : 12
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010010
DR_data Sending : 010010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x13

*********************read_efuse*********************
Efuse Address : 13
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010011
DR_data Sending : 110010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x14

*********************read_efuse*********************
Efuse Address : 14
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010100
DR_data Sending : 001010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x15

*********************read_efuse*********************
Efuse Address : 15
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010101
DR_data Sending : 101010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x16

*********************read_efuse*********************
Efuse Address : 16
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010110
DR_data Sending : 011010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x17

*********************read_efuse*********************
Efuse Address : 17
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010111
DR_data Sending : 111010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x18

*********************read_efuse*********************
Efuse Address : 18
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000011000
DR_data Sending : 000110000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x19

*********************read_efuse*********************
Efuse Address : 19
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000011001
DR_data Sending : 100110000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x20

*********************read_efuse*********************
Efuse Address : 20
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100000
DR_data Sending : 000001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x21

*********************read_efuse*********************
Efuse Address : 21
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100001
DR_data Sending : 100001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x22

*********************read_efuse*********************
Efuse Address : 22
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100010
DR_data Sending : 010001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x23

*********************read_efuse*********************
Efuse Address : 23
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100011
DR_data Sending : 110001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x24

*********************read_efuse*********************
Efuse Address : 24
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100100
DR_data Sending : 001001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x25

*********************read_efuse*********************
Efuse Address : 25
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100101
DR_data Sending : 101001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x26

*********************read_efuse*********************
Efuse Address : 26
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100110
DR_data Sending : 011001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x27

*********************read_efuse*********************
Efuse Address : 27
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100111
DR_data Sending : 111001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x28

*********************read_efuse*********************
Efuse Address : 28
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000101000
DR_data Sending : 000101000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x29

*********************read_efuse*********************
Efuse Address : 29
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000101001
DR_data Sending : 100101000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x30

*********************read_efuse*********************
Efuse Address : 30
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110000
DR_data Sending : 000011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x31

*********************read_efuse*********************
Efuse Address : 31
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110001
DR_data Sending : 100011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x32

*********************read_efuse*********************
Efuse Address : 32
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110010
DR_data Sending : 010011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x33

*********************read_efuse*********************
Efuse Address : 33
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110011
DR_data Sending : 110011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x34

*********************read_efuse*********************
Efuse Address : 34
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110100
DR_data Sending : 001011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x35

*********************read_efuse*********************
Efuse Address : 35
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110101
DR_data Sending : 101011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x36

*********************read_efuse*********************
Efuse Address : 36
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110110
DR_data Sending : 011011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x37

*********************read_efuse*********************
Efuse Address : 37
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110111
DR_data Sending : 111011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x38

*********************read_efuse*********************
Efuse Address : 38
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000111000
DR_data Sending : 000111000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x39

*********************read_efuse*********************
Efuse Address : 39
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000111001
DR_data Sending : 100111000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x40

*********************read_efuse*********************
Efuse Address : 40
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000000
DR_data Sending : 000000100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x41

*********************read_efuse*********************
Efuse Address : 41
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000001
DR_data Sending : 100000100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x42

*********************read_efuse*********************
Efuse Address : 42
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000010
DR_data Sending : 010000100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x43

*********************read_efuse*********************
Efuse Address : 43
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000011
DR_data Sending : 110000100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x44

*********************read_efuse*********************
Efuse Address : 44
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000100
DR_data Sending : 001000100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x45

*********************read_efuse*********************
Efuse Address : 45
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000101
DR_data Sending : 101000100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x46

*********************read_efuse*********************
Efuse Address : 46
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000110
DR_data Sending : 011000100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x47

*********************read_efuse*********************
Efuse Address : 47
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001000111
DR_data Sending : 111000100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x48

*********************read_efuse*********************
Efuse Address : 48
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001001000
DR_data Sending : 000100100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x49

*********************read_efuse*********************
Efuse Address : 49
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001001001
DR_data Sending : 100100100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x50

*********************read_efuse*********************
Efuse Address : 50
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001010000
DR_data Sending : 000010100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x51

*********************read_efuse*********************
Efuse Address : 51
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001010001
DR_data Sending : 100010100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x52

*********************read_efuse*********************
Efuse Address : 52
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001010010
DR_data Sending : 010010100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x53

*********************read_efuse*********************
Efuse Address : 53
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001010011
DR_data Sending : 110010100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x54

*********************read_efuse*********************
Efuse Address : 54
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001010100
DR_data Sending : 001010100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x55

*********************read_efuse*********************
Efuse Address : 55
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001010101
DR_data Sending : 101010100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x56

*********************read_efuse*********************
Efuse Address : 56
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001010110
DR_data Sending : 011010100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x57

*********************read_efuse*********************
Efuse Address : 57
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001010111
DR_data Sending : 111010100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x58

*********************read_efuse*********************
Efuse Address : 58
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001011000
DR_data Sending : 000110100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x59

*********************read_efuse*********************
Efuse Address : 59
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001011001
DR_data Sending : 100110100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x60

*********************read_efuse*********************
Efuse Address : 60
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001100000
DR_data Sending : 000001100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x61

*********************read_efuse*********************
Efuse Address : 61
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001100001
DR_data Sending : 100001100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x62

*********************read_efuse*********************
Efuse Address : 62
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001100010
DR_data Sending : 010001100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x63

*********************read_efuse*********************
Efuse Address : 63
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000001100011
DR_data Sending : 110001100000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2c100008 || Actual : 2c100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c100018 || Actual : 2c100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2c10001c || Actual : 2c10001c
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

ERROR: PSST - Can't activate set 1101001 for DCS pin vdd_core site 1.
Changing the V or I range is only allowed for disconnected pins.
WARNING:: rdi Warn:[1] Some error causes the execute() function not be finished or Missing execute() function at the end of certain test command!. 
Error: DPS_POWER_PIN_STATUS::on()
E10010: FW command execution failed. (status = -2)
        See ui_report window for details.
ERROR: Exception occured during execution of testsuite "Device_Power_Down". Please refer to TDC Topic 29710 for more information.
WARNING:
E10038: ON_FIRST_INVOCATION block was not properly terminated
ERROR: Recoverable Exception in execution of testsuite "Device_Power_Down": exception happened during testmethod execution.
WARNING: PSST - DCS pin "vdd_core" has been in constant current mode.
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been disconnected.
Disconnect/Connect sequence required.
Device test FAILED!
******************************************
******  @@@@@    @      @    @      ******
******  @       @ @     @    @      ******
******  @@@@@  @@@@@    @    @      ******
******  @      @   @    @    @      ******
******  @      @   @    @    @@@@@  ******
******************************************
BIN :  db ()
INFO: (dataformatter) Completed Detailed STDF file per Lot:  /home/ibm93k/stdf/manual/main_Lot_1_Dec_10_08h42m21s_STDF
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been disconnected.
Disconnect/Connect sequence required.
  Ended at: 20241210 084235
******** end testflow report data  *******
