abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 1801248141
maxLevel = 4
n850 is replaced by n436 with estimated error 0
error = 0
area = 2730
delay = 69.4
#gates = 1117
output circuit appNtk/c7552_1_0_2730_69.4.blif
time = 27445367 us
--------------- round 2 ---------------
seed = 2006356447
maxLevel = 4
n770 is replaced by n387 with estimated error 1e-05
error = 1e-05
area = 2710
delay = 69.4
#gates = 1108
output circuit appNtk/c7552_2_1e-05_2710_69.4.blif
time = 56249356 us
--------------- round 3 ---------------
seed = 3461368689
maxLevel = 4
n695 is replaced by n1107 with estimated error 7e-05
error = 7e-05
area = 2703
delay = 69.4
#gates = 1105
output circuit appNtk/c7552_3_7e-05_2703_69.4.blif
time = 78457789 us
--------------- round 4 ---------------
seed = 2903868310
maxLevel = 4
n852 is replaced by n691 with estimated error 0.00012
error = 0.00012
area = 2701
delay = 69.4
#gates = 1104
output circuit appNtk/c7552_4_0.00012_2701_69.4.blif
time = 96737474 us
--------------- round 5 ---------------
seed = 3736703191
maxLevel = 4
n827 is replaced by n564 with estimated error 0.00014
error = 0.00014
area = 2690
delay = 69.4
#gates = 1100
output circuit appNtk/c7552_5_0.00014_2690_69.4.blif
time = 121994163 us
--------------- round 6 ---------------
seed = 3075076219
maxLevel = 4
n772 is replaced by one with estimated error 0.00011
error = 0.00011
area = 2685
delay = 69.4
#gates = 1098
output circuit appNtk/c7552_6_0.00011_2685_69.4.blif
time = 153384474 us
--------------- round 7 ---------------
seed = 3886609444
maxLevel = 4
n854 is replaced by n462 with estimated error 0.00025
error = 0.00025
area = 2678
delay = 69.4
#gates = 1095
output circuit appNtk/c7552_7_0.00025_2678_69.4.blif
time = 178400787 us
--------------- round 8 ---------------
seed = 1157608333
maxLevel = 4
n851 is replaced by n378 with estimated error 0.00041
error = 0.00041
area = 2675
delay = 69.4
#gates = 1093
output circuit appNtk/c7552_8_0.00041_2675_69.4.blif
time = 204838270 us
--------------- round 9 ---------------
seed = 3637949504
maxLevel = 4
n777 is replaced by one with estimated error 0.00025
error = 0.00025
area = 2673
delay = 69.4
#gates = 1092
output circuit appNtk/c7552_9_0.00025_2673_69.4.blif
time = 227584046 us
--------------- round 10 ---------------
seed = 3960111543
maxLevel = 4
n855 is replaced by n681 with estimated error 0.00024
error = 0.00024
area = 2669
delay = 69.4
#gates = 1091
output circuit appNtk/c7552_10_0.00024_2669_69.4.blif
time = 251118176 us
--------------- round 11 ---------------
seed = 2123651299
maxLevel = 4
n822 is replaced by n820 with estimated error 0.00035
error = 0.00035
area = 2661
delay = 69.4
#gates = 1088
output circuit appNtk/c7552_11_0.00035_2661_69.4.blif
time = 276249130 us
--------------- round 12 ---------------
seed = 3962936872
maxLevel = 4
n1169 is replaced by one with estimated error 0.00044
error = 0.00044
area = 2652
delay = 69.4
#gates = 1085
output circuit appNtk/c7552_12_0.00044_2652_69.4.blif
time = 301702636 us
--------------- round 13 ---------------
seed = 56115156
maxLevel = 4
n1391 is replaced by n494 with estimated error 0.0004
error = 0.0004
area = 2649
delay = 69.4
#gates = 1083
output circuit appNtk/c7552_13_0.0004_2649_69.4.blif
time = 329601949 us
--------------- round 14 ---------------
seed = 625333239
maxLevel = 4
n1335 is replaced by n1230 with estimated error 0.00036
error = 0.00036
area = 2646
delay = 69.4
#gates = 1081
output circuit appNtk/c7552_14_0.00036_2646_69.4.blif
time = 355805815 us
--------------- round 15 ---------------
seed = 3587373941
maxLevel = 4
n1136 is replaced by n1144 with estimated error 0.00033
error = 0.00033
area = 2643
delay = 69.4
#gates = 1080
output circuit appNtk/c7552_15_0.00033_2643_69.4.blif
time = 381946677 us
--------------- round 16 ---------------
seed = 2184193304
maxLevel = 4
n823 is replaced by n868 with estimated error 0.00036
error = 0.00036
area = 2641
delay = 69.4
#gates = 1079
output circuit appNtk/c7552_16_0.00036_2641_69.4.blif
time = 406163417 us
--------------- round 17 ---------------
seed = 3807437905
maxLevel = 4
n1187 is replaced by n593 with estimated error 0.00034
error = 0.00034
area = 2639
delay = 69.4
#gates = 1078
output circuit appNtk/c7552_17_0.00034_2639_69.4.blif
time = 432108655 us
--------------- round 18 ---------------
seed = 2636644465
maxLevel = 4
n1188 is replaced by n1173 with estimated error 0.00022
error = 0.00022
area = 2637
delay = 69.4
#gates = 1077
output circuit appNtk/c7552_18_0.00022_2637_69.4.blif
time = 455962803 us
--------------- round 19 ---------------
seed = 2776074757
maxLevel = 4
n810 is replaced by n789 with estimated error 0.00039
error = 0.00039
area = 2631
delay = 69.4
#gates = 1075
output circuit appNtk/c7552_19_0.00039_2631_69.4.blif
time = 481557235 us
--------------- round 20 ---------------
seed = 304035116
maxLevel = 4
n819 is replaced by n382 with estimated error 0.00059
error = 0.00059
area = 2627
delay = 69.4
#gates = 1074
output circuit appNtk/c7552_20_0.00059_2627_69.4.blif
time = 502810532 us
--------------- round 21 ---------------
seed = 664692398
maxLevel = 4
n872 is replaced by n789 with estimated error 0.00046
error = 0.00046
area = 2623
delay = 69.4
#gates = 1072
output circuit appNtk/c7552_21_0.00046_2623_69.4.blif
time = 528711212 us
--------------- round 22 ---------------
seed = 1238982875
maxLevel = 4
n828 is replaced by n802 with inverter with estimated error 0.00056
error = 0.00056
area = 2621
delay = 69.4
#gates = 1072
output circuit appNtk/c7552_22_0.00056_2621_69.4.blif
time = 549686186 us
--------------- round 23 ---------------
seed = 2715732631
maxLevel = 4
n820 is replaced by one with estimated error 0.00046
error = 0.00046
area = 2618
delay = 69.4
#gates = 1071
output circuit appNtk/c7552_23_0.00046_2618_69.4.blif
time = 570625953 us
--------------- round 24 ---------------
seed = 2533105539
maxLevel = 4
n673 is replaced by zero with estimated error 0.00065
error = 0.00065
area = 2616
delay = 69.4
#gates = 1070
output circuit appNtk/c7552_24_0.00065_2616_69.4.blif
time = 594230119 us
--------------- round 25 ---------------
seed = 1443274748
maxLevel = 4
n1020 is replaced by n376 with estimated error 0.00058
error = 0.00058
area = 2614
delay = 69.4
#gates = 1069
output circuit appNtk/c7552_25_0.00058_2614_69.4.blif
time = 621278705 us
--------------- round 26 ---------------
seed = 3233066590
maxLevel = 4
n868 is replaced by zero with estimated error 0.00042
error = 0.00042
area = 2612
delay = 69.4
#gates = 1068
output circuit appNtk/c7552_26_0.00042_2612_69.4.blif
time = 647108437 us
--------------- round 27 ---------------
seed = 2456235894
maxLevel = 4
n588 is replaced by n418 with estimated error 0.00047
error = 0.00047
area = 2611
delay = 65.9
#gates = 1067
output circuit appNtk/c7552_27_0.00047_2611_65.9.blif
time = 668373313 us
--------------- round 28 ---------------
seed = 2717902473
maxLevel = 4
n1341 is replaced by n1330 with estimated error 0.00048
error = 0.00048
area = 2610
delay = 65.9
#gates = 1066
output circuit appNtk/c7552_28_0.00048_2610_65.9.blif
time = 690738582 us
--------------- round 29 ---------------
seed = 4251783754
maxLevel = 4
n808 is replaced by n361 with inverter with estimated error 0.00054
error = 0.00054
area = 2608
delay = 65.9
#gates = 1066
output circuit appNtk/c7552_29_0.00054_2608_65.9.blif
time = 713848898 us
--------------- round 30 ---------------
seed = 3106832832
maxLevel = 4
n1444 is replaced by n472 with estimated error 0.00069
error = 0.00069
area = 2607
delay = 65.9
#gates = 1065
output circuit appNtk/c7552_30_0.00069_2607_65.9.blif
time = 733533539 us
--------------- round 31 ---------------
seed = 767899883
maxLevel = 4
n829 is replaced by n802 with estimated error 0.00072
error = 0.00072
area = 2602
delay = 65.9
#gates = 1063
output circuit appNtk/c7552_31_0.00072_2602_65.9.blif
time = 752507270 us
--------------- round 32 ---------------
seed = 921382228
maxLevel = 4
n830 is replaced by zero with estimated error 0.00097
error = 0.00097
area = 2598
delay = 65.9
#gates = 1062
output circuit appNtk/c7552_32_0.00097_2598_65.9.blif
time = 771284070 us
--------------- round 33 ---------------
seed = 2000488289
maxLevel = 4
n799 is replaced by n366 with estimated error 0.00097
error = 0.00097
area = 2591
delay = 65.9
#gates = 1059
output circuit appNtk/c7552_33_0.00097_2591_65.9.blif
time = 790602167 us
--------------- round 34 ---------------
seed = 243300622
maxLevel = 4
n1183 is replaced by n593 with estimated error 0.00116
error = 0.00116
area = 2590
delay = 65.9
#gates = 1058
output circuit appNtk/c7552_34_0.00116_2590_65.9.blif
time = 809913544 us
--------------- round 35 ---------------
seed = 2315385518
maxLevel = 4
n870 is replaced by n791 with estimated error 0.00124
error = 0.00124
area = 2583
delay = 65.9
#gates = 1056
output circuit appNtk/c7552_35_0.00124_2583_65.9.blif
time = 828832751 us
--------------- round 36 ---------------
seed = 2538593651
maxLevel = 4
n792 is replaced by n412 with estimated error 0.00125
error = 0.00125
area = 2580
delay = 65.9
#gates = 1055
output circuit appNtk/c7552_36_0.00125_2580_65.9.blif
time = 847237949 us
--------------- round 37 ---------------
seed = 1158108846
maxLevel = 4
n858 is replaced by n674 with estimated error 0.00172
error = 0.00172
area = 2570
delay = 65.9
#gates = 1051
output circuit appNtk/c7552_37_0.00172_2570_65.9.blif
time = 865467479 us
--------------- round 38 ---------------
seed = 2425526003
maxLevel = 4
n876 is replaced by n791 with estimated error 0.00165
error = 0.00165
area = 2559
delay = 65.9
#gates = 1047
output circuit appNtk/c7552_38_0.00165_2559_65.9.blif
time = 882352375 us
--------------- round 39 ---------------
seed = 840714395
maxLevel = 4
n745 is replaced by one with estimated error 0.00207
error = 0.00207
area = 2549
delay = 65.9
#gates = 1043
output circuit appNtk/c7552_39_0.00207_2549_65.9.blif
time = 898864872 us
--------------- round 40 ---------------
seed = 2336397996
maxLevel = 4
n877 is replaced by n789 with estimated error 0.00337
error = 0.00337
area = 2532
delay = 65.9
#gates = 1037
output circuit appNtk/c7552_40_0.00337_2532_65.9.blif
time = 915174224 us
--------------- round 41 ---------------
seed = 2159385986
maxLevel = 4
n833 is replaced by n699 with estimated error 0.00369
error = 0.00369
area = 2528
delay = 65.9
#gates = 1035
output circuit appNtk/c7552_41_0.00369_2528_65.9.blif
time = 931420771 us
--------------- round 42 ---------------
seed = 1741457818
maxLevel = 4
n834 is replaced by n698 with estimated error 0.00442
error = 0.00442
area = 2524
delay = 65.9
#gates = 1034
output circuit appNtk/c7552_42_0.00442_2524_65.9.blif
time = 947472680 us
--------------- round 43 ---------------
seed = 2443001647
maxLevel = 4
exceed error bound
