Analysis & Synthesis report for 8bitbrain
Mon Apr 12 21:52:51 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. User-Specified and Inferred Latches
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for wavegen:inst6|wavegen_save_bank:waveselect_bank|int_bank:mode_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated
 16. Source assignments for wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider
 17. Source assignments for wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider
 18. Source assignments for wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider
 19. Source assignments for wavegen:inst6|triangle:tri1|altsyncram:altsyncram_component|altsyncram_mtc1:auto_generated
 20. Source assignments for wavegen:inst6|triangle:tri2|altsyncram:altsyncram_component|altsyncram_mtc1:auto_generated
 21. Source assignments for wavegen:inst6|triangle:tri3|altsyncram:altsyncram_component|altsyncram_mtc1:auto_generated
 22. Source assignments for wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated
 23. Source assignments for wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated
 24. Source assignments for wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated
 25. Source assignments for wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated
 26. Source assignments for wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated
 27. Source assignments for wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated
 28. Source assignments for wavegen:inst6|lfosin:lfo1w|altsyncram:altsyncram_component|altsyncram_qq91:auto_generated
 29. Source assignments for wavegen:inst6|lfosin:lfo2w|altsyncram:altsyncram_component|altsyncram_qq91:auto_generated
 30. Source assignments for controller:inst1|keyrom:kr1|altsyncram:altsyncram_component|altsyncram_6k71:auto_generated
 31. Source assignments for controller:inst1|keyrom:kr2|altsyncram:altsyncram_component|altsyncram_6k71:auto_generated
 32. Source assignments for controller:inst1|keyrom:kr3|altsyncram:altsyncram_component|altsyncram_6k71:auto_generated
 33. Source assignments for controller:inst1|lpm_rom0:f1|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated
 34. Source assignments for controller:inst1|lpm_rom0:f2|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated
 35. Source assignments for controller:inst1|lpm_rom0:f3|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated
 36. Source assignments for controller:inst1|controller_save_bank:sv_bnk|int_bank:ch1_offset2_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated
 37. Source assignments for controller:inst1|controller_save_bank:sv_bnk|int_bank:ch1_offset3_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated
 38. Source assignments for controller:inst1|controller_save_bank:sv_bnk|int_bank:ch2_offset2_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated
 39. Source assignments for controller:inst1|controller_save_bank:sv_bnk|int_bank:ch2_offset3_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated
 40. Source assignments for controller:inst1|controller_save_bank:sv_bnk|int_bank:ch3_offset2_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated
 41. Source assignments for controller:inst1|controller_save_bank:sv_bnk|int_bank:ch3_offset3_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated
 42. Source assignments for controller:inst1|controller_save_bank:sv_bnk|int_bank:octave_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated
 43. Source assignments for controller:inst1|controller_save_bank:sv_bnk|int_bank:mode_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated
 44. Source assignments for controller:inst1|controller_save_bank:sv_bnk|threebytebank:tempo_bank|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated
 45. Source assignments for controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1
 46. Source assignments for controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 47. Source assignments for controller:inst1|dom7:seq2|altsyncram:altsyncram_component|altsyncram_nd91:auto_generated
 48. Source assignments for controller:inst1|pow:seq3|altsyncram:altsyncram_component|altsyncram_mc91:auto_generated
 49. Source assignments for modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:volbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated
 50. Source assignments for modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:attbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated
 51. Source assignments for modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:decbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated
 52. Source assignments for modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:susbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated
 53. Source assignments for modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:relbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated
 54. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body
 55. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst
 56. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nps3:auto_generated
 57. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter
 58. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter
 59. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter
 60. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter
 61. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr
 62. Source assignments for sld_hub:sld_hub_inst
 63. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg
 64. Parameter Settings for User Entity Instance: wavegen:inst6|wavegen_save_bank:waveselect_bank|int_bank:mode_bank|altsyncram:altsyncram_component
 65. Parameter Settings for User Entity Instance: wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component
 66. Parameter Settings for User Entity Instance: wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component
 67. Parameter Settings for User Entity Instance: wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component
 68. Parameter Settings for User Entity Instance: wavegen:inst6|triangle:tri1|altsyncram:altsyncram_component
 69. Parameter Settings for User Entity Instance: wavegen:inst6|triangle:tri2|altsyncram:altsyncram_component
 70. Parameter Settings for User Entity Instance: wavegen:inst6|triangle:tri3|altsyncram:altsyncram_component
 71. Parameter Settings for User Entity Instance: wavegen:inst6|square:sq1|altsyncram:altsyncram_component
 72. Parameter Settings for User Entity Instance: wavegen:inst6|square:sq2|altsyncram:altsyncram_component
 73. Parameter Settings for User Entity Instance: wavegen:inst6|square:sq3|altsyncram:altsyncram_component
 74. Parameter Settings for User Entity Instance: wavegen:inst6|sin:sn1|altsyncram:altsyncram_component
 75. Parameter Settings for User Entity Instance: wavegen:inst6|sin:sn2|altsyncram:altsyncram_component
 76. Parameter Settings for User Entity Instance: wavegen:inst6|sin:sn3|altsyncram:altsyncram_component
 77. Parameter Settings for User Entity Instance: wavegen:inst6|lfosin:lfo1w|altsyncram:altsyncram_component
 78. Parameter Settings for User Entity Instance: wavegen:inst6|lfosin:lfo2w|altsyncram:altsyncram_component
 79. Parameter Settings for User Entity Instance: wavegen:inst6|random:rand1
 80. Parameter Settings for User Entity Instance: wavegen:inst6|random:rand2
 81. Parameter Settings for User Entity Instance: wavegen:inst6|random:rand3
 82. Parameter Settings for User Entity Instance: controller:inst1|keyrom:kr1|altsyncram:altsyncram_component
 83. Parameter Settings for User Entity Instance: controller:inst1|keyrom:kr2|altsyncram:altsyncram_component
 84. Parameter Settings for User Entity Instance: controller:inst1|keyrom:kr3|altsyncram:altsyncram_component
 85. Parameter Settings for User Entity Instance: controller:inst1|lpm_rom0:f1|altsyncram:altsyncram_component
 86. Parameter Settings for User Entity Instance: controller:inst1|lpm_rom0:f2|altsyncram:altsyncram_component
 87. Parameter Settings for User Entity Instance: controller:inst1|lpm_rom0:f3|altsyncram:altsyncram_component
 88. Parameter Settings for User Entity Instance: controller:inst1|controller_save_bank:sv_bnk|int_bank:ch1_offset2_bank|altsyncram:altsyncram_component
 89. Parameter Settings for User Entity Instance: controller:inst1|controller_save_bank:sv_bnk|int_bank:ch1_offset3_bank|altsyncram:altsyncram_component
 90. Parameter Settings for User Entity Instance: controller:inst1|controller_save_bank:sv_bnk|int_bank:ch2_offset2_bank|altsyncram:altsyncram_component
 91. Parameter Settings for User Entity Instance: controller:inst1|controller_save_bank:sv_bnk|int_bank:ch2_offset3_bank|altsyncram:altsyncram_component
 92. Parameter Settings for User Entity Instance: controller:inst1|controller_save_bank:sv_bnk|int_bank:ch3_offset2_bank|altsyncram:altsyncram_component
 93. Parameter Settings for User Entity Instance: controller:inst1|controller_save_bank:sv_bnk|int_bank:ch3_offset3_bank|altsyncram:altsyncram_component
 94. Parameter Settings for User Entity Instance: controller:inst1|controller_save_bank:sv_bnk|int_bank:octave_bank|altsyncram:altsyncram_component
 95. Parameter Settings for User Entity Instance: controller:inst1|controller_save_bank:sv_bnk|int_bank:mode_bank|altsyncram:altsyncram_component
 96. Parameter Settings for User Entity Instance: controller:inst1|controller_save_bank:sv_bnk|threebytebank:tempo_bank|altsyncram:altsyncram_component
 97. Parameter Settings for User Entity Instance: controller:inst1|maj7:seq1|altsyncram:altsyncram_component
 98. Parameter Settings for User Entity Instance: controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2
 99. Parameter Settings for User Entity Instance: controller:inst1|dom7:seq2|altsyncram:altsyncram_component
100. Parameter Settings for User Entity Instance: controller:inst1|pow:seq3|altsyncram:altsyncram_component
101. Parameter Settings for User Entity Instance: debouncer:inst23
102. Parameter Settings for User Entity Instance: divider:inst24
103. Parameter Settings for User Entity Instance: debouncer:inst26
104. Parameter Settings for User Entity Instance: btn_reg:inst4
105. Parameter Settings for User Entity Instance: modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:volbank|altsyncram:altsyncram_component
106. Parameter Settings for User Entity Instance: modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:attbank|altsyncram:altsyncram_component
107. Parameter Settings for User Entity Instance: modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:decbank|altsyncram:altsyncram_component
108. Parameter Settings for User Entity Instance: modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:susbank|altsyncram:altsyncram_component
109. Parameter Settings for User Entity Instance: modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:relbank|altsyncram:altsyncram_component
110. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
111. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
112. Parameter Settings for Inferred Entity Instance: mixer:inst2|lpm_mult:Mult2
113. Parameter Settings for Inferred Entity Instance: mixer:inst2|lpm_mult:Mult1
114. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult8
115. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div8
116. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult6
117. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div6
118. Parameter Settings for Inferred Entity Instance: mixer:inst2|lpm_mult:Mult0
119. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult7
120. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div7
121. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult2
122. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div2
123. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult0
124. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div0
125. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult5
126. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div5
127. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult3
128. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div3
129. Parameter Settings for Inferred Entity Instance: wavegen:inst6|lfoaddrgen:addr_genlfo2|lpm_divide:Div0
130. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult1
131. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div1
132. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult4
133. Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div4
134. altsyncram Parameter Settings by Entity Instance
135. lpm_mult Parameter Settings by Entity Instance
136. Port Connectivity Checks: "modulator:inst3|modulator_save_bank:md_sv_bnk"
137. Port Connectivity Checks: "controller:inst1|controller_save_bank:sv_bnk|int_bank:mode_bank"
138. Port Connectivity Checks: "controller:inst1|controller_save_bank:sv_bnk|int_bank:octave_bank"
139. Port Connectivity Checks: "wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1"
140. Port Connectivity Checks: "wavegen:inst6|wavegen_save_bank:waveselect_bank|int_bank:mode_bank"
141. Port Connectivity Checks: "wavegen:inst6|wavegen_save_bank:waveselect_bank"
142. SignalTap II Logic Analyzer Settings
143. In-System Memory Content Editor Settings
144. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 12 21:52:51 2010        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; 8bitbrain                                    ;
; Top-level Entity Name              ; 8bitbrain                                    ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 7,003                                        ;
;     Total combinational functions  ; 6,475                                        ;
;     Dedicated logic registers      ; 1,506                                        ;
; Total registers                    ; 1506                                         ;
; Total pins                         ; 58                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 73,703                                       ;
; Embedded Multiplier 9-bit elements ; 24                                           ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C8T144C8        ;                    ;
; Top-level entity name                                        ; 8bitbrain          ; 8bitbrain          ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Disable OpenCore Plus hardware evaluation                    ; On                 ; Off                ;
; Optimization Technique                                       ; Area               ; Balanced           ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                 ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+
; controller.vhd                   ; yes             ; User VHDL File                     ; c:/workspace/8bitbrain/controller.vhd                                        ;
; 8bitbrain.bdf                    ; yes             ; User Block Diagram/Schematic File  ; c:/workspace/8bitbrain/8bitbrain.bdf                                         ;
; s2p.vhd                          ; yes             ; User VHDL File                     ; c:/workspace/8bitbrain/s2p.vhd                                               ;
; mixer.vhd                        ; yes             ; User VHDL File                     ; c:/workspace/8bitbrain/mixer.vhd                                             ;
; p2s.vhd                          ; yes             ; User VHDL File                     ; c:/workspace/8bitbrain/p2s.vhd                                               ;
; addrgen.vhd                      ; yes             ; User VHDL File                     ; c:/workspace/8bitbrain/addrgen.vhd                                           ;
; modulator.vhd                    ; yes             ; User VHDL File                     ; c:/workspace/8bitbrain/modulator.vhd                                         ;
; lpm_divide0.vhd                  ; yes             ; User Wizard-Generated File         ; c:/workspace/8bitbrain/lpm_divide0.vhd                                       ;
; brain_pkg.vhd                    ; yes             ; User VHDL File                     ; c:/workspace/8bitbrain/brain_pkg.vhd                                         ;
; btn_reg.vhd                      ; yes             ; User VHDL File                     ; c:/workspace/8bitbrain/btn_reg.vhd                                           ;
; maj7.vhd                         ; yes             ; User Wizard-Generated File         ; c:/workspace/8bitbrain/maj7.vhd                                              ;
; ../lab7/lab7.vhd                 ; yes             ; User VHDL File                     ; c:/workspace/lab7/lab7.vhd                                                   ;
; ../lab2/decoderdisplay.vhd       ; yes             ; User VHDL File                     ; c:/workspace/lab2/decoderdisplay.vhd                                         ;
; int_bank.vhd                     ; yes             ; User Wizard-Generated File         ; c:/workspace/8bitbrain/int_bank.vhd                                          ;
; lpm_rom0.vhd                     ; yes             ; User Wizard-Generated File         ; c:/workspace/8bitbrain/lpm_rom0.vhd                                          ;
; keyrom.vhd                       ; yes             ; User Wizard-Generated File         ; c:/workspace/8bitbrain/keyrom.vhd                                            ;
; wavegen.vhd                      ; yes             ; User VHDL File                     ; c:/workspace/8bitbrain/wavegen.vhd                                           ;
; square.vhd                       ; yes             ; User Wizard-Generated File         ; c:/workspace/8bitbrain/square.vhd                                            ;
; triangle.vhd                     ; yes             ; User Wizard-Generated File         ; c:/workspace/8bitbrain/triangle.vhd                                          ;
; bytebank.vhd                     ; yes             ; User Wizard-Generated File         ; c:/workspace/8bitbrain/bytebank.vhd                                          ;
; pow.vhd                          ; yes             ; User Wizard-Generated File         ; c:/workspace/8bitbrain/pow.vhd                                               ;
; dom7.vhd                         ; yes             ; User Wizard-Generated File         ; c:/workspace/8bitbrain/dom7.vhd                                              ;
; sin.vhd                          ; yes             ; User Wizard-Generated File         ; c:/workspace/8bitbrain/sin.vhd                                               ;
; lfosin.vhd                       ; yes             ; User Wizard-Generated File         ; c:/workspace/8bitbrain/lfosin.vhd                                            ;
; threebytebank.vhd                ; yes             ; User Wizard-Generated File         ; c:/workspace/8bitbrain/threebytebank.vhd                                     ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf               ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/stratix_ram_block.inc        ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.inc                  ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc               ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc                ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/a_rdenreg.inc                ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altrom.inc                   ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altram.inc                   ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.inc                 ;
; altqpram.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altqpram.inc                 ;
; db/altsyncram_sjc1.tdf           ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/altsyncram_sjc1.tdf                                ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_divide.tdf               ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/abs_divider.inc              ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/sign_div_unsign.inc          ;
; db/lpm_divide_bft.tdf            ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/lpm_divide_bft.tdf                                 ;
; db/sign_div_unsign_p8i.tdf       ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/sign_div_unsign_p8i.tdf                            ;
; db/alt_u_div_7nf.tdf             ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/alt_u_div_7nf.tdf                                  ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/add_sub_lkc.tdf                                    ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/add_sub_mkc.tdf                                    ;
; db/altsyncram_mtc1.tdf           ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/altsyncram_mtc1.tdf                                ;
; db/altsyncram_pra1.tdf           ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/altsyncram_pra1.tdf                                ;
; db/altsyncram_ld91.tdf           ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/altsyncram_ld91.tdf                                ;
; db/altsyncram_qq91.tdf           ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/altsyncram_qq91.tdf                                ;
; db/altsyncram_6k71.tdf           ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/altsyncram_6k71.tdf                                ;
; db/altsyncram_bj91.tdf           ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/altsyncram_bj91.tdf                                ;
; db/altsyncram_clc1.tdf           ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/altsyncram_clc1.tdf                                ;
; db/altsyncram_pec1.tdf           ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/altsyncram_pec1.tdf                                ;
; db/altsyncram_en82.tdf           ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/altsyncram_en82.tdf                                ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction             ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd          ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction             ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;
; db/altsyncram_nd91.tdf           ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/altsyncram_nd91.tdf                                ;
; db/altsyncram_mc91.tdf           ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/altsyncram_mc91.tdf                                ;
; db/altsyncram_ujc1.tdf           ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/altsyncram_ujc1.tdf                                ;
; sld_signaltap.vhd                ; yes             ; Encrypted Megafunction             ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_signaltap.vhd            ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction             ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_ela_control.vhd          ;
; LPM_SHIFTREG.tdf                 ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf             ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_constant.inc             ;
; dffeea.inc                       ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/dffeea.inc                   ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction             ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction             ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction             ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;
; db/altsyncram_nps3.tdf           ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/altsyncram_nps3.tdf                                ;
; altdpram.tdf                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf                 ;
; memmodes.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/others/maxplus2/memmodes.inc               ;
; a_hdffe.inc                      ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/a_hdffe.inc                  ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;
; altsyncram.inc                   ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.inc               ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf                  ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.inc                   ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/bypassff.inc                 ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.inc                 ;
; db/mux_aoc.tdf                   ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/mux_aoc.tdf                                        ;
; lpm_decode.tdf                   ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.tdf               ;
; declut.inc                       ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/declut.inc                   ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_compare.inc              ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/decode_rqf.tdf                                     ;
; LPM_COUNTER.tdf                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/LPM_COUNTER.tdf              ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.inc              ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/cmpconst.inc                 ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_synch_counter.inc        ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_synch_counter_f.inc      ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.inc        ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;
; db/cntr_vbi.tdf                  ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/cntr_vbi.tdf                                       ;
; db/cmpr_9cc.tdf                  ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/cmpr_9cc.tdf                                       ;
; db/cntr_02j.tdf                  ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/cntr_02j.tdf                                       ;
; db/cntr_sbi.tdf                  ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/cntr_sbi.tdf                                       ;
; db/cmpr_8cc.tdf                  ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/cmpr_8cc.tdf                                       ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/cntr_gui.tdf                                       ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/cmpr_5cc.tdf                                       ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction             ; c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd                  ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mult.tdf                 ;
; multcore.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/multcore.inc                 ;
; db/mult_vu01.tdf                 ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/mult_vu01.tdf                                      ;
; db/mult_pt01.tdf                 ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/mult_pt01.tdf                                      ;
; db/lpm_divide_bem.tdf            ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/lpm_divide_bem.tdf                                 ;
; db/sign_div_unsign_llh.tdf       ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/sign_div_unsign_llh.tdf                            ;
; db/alt_u_div_g2f.tdf             ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/alt_u_div_g2f.tdf                                  ;
; db/mult_it01.tdf                 ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/mult_it01.tdf                                      ;
; db/mult_tu01.tdf                 ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/mult_tu01.tdf                                      ;
; db/lpm_divide_dem.tdf            ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/lpm_divide_dem.tdf                                 ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/sign_div_unsign_nlh.tdf                            ;
; db/alt_u_div_k2f.tdf             ; yes             ; Auto-Generated Megafunction        ; c:/workspace/8bitbrain/db/alt_u_div_k2f.tdf                                  ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 7,003 ;
;                                             ;       ;
; Total combinational functions               ; 6475  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1589  ;
;     -- 3 input functions                    ; 3548  ;
;     -- <=2 input functions                  ; 1338  ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 3890  ;
;     -- arithmetic mode                      ; 2585  ;
;                                             ;       ;
; Total registers                             ; 1506  ;
;     -- Dedicated logic registers            ; 1506  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 58    ;
; Total memory bits                           ; 73703 ;
; Embedded Multiplier 9-bit elements          ; 24    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1430  ;
; Total fan-out                               ; 26830 ;
; Average fan-out                             ; 3.20  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                      ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |8bitbrain                                                                                           ; 6475 (2)          ; 1506 (0)     ; 73703       ; 24           ; 0       ; 12        ; 58   ; 0            ; |8bitbrain                                                                                                                                                                                                                                                                                               ; work         ;
;    |btn_reg:inst4|                                                                                   ; 89 (89)           ; 105 (105)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|btn_reg:inst4                                                                                                                                                                                                                                                                                 ; work         ;
;    |controller:inst1|                                                                                ; 1221 (1166)       ; 320 (283)    ; 12431       ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1                                                                                                                                                                                                                                                                              ; work         ;
;       |controller_save_bank:sv_bnk|                                                                  ; 2 (2)             ; 3 (3)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk                                                                                                                                                                                                                                                  ; work         ;
;          |int_bank:ch1_offset2_bank|                                                                 ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch1_offset2_bank                                                                                                                                                                                                                        ; work         ;
;             |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch1_offset2_bank|altsyncram:altsyncram_component                                                                                                                                                                                        ; work         ;
;                |altsyncram_sjc1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch1_offset2_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated                                                                                                                                                         ; work         ;
;          |int_bank:ch1_offset3_bank|                                                                 ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch1_offset3_bank                                                                                                                                                                                                                        ; work         ;
;             |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch1_offset3_bank|altsyncram:altsyncram_component                                                                                                                                                                                        ; work         ;
;                |altsyncram_sjc1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch1_offset3_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated                                                                                                                                                         ; work         ;
;          |int_bank:ch2_offset2_bank|                                                                 ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch2_offset2_bank                                                                                                                                                                                                                        ; work         ;
;             |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch2_offset2_bank|altsyncram:altsyncram_component                                                                                                                                                                                        ; work         ;
;                |altsyncram_sjc1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch2_offset2_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated                                                                                                                                                         ; work         ;
;          |int_bank:ch2_offset3_bank|                                                                 ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch2_offset3_bank                                                                                                                                                                                                                        ; work         ;
;             |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch2_offset3_bank|altsyncram:altsyncram_component                                                                                                                                                                                        ; work         ;
;                |altsyncram_sjc1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch2_offset3_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated                                                                                                                                                         ; work         ;
;          |int_bank:ch3_offset2_bank|                                                                 ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch3_offset2_bank                                                                                                                                                                                                                        ; work         ;
;             |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch3_offset2_bank|altsyncram:altsyncram_component                                                                                                                                                                                        ; work         ;
;                |altsyncram_sjc1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch3_offset2_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated                                                                                                                                                         ; work         ;
;          |int_bank:ch3_offset3_bank|                                                                 ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch3_offset3_bank                                                                                                                                                                                                                        ; work         ;
;             |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch3_offset3_bank|altsyncram:altsyncram_component                                                                                                                                                                                        ; work         ;
;                |altsyncram_sjc1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:ch3_offset3_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated                                                                                                                                                         ; work         ;
;          |int_bank:mode_bank|                                                                        ; 0 (0)             ; 0 (0)        ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:mode_bank                                                                                                                                                                                                                               ; work         ;
;             |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:mode_bank|altsyncram:altsyncram_component                                                                                                                                                                                               ; work         ;
;                |altsyncram_sjc1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:mode_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated                                                                                                                                                                ; work         ;
;          |int_bank:octave_bank|                                                                      ; 0 (0)             ; 0 (0)        ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:octave_bank                                                                                                                                                                                                                             ; work         ;
;             |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:octave_bank|altsyncram:altsyncram_component                                                                                                                                                                                             ; work         ;
;                |altsyncram_sjc1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|int_bank:octave_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated                                                                                                                                                              ; work         ;
;          |threebytebank:tempo_bank|                                                                  ; 0 (0)             ; 0 (0)        ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|threebytebank:tempo_bank                                                                                                                                                                                                                         ; work         ;
;             |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|threebytebank:tempo_bank|altsyncram:altsyncram_component                                                                                                                                                                                         ; work         ;
;                |altsyncram_clc1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|controller_save_bank:sv_bnk|threebytebank:tempo_bank|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated                                                                                                                                                          ; work         ;
;       |dom7:seq2|                                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|dom7:seq2                                                                                                                                                                                                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|dom7:seq2|altsyncram:altsyncram_component                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram_nd91:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|dom7:seq2|altsyncram:altsyncram_component|altsyncram_nd91:auto_generated                                                                                                                                                                                                     ; work         ;
;       |keyrom:kr1|                                                                                   ; 0 (0)             ; 0 (0)        ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|keyrom:kr1                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|keyrom:kr1|altsyncram:altsyncram_component                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_6k71:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|keyrom:kr1|altsyncram:altsyncram_component|altsyncram_6k71:auto_generated                                                                                                                                                                                                    ; work         ;
;       |keyrom:kr2|                                                                                   ; 0 (0)             ; 0 (0)        ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|keyrom:kr2                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|keyrom:kr2|altsyncram:altsyncram_component                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_6k71:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|keyrom:kr2|altsyncram:altsyncram_component|altsyncram_6k71:auto_generated                                                                                                                                                                                                    ; work         ;
;       |keyrom:kr3|                                                                                   ; 0 (0)             ; 0 (0)        ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|keyrom:kr3                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|keyrom:kr3|altsyncram:altsyncram_component                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_6k71:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|keyrom:kr3|altsyncram:altsyncram_component|altsyncram_6k71:auto_generated                                                                                                                                                                                                    ; work         ;
;       |lpm_rom0:f1|                                                                                  ; 0 (0)             ; 0 (0)        ; 1157        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|lpm_rom0:f1                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 1157        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|lpm_rom0:f1|altsyncram:altsyncram_component                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram_bj91:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1157        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|lpm_rom0:f1|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated                                                                                                                                                                                                   ; work         ;
;       |lpm_rom0:f2|                                                                                  ; 0 (0)             ; 0 (0)        ; 1157        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|lpm_rom0:f2                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 1157        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|lpm_rom0:f2|altsyncram:altsyncram_component                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram_bj91:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1157        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|lpm_rom0:f2|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated                                                                                                                                                                                                   ; work         ;
;       |lpm_rom0:f3|                                                                                  ; 0 (0)             ; 0 (0)        ; 1157        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|lpm_rom0:f3                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 1157        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|lpm_rom0:f3|altsyncram:altsyncram_component                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram_bj91:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1157        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|lpm_rom0:f3|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated                                                                                                                                                                                                   ; work         ;
;       |maj7:seq1|                                                                                    ; 53 (0)            ; 34 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|maj7:seq1                                                                                                                                                                                                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 53 (0)            ; 34 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|maj7:seq1|altsyncram:altsyncram_component                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram_pec1:auto_generated|                                                         ; 53 (0)            ; 34 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated                                                                                                                                                                                                     ; work         ;
;                |altsyncram_en82:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1                                                                                                                                                                         ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                           ; 53 (33)           ; 34 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                           ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                               ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                        ; work         ;
;       |pow:seq3|                                                                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|pow:seq3                                                                                                                                                                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|pow:seq3|altsyncram:altsyncram_component                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram_mc91:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|controller:inst1|pow:seq3|altsyncram:altsyncram_component|altsyncram_mc91:auto_generated                                                                                                                                                                                                      ; work         ;
;    |debouncer:inst23|                                                                                ; 5 (5)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|debouncer:inst23                                                                                                                                                                                                                                                                              ; work         ;
;    |debouncer:inst26|                                                                                ; 5 (5)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|debouncer:inst26                                                                                                                                                                                                                                                                              ; work         ;
;    |decoderdisplay:inst27|                                                                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|decoderdisplay:inst27                                                                                                                                                                                                                                                                         ; work         ;
;    |decoderdisplay:inst31|                                                                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|decoderdisplay:inst31                                                                                                                                                                                                                                                                         ; work         ;
;    |divider:inst24|                                                                                  ; 13 (13)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|divider:inst24                                                                                                                                                                                                                                                                                ; work         ;
;    |mixer:inst2|                                                                                     ; 99 (99)           ; 28 (28)      ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |8bitbrain|mixer:inst2                                                                                                                                                                                                                                                                                   ; work         ;
;       |lpm_mult:Mult0|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|mixer:inst2|lpm_mult:Mult0                                                                                                                                                                                                                                                                    ; work         ;
;          |mult_tu01:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|mixer:inst2|lpm_mult:Mult0|mult_tu01:auto_generated                                                                                                                                                                                                                                           ; work         ;
;       |lpm_mult:Mult1|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|mixer:inst2|lpm_mult:Mult1                                                                                                                                                                                                                                                                    ; work         ;
;          |mult_vu01:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|mixer:inst2|lpm_mult:Mult1|mult_vu01:auto_generated                                                                                                                                                                                                                                           ; work         ;
;       |lpm_mult:Mult2|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|mixer:inst2|lpm_mult:Mult2                                                                                                                                                                                                                                                                    ; work         ;
;          |mult_vu01:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|mixer:inst2|lpm_mult:Mult2|mult_vu01:auto_generated                                                                                                                                                                                                                                           ; work         ;
;    |modulator:inst3|                                                                                 ; 3052 (471)        ; 154 (151)    ; 192         ; 18           ; 0       ; 9         ; 0    ; 0            ; |8bitbrain|modulator:inst3                                                                                                                                                                                                                                                                               ; work         ;
;       |lpm_divide:Div0|                                                                              ; 282 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div0                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_bem:auto_generated|                                                             ; 282 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div0|lpm_divide_bem:auto_generated                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_llh:divider|                                                            ; 282 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div0|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_g2f:divider|                                                               ; 282 (281)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div0|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider                                                                                                                                                                               ; work         ;
;                   |add_sub_mkc:add_sub_1|                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div0|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_mkc:add_sub_1                                                                                                                                                         ; work         ;
;       |lpm_divide:Div1|                                                                              ; 305 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div1                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_bem:auto_generated|                                                             ; 305 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_llh:divider|                                                            ; 305 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_g2f:divider|                                                               ; 305 (305)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div1|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider                                                                                                                                                                               ; work         ;
;       |lpm_divide:Div2|                                                                              ; 276 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div2                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_bem:auto_generated|                                                             ; 276 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div2|lpm_divide_bem:auto_generated                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_llh:divider|                                                            ; 276 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div2|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_g2f:divider|                                                               ; 276 (276)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div2|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider                                                                                                                                                                               ; work         ;
;       |lpm_divide:Div3|                                                                              ; 283 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div3                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_bem:auto_generated|                                                             ; 283 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div3|lpm_divide_bem:auto_generated                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_llh:divider|                                                            ; 283 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div3|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_g2f:divider|                                                               ; 283 (282)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div3|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider                                                                                                                                                                               ; work         ;
;                   |add_sub_mkc:add_sub_1|                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div3|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_mkc:add_sub_1                                                                                                                                                         ; work         ;
;       |lpm_divide:Div4|                                                                              ; 300 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div4                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_bem:auto_generated|                                                             ; 300 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_llh:divider|                                                            ; 300 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_g2f:divider|                                                               ; 300 (300)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider                                                                                                                                                                               ; work         ;
;       |lpm_divide:Div5|                                                                              ; 279 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div5                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_bem:auto_generated|                                                             ; 279 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div5|lpm_divide_bem:auto_generated                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_llh:divider|                                                            ; 279 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div5|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_g2f:divider|                                                               ; 279 (279)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div5|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider                                                                                                                                                                               ; work         ;
;       |lpm_divide:Div6|                                                                              ; 281 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div6                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_bem:auto_generated|                                                             ; 281 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div6|lpm_divide_bem:auto_generated                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_llh:divider|                                                            ; 281 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div6|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_g2f:divider|                                                               ; 281 (280)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div6|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider                                                                                                                                                                               ; work         ;
;                   |add_sub_mkc:add_sub_1|                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div6|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_mkc:add_sub_1                                                                                                                                                         ; work         ;
;       |lpm_divide:Div7|                                                                              ; 299 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div7                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_bem:auto_generated|                                                             ; 299 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_llh:divider|                                                            ; 299 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_g2f:divider|                                                               ; 299 (299)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div7|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider                                                                                                                                                                               ; work         ;
;       |lpm_divide:Div8|                                                                              ; 276 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div8                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_bem:auto_generated|                                                             ; 276 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_llh:divider|                                                            ; 276 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_g2f:divider|                                                               ; 276 (276)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider                                                                                                                                                                               ; work         ;
;       |lpm_mult:Mult0|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult0                                                                                                                                                                                                                                                                ; work         ;
;          |mult_it01:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult0|mult_it01:auto_generated                                                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult1|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult1                                                                                                                                                                                                                                                                ; work         ;
;          |mult_pt01:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult1|mult_pt01:auto_generated                                                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult2|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult2                                                                                                                                                                                                                                                                ; work         ;
;          |mult_pt01:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult2|mult_pt01:auto_generated                                                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult3|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult3                                                                                                                                                                                                                                                                ; work         ;
;          |mult_it01:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult3|mult_it01:auto_generated                                                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult4|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult4                                                                                                                                                                                                                                                                ; work         ;
;          |mult_pt01:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult4|mult_pt01:auto_generated                                                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult5|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult5                                                                                                                                                                                                                                                                ; work         ;
;          |mult_pt01:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult5|mult_pt01:auto_generated                                                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult6|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult6                                                                                                                                                                                                                                                                ; work         ;
;          |mult_it01:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult6|mult_it01:auto_generated                                                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult7|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult7                                                                                                                                                                                                                                                                ; work         ;
;          |mult_pt01:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult7|mult_pt01:auto_generated                                                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult8|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult8                                                                                                                                                                                                                                                                ; work         ;
;          |mult_pt01:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |8bitbrain|modulator:inst3|lpm_mult:Mult8|mult_pt01:auto_generated                                                                                                                                                                                                                                       ; work         ;
;       |modulator_save_bank:md_sv_bnk|                                                                ; 0 (0)             ; 3 (3)        ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk                                                                                                                                                                                                                                                 ; work         ;
;          |bytebank:attbank|                                                                          ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:attbank                                                                                                                                                                                                                                ; work         ;
;             |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:attbank|altsyncram:altsyncram_component                                                                                                                                                                                                ; work         ;
;                |altsyncram_ujc1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:attbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated                                                                                                                                                                 ; work         ;
;          |bytebank:decbank|                                                                          ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:decbank                                                                                                                                                                                                                                ; work         ;
;             |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:decbank|altsyncram:altsyncram_component                                                                                                                                                                                                ; work         ;
;                |altsyncram_ujc1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:decbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated                                                                                                                                                                 ; work         ;
;          |bytebank:relbank|                                                                          ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:relbank                                                                                                                                                                                                                                ; work         ;
;             |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:relbank|altsyncram:altsyncram_component                                                                                                                                                                                                ; work         ;
;                |altsyncram_ujc1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:relbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated                                                                                                                                                                 ; work         ;
;    |p2s:inst5|                                                                                       ; 28 (28)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|p2s:inst5                                                                                                                                                                                                                                                                                     ; work         ;
;    |s2p:inst|                                                                                        ; 50 (50)           ; 102 (102)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|s2p:inst                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:sld_hub_inst|                                                                            ; 126 (89)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_hub:sld_hub_inst                                                                                                                                                                                                                                                                          ; work         ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                  ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 16 (16)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 244 (0)           ; 379 (0)      ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 244 (10)          ; 379 (93)     ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ; work         ;
;             |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                        ; work         ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;             |altsyncram_nps3:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nps3:auto_generated                                                                                                                                           ; work         ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;          |lpm_shiftreg:status_register|                                                              ; 19 (19)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 61 (61)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;          |sld_ela_control:ela_control|                                                               ; 41 (1)            ; 100 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 34 (0)            ; 84 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 34 (0)            ; 33 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 6 (6)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 79 (9)            ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                |cntr_vbi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vbi:auto_generated                                                       ; work         ;
;             |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                ; work         ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                |cntr_sbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                      ; work         ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ; work         ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |wavegen:inst6|                                                                                   ; 1527 (143)        ; 284 (47)     ; 58904       ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6                                                                                                                                                                                                                                                                                 ; work         ;
;       |addrgen:addr_gen1|                                                                            ; 389 (54)          ; 63 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|addrgen:addr_gen1                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide0:div1|                                                                          ; 335 (0)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1                                                                                                                                                                                                                                              ; work         ;
;             |lpm_divide:lpm_divide_component|                                                        ; 335 (0)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component                                                                                                                                                                                                              ; work         ;
;                |lpm_divide_bft:auto_generated|                                                       ; 335 (0)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated                                                                                                                                                                                ; work         ;
;                   |sign_div_unsign_p8i:divider|                                                      ; 335 (0)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider                                                                                                                                                    ; work         ;
;                      |alt_u_div_7nf:divider|                                                         ; 335 (335)         ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider                                                                                                                              ; work         ;
;       |addrgen:addr_gen2|                                                                            ; 389 (54)          ; 63 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|addrgen:addr_gen2                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide0:div1|                                                                          ; 335 (0)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1                                                                                                                                                                                                                                              ; work         ;
;             |lpm_divide:lpm_divide_component|                                                        ; 335 (0)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component                                                                                                                                                                                                              ; work         ;
;                |lpm_divide_bft:auto_generated|                                                       ; 335 (0)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated                                                                                                                                                                                ; work         ;
;                   |sign_div_unsign_p8i:divider|                                                      ; 335 (0)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider                                                                                                                                                    ; work         ;
;                      |alt_u_div_7nf:divider|                                                         ; 335 (335)         ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider                                                                                                                              ; work         ;
;       |addrgen:addr_gen3|                                                                            ; 389 (54)          ; 63 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|addrgen:addr_gen3                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide0:div1|                                                                          ; 335 (0)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1                                                                                                                                                                                                                                              ; work         ;
;             |lpm_divide:lpm_divide_component|                                                        ; 335 (0)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component                                                                                                                                                                                                              ; work         ;
;                |lpm_divide_bft:auto_generated|                                                       ; 335 (0)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated                                                                                                                                                                                ; work         ;
;                   |sign_div_unsign_p8i:divider|                                                      ; 335 (0)           ; 31 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider                                                                                                                                                    ; work         ;
;                      |alt_u_div_7nf:divider|                                                         ; 335 (335)         ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider                                                                                                                              ; work         ;
;       |lfoaddrgen:addr_genlfo2|                                                                      ; 214 (42)          ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|lfoaddrgen:addr_genlfo2                                                                                                                                                                                                                                                         ; work         ;
;          |lpm_divide:Div0|                                                                           ; 172 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|lfoaddrgen:addr_genlfo2|lpm_divide:Div0                                                                                                                                                                                                                                         ; work         ;
;             |lpm_divide_dem:auto_generated|                                                          ; 172 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|lfoaddrgen:addr_genlfo2|lpm_divide:Div0|lpm_divide_dem:auto_generated                                                                                                                                                                                                           ; work         ;
;                |sign_div_unsign_nlh:divider|                                                         ; 172 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|lfoaddrgen:addr_genlfo2|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                               ; work         ;
;                   |alt_u_div_k2f:divider|                                                            ; 172 (172)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|lfoaddrgen:addr_genlfo2|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_k2f:divider                                                                                                                                                         ; work         ;
;       |lfosin:lfo2w|                                                                                 ; 0 (0)             ; 0 (0)        ; 45056       ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|lfosin:lfo2w                                                                                                                                                                                                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 45056       ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|lfosin:lfo2w|altsyncram:altsyncram_component                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram_qq91:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 45056       ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|lfosin:lfo2w|altsyncram:altsyncram_component|altsyncram_qq91:auto_generated                                                                                                                                                                                                     ; work         ;
;       |random:rand1|                                                                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|random:rand1                                                                                                                                                                                                                                                                    ; work         ;
;       |random:rand3|                                                                                 ; 1 (1)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|random:rand3                                                                                                                                                                                                                                                                    ; work         ;
;       |sin:sn1|                                                                                      ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|sin:sn1                                                                                                                                                                                                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|sin:sn1|altsyncram:altsyncram_component                                                                                                                                                                                                                                         ; work         ;
;             |altsyncram_ld91:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated                                                                                                                                                                                                          ; work         ;
;       |sin:sn2|                                                                                      ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|sin:sn2                                                                                                                                                                                                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|sin:sn2|altsyncram:altsyncram_component                                                                                                                                                                                                                                         ; work         ;
;             |altsyncram_ld91:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated                                                                                                                                                                                                          ; work         ;
;       |sin:sn3|                                                                                      ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|sin:sn3                                                                                                                                                                                                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|sin:sn3|altsyncram:altsyncram_component                                                                                                                                                                                                                                         ; work         ;
;             |altsyncram_ld91:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated                                                                                                                                                                                                          ; work         ;
;       |square:sq1|                                                                                   ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|square:sq1                                                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|square:sq1|altsyncram:altsyncram_component                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram_pra1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated                                                                                                                                                                                                       ; work         ;
;       |square:sq2|                                                                                   ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|square:sq2                                                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|square:sq2|altsyncram:altsyncram_component                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram_pra1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated                                                                                                                                                                                                       ; work         ;
;       |square:sq3|                                                                                   ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|square:sq3                                                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|square:sq3|altsyncram:altsyncram_component                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram_pra1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated                                                                                                                                                                                                       ; work         ;
;       |triangle:tri1|                                                                                ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|triangle:tri1                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|triangle:tri1|altsyncram:altsyncram_component                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_mtc1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|triangle:tri1|altsyncram:altsyncram_component|altsyncram_mtc1:auto_generated                                                                                                                                                                                                    ; work         ;
;       |triangle:tri2|                                                                                ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|triangle:tri2                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|triangle:tri2|altsyncram:altsyncram_component                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_mtc1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|triangle:tri2|altsyncram:altsyncram_component|altsyncram_mtc1:auto_generated                                                                                                                                                                                                    ; work         ;
;       |triangle:tri3|                                                                                ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|triangle:tri3                                                                                                                                                                                                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|triangle:tri3|altsyncram:altsyncram_component                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_mtc1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|triangle:tri3|altsyncram:altsyncram_component|altsyncram_mtc1:auto_generated                                                                                                                                                                                                    ; work         ;
;       |wavegen_save_bank:waveselect_bank|                                                            ; 1 (1)             ; 0 (0)        ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|wavegen_save_bank:waveselect_bank                                                                                                                                                                                                                                               ; work         ;
;          |int_bank:mode_bank|                                                                        ; 0 (0)             ; 0 (0)        ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|wavegen_save_bank:waveselect_bank|int_bank:mode_bank                                                                                                                                                                                                                            ; work         ;
;             |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|wavegen_save_bank:waveselect_bank|int_bank:mode_bank|altsyncram:altsyncram_component                                                                                                                                                                                            ; work         ;
;                |altsyncram_sjc1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |8bitbrain|wavegen:inst6|wavegen_save_bank:waveselect_bank|int_bank:mode_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated                                                                                                                                                             ; work         ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+
; Name                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+
; controller:inst1|controller_save_bank:sv_bnk|int_bank:ch1_offset2_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated|ALTSYNCRAM               ; M4K  ; Single Port      ; 8            ; 6            ; --           ; --           ; 48    ; None         ;
; controller:inst1|controller_save_bank:sv_bnk|int_bank:ch1_offset3_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated|ALTSYNCRAM               ; M4K  ; Single Port      ; 8            ; 6            ; --           ; --           ; 48    ; None         ;
; controller:inst1|controller_save_bank:sv_bnk|int_bank:ch2_offset2_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated|ALTSYNCRAM               ; M4K  ; Single Port      ; 8            ; 6            ; --           ; --           ; 48    ; None         ;
; controller:inst1|controller_save_bank:sv_bnk|int_bank:ch2_offset3_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated|ALTSYNCRAM               ; M4K  ; Single Port      ; 8            ; 6            ; --           ; --           ; 48    ; None         ;
; controller:inst1|controller_save_bank:sv_bnk|int_bank:ch3_offset2_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated|ALTSYNCRAM               ; M4K  ; Single Port      ; 8            ; 6            ; --           ; --           ; 48    ; None         ;
; controller:inst1|controller_save_bank:sv_bnk|int_bank:ch3_offset3_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated|ALTSYNCRAM               ; M4K  ; Single Port      ; 8            ; 6            ; --           ; --           ; 48    ; None         ;
; controller:inst1|controller_save_bank:sv_bnk|int_bank:mode_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated|ALTSYNCRAM                      ; M4K  ; Single Port      ; 8            ; 6            ; --           ; --           ; 48    ; None         ;
; controller:inst1|controller_save_bank:sv_bnk|int_bank:octave_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated|ALTSYNCRAM                    ; M4K  ; Single Port      ; 8            ; 6            ; --           ; --           ; 48    ; None         ;
; controller:inst1|controller_save_bank:sv_bnk|threebytebank:tempo_bank|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ALTSYNCRAM                ; M4K  ; Single Port      ; 8            ; 24           ; --           ; --           ; 192   ; None         ;
; controller:inst1|dom7:seq2|altsyncram:altsyncram_component|altsyncram_nd91:auto_generated|ALTSYNCRAM                                                           ; M4K  ; ROM              ; 128          ; 8            ; --           ; --           ; 1024  ; dom7.mif     ;
; controller:inst1|keyrom:kr1|altsyncram:altsyncram_component|altsyncram_6k71:auto_generated|ALTSYNCRAM                                                          ; AUTO ; ROM              ; 256          ; 7            ; --           ; --           ; 1792  ; keys.mif     ;
; controller:inst1|keyrom:kr2|altsyncram:altsyncram_component|altsyncram_6k71:auto_generated|ALTSYNCRAM                                                          ; AUTO ; ROM              ; 256          ; 7            ; --           ; --           ; 1792  ; keys.mif     ;
; controller:inst1|keyrom:kr3|altsyncram:altsyncram_component|altsyncram_6k71:auto_generated|ALTSYNCRAM                                                          ; AUTO ; ROM              ; 256          ; 7            ; --           ; --           ; 1792  ; keys.mif     ;
; controller:inst1|lpm_rom0:f1|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ALTSYNCRAM                                                         ; M4K  ; ROM              ; 89           ; 13           ; --           ; --           ; 1157  ; notes.mif    ;
; controller:inst1|lpm_rom0:f2|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ALTSYNCRAM                                                         ; M4K  ; ROM              ; 89           ; 13           ; --           ; --           ; 1157  ; notes.mif    ;
; controller:inst1|lpm_rom0:f3|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ALTSYNCRAM                                                         ; M4K  ; ROM              ; 89           ; 13           ; --           ; --           ; 1157  ; notes.mif    ;
; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ALTSYNCRAM                               ; AUTO ; True Dual Port   ; 128          ; 8            ; 128          ; 8            ; 1024  ; maj7.mif     ;
; controller:inst1|pow:seq3|altsyncram:altsyncram_component|altsyncram_mc91:auto_generated|ALTSYNCRAM                                                            ; M4K  ; ROM              ; 128          ; 8            ; --           ; --           ; 1024  ; pow.mif      ;
; modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:attbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated|ALTSYNCRAM                       ; M4K  ; Single Port      ; 8            ; 8            ; --           ; --           ; 64    ; None         ;
; modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:decbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated|ALTSYNCRAM                       ; M4K  ; Single Port      ; 8            ; 8            ; --           ; --           ; 64    ; None         ;
; modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:relbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated|ALTSYNCRAM                       ; M4K  ; Single Port      ; 8            ; 8            ; --           ; --           ; 64    ; None         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nps3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 17           ; 128          ; 17           ; 2176  ; None         ;
; wavegen:inst6|lfosin:lfo2w|altsyncram:altsyncram_component|altsyncram_qq91:auto_generated|ALTSYNCRAM                                                           ; M4K  ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152 ; lfosin.mif   ;
; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ALTSYNCRAM                                                                ; M4K  ; ROM              ; 128          ; 12           ; --           ; --           ; 1536  ; sin.mif      ;
; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ALTSYNCRAM                                                                ; M4K  ; ROM              ; 128          ; 12           ; --           ; --           ; 1536  ; sin.mif      ;
; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ALTSYNCRAM                                                                ; M4K  ; ROM              ; 128          ; 12           ; --           ; --           ; 1536  ; sin.mif      ;
; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; ROM              ; 128          ; 12           ; --           ; --           ; 1536  ; square.mif   ;
; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; ROM              ; 128          ; 12           ; --           ; --           ; 1536  ; square.mif   ;
; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; ROM              ; 128          ; 12           ; --           ; --           ; 1536  ; square.mif   ;
; wavegen:inst6|triangle:tri1|altsyncram:altsyncram_component|altsyncram_mtc1:auto_generated|ALTSYNCRAM                                                          ; M4K  ; ROM              ; 128          ; 12           ; --           ; --           ; 1536  ; triangle.mif ;
; wavegen:inst6|triangle:tri2|altsyncram:altsyncram_component|altsyncram_mtc1:auto_generated|ALTSYNCRAM                                                          ; M4K  ; ROM              ; 128          ; 12           ; --           ; --           ; 1536  ; triangle.mif ;
; wavegen:inst6|triangle:tri3|altsyncram:altsyncram_component|altsyncram_mtc1:auto_generated|ALTSYNCRAM                                                          ; M4K  ; ROM              ; 128          ; 12           ; --           ; --           ; 1536  ; triangle.mif ;
; wavegen:inst6|wavegen_save_bank:waveselect_bank|int_bank:mode_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated|ALTSYNCRAM                   ; M4K  ; Single Port      ; 8            ; 6            ; --           ; --           ; 48    ; None         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 12          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 24          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 12          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                       ;
+-----------------------------------------------------+----------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal        ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------+------------------------+
; wavegen:inst6|wave1[4]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave1[5]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave1[3]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave1[2]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave1[1]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave1[11]                             ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave1[10]                             ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave1[9]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave1[8]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave1[7]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave1[6]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave2[4]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave2[5]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave2[3]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave2[2]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave2[1]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave2[11]                             ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave2[10]                             ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave2[9]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave2[8]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave2[7]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave2[6]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave3[4]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave3[5]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave3[3]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave3[2]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave3[1]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave3[11]                             ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave3[10]                             ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave3[9]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave3[8]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave3[7]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave3[6]                              ; controller:inst1|drum_mode ; yes                    ;
; controller:inst1|diff_btn_vec[0]                    ; controller:inst1|Equal13   ; yes                    ;
; controller:inst1|diff_btn_vec[1]                    ; controller:inst1|Equal13   ; yes                    ;
; controller:inst1|diff_btn_vec[6]                    ; controller:inst1|Equal13   ; yes                    ;
; controller:inst1|diff_btn_vec[5]                    ; controller:inst1|Equal13   ; yes                    ;
; controller:inst1|diff_btn_vec[3]                    ; controller:inst1|Equal13   ; yes                    ;
; controller:inst1|diff_btn_vec[4]                    ; controller:inst1|Equal13   ; yes                    ;
; controller:inst1|diff_btn_vec[2]                    ; controller:inst1|Equal13   ; yes                    ;
; wavegen:inst6|wave1[0]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave2[0]                              ; controller:inst1|drum_mode ; yes                    ;
; wavegen:inst6|wave3[0]                              ; controller:inst1|drum_mode ; yes                    ;
; Number of user-specified and inferred latches = 43  ;                            ;                        ;
+-----------------------------------------------------+----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+
; Logic Cell Name                                                                                                                                                          ;    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|op_15~0 ;    ;
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|op_15~1 ;    ;
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|op_15~2 ;    ;
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|op_15~3 ;    ;
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|op_15~4 ;    ;
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|op_15~5 ;    ;
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|op_15~6 ;    ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|op_15~0 ;    ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|op_15~1 ;    ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|op_15~2 ;    ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|op_15~3 ;    ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|op_15~4 ;    ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|op_15~5 ;    ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|op_15~6 ;    ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|op_15~0 ;    ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|op_15~1 ;    ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|op_15~2 ;    ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|op_15~3 ;    ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|op_15~4 ;    ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|op_15~5 ;    ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|op_15~6 ;    ;
; Number of logic cells representing combinational loops                                                                                                                   ; 21 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                       ; Reason for Removal                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; controller:inst1|accumulator_ctr_end[0..2]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; wavegen:inst6|lfo2v[7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; wavegen:inst6|lfo1v[7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFNumerator[7..8]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFNumerator[6]                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFNumerator[4..5]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFNumerator[3]                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFNumerator[0..2]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFNumerator[7..8]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFNumerator[6]                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFNumerator[4..5]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFNumerator[3]                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFNumerator[0..2]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFNumerator[7..8]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFNumerator[6]                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFNumerator[4..5]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFNumerator[3]                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFNumerator[0..2]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                           ;
; modulator:inst3|volume[0..7]                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; wavegen:inst6|lfo1v[0..6]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; wavegen:inst6|lfoaddrgen:addr_genlfo1|addr[0..11]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; wavegen:inst6|lfoaddrgen:addr_genlfo1|tmp_addr[0..11]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; wavegen:inst6|lfoaddrgen:addr_genlfo1|count[0..12]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                      ;
; wavegen:inst6|prev_save_bank[0]                                                                                                                                                                                                                                                                     ; Merged with modulator:inst3|prev_save_bank[0]                                                                                                                                                                                                                                                                    ;
; wavegen:inst6|prev_save_bank[1]                                                                                                                                                                                                                                                                     ; Merged with modulator:inst3|prev_save_bank[1]                                                                                                                                                                                                                                                                    ;
; wavegen:inst6|prev_save_bank[2]                                                                                                                                                                                                                                                                     ; Merged with modulator:inst3|prev_save_bank[2]                                                                                                                                                                                                                                                                    ;
; wavegen:inst6|wavegen_save_bank:waveselect_bank|prev_save                                                                                                                                                                                                                                           ; Merged with modulator:inst3|modulator_save_bank:md_sv_bnk|prev_save                                                                                                                                                                                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[1]                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                                                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[2]                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[2]                                                                                                                                                                                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                                                                                                                                                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5]                                                                                                                                                                                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[6]                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[6]                                                                                                                                                                                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7]                                                                                                                                                                                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[8]                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[8]                                                                                                                                                                                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9]                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9]                                                                                                                                                                                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10]                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[10]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11]                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[11]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[12]                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[12]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[13]                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[13]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[14]                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[14]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[15]                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[16]                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[16]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                 ;
; wavegen:inst6|wait_cycle                                                                                                                                                                                                                                                                            ; Merged with modulator:inst3|wait_cycle                                                                                                                                                                                                                                                                           ;
; wavegen:inst6|wavegen_save_bank:waveselect_bank|wait_cycle                                                                                                                                                                                                                                          ; Merged with modulator:inst3|modulator_save_bank:md_sv_bnk|wait_cycle                                                                                                                                                                                                                                             ;
; wavegen:inst6|wavegen_save_bank:waveselect_bank|wren                                                                                                                                                                                                                                                ; Merged with modulator:inst3|modulator_save_bank:md_sv_bnk|wren                                                                                                                                                                                                                                                   ;
; wavegen:inst6|random:rand1|rand_temp[2]                                                                                                                                                                                                                                                             ; Merged with wavegen:inst6|random:rand3|rand_temp[2]                                                                                                                                                                                                                                                              ;
; wavegen:inst6|random:rand2|rand_temp[2]                                                                                                                                                                                                                                                             ; Merged with wavegen:inst6|random:rand3|rand_temp[2]                                                                                                                                                                                                                                                              ;
; wavegen:inst6|random:rand1|rand_temp[1]                                                                                                                                                                                                                                                             ; Merged with wavegen:inst6|random:rand3|rand_temp[1]                                                                                                                                                                                                                                                              ;
; wavegen:inst6|random:rand2|rand_temp[1]                                                                                                                                                                                                                                                             ; Merged with wavegen:inst6|random:rand3|rand_temp[1]                                                                                                                                                                                                                                                              ;
; wavegen:inst6|random:rand1|rand_temp[0]                                                                                                                                                                                                                                                             ; Merged with wavegen:inst6|random:rand3|rand_temp[0]                                                                                                                                                                                                                                                              ;
; wavegen:inst6|random:rand2|rand_temp[0]                                                                                                                                                                                                                                                             ; Merged with wavegen:inst6|random:rand3|rand_temp[0]                                                                                                                                                                                                                                                              ;
; wavegen:inst6|random:rand1|rand_temp[3]                                                                                                                                                                                                                                                             ; Merged with wavegen:inst6|random:rand3|rand_temp[3]                                                                                                                                                                                                                                                              ;
; wavegen:inst6|random:rand2|rand_temp[3]                                                                                                                                                                                                                                                             ; Merged with wavegen:inst6|random:rand3|rand_temp[3]                                                                                                                                                                                                                                                              ;
; wavegen:inst6|random:rand1|rand_temp[4]                                                                                                                                                                                                                                                             ; Merged with wavegen:inst6|random:rand3|rand_temp[4]                                                                                                                                                                                                                                                              ;
; wavegen:inst6|random:rand2|rand_temp[4]                                                                                                                                                                                                                                                             ; Merged with wavegen:inst6|random:rand3|rand_temp[4]                                                                                                                                                                                                                                                              ;
; wavegen:inst6|random:rand1|rand_temp[5]                                                                                                                                                                                                                                                             ; Merged with wavegen:inst6|random:rand3|rand_temp[5]                                                                                                                                                                                                                                                              ;
; wavegen:inst6|random:rand2|rand_temp[5]                                                                                                                                                                                                                                                             ; Merged with wavegen:inst6|random:rand3|rand_temp[5]                                                                                                                                                                                                                                                              ;
; wavegen:inst6|random:rand1|rand_temp[6]                                                                                                                                                                                                                                                             ; Merged with wavegen:inst6|random:rand3|rand_temp[6]                                                                                                                                                                                                                                                              ;
; wavegen:inst6|random:rand2|rand_temp[6]                                                                                                                                                                                                                                                             ; Merged with wavegen:inst6|random:rand3|rand_temp[6]                                                                                                                                                                                                                                                              ;
; wavegen:inst6|random:rand1|rand_temp[7]                                                                                                                                                                                                                                                             ; Merged with wavegen:inst6|random:rand3|rand_temp[7]                                                                                                                                                                                                                                                              ;
; wavegen:inst6|random:rand2|rand_temp[7]                                                                                                                                                                                                                                                             ; Merged with wavegen:inst6|random:rand3|rand_temp[7]                                                                                                                                                                                                                                                              ;
; wavegen:inst6|random:rand1|rand_temp[8]                                                                                                                                                                                                                                                             ; Merged with wavegen:inst6|random:rand3|rand_temp[8]                                                                                                                                                                                                                                                              ;
; wavegen:inst6|random:rand2|rand_temp[8]                                                                                                                                                                                                                                                             ; Merged with wavegen:inst6|random:rand3|rand_temp[8]                                                                                                                                                                                                                                                              ;
; wavegen:inst6|random:rand1|rand_temp[9]                                                                                                                                                                                                                                                             ; Merged with wavegen:inst6|random:rand3|rand_temp[9]                                                                                                                                                                                                                                                              ;
; wavegen:inst6|random:rand2|rand_temp[9]                                                                                                                                                                                                                                                             ; Merged with wavegen:inst6|random:rand3|rand_temp[9]                                                                                                                                                                                                                                                              ;
; wavegen:inst6|random:rand1|rand_temp[10]                                                                                                                                                                                                                                                            ; Merged with wavegen:inst6|random:rand3|rand_temp[10]                                                                                                                                                                                                                                                             ;
; Total Number of Removed Registers = 165                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1506  ;
; Number of registers using Synchronous Clear  ; 272   ;
; Number of registers using Synchronous Load   ; 144   ;
; Number of registers using Asynchronous Clear ; 352   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 907   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; s2p:inst|io_en[4]                                                                                                                                                                   ; 11      ;
; s2p:inst|io_clk_cnt[0]                                                                                                                                                              ; 8       ;
; p2s:inst5|cycle[0]                                                                                                                                                                  ; 3       ;
; p2s:inst5|index[3]                                                                                                                                                                  ; 4       ;
; p2s:inst5|index[1]                                                                                                                                                                  ; 8       ;
; p2s:inst5|index[0]                                                                                                                                                                  ; 8       ;
; sld_hub:sld_hub_inst|tdo                                                                                                                                                            ; 2       ;
; s2p:inst|cs_cnt[0]                                                                                                                                                                  ; 2       ;
; modulator:inst3|attack[1]                                                                                                                                                           ; 67      ;
; modulator:inst3|attack[7]                                                                                                                                                           ; 69      ;
; modulator:inst3|attack[0]                                                                                                                                                           ; 67      ;
; modulator:inst3|attack[5]                                                                                                                                                           ; 55      ;
; modulator:inst3|attack[3]                                                                                                                                                           ; 53      ;
; modulator:inst3|attack[4]                                                                                                                                                           ; 53      ;
; modulator:inst3|attack[6]                                                                                                                                                           ; 50      ;
; modulator:inst3|attack[2]                                                                                                                                                           ; 56      ;
; controller:inst1|arpmode                                                                                                                                                            ; 9       ;
; wavegen:inst6|random:rand3|rand_temp[11]                                                                                                                                            ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                              ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                              ; 1       ;
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[9]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[8]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[7]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[6]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[5]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[4]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[3]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[2]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[1]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[0]  ; 20      ;
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[12] ; 22      ;
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[11] ; 10      ;
; wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[10] ; 9       ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[9]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[8]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[7]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[6]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[5]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[4]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[3]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[2]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[1]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[0]  ; 20      ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[12] ; 22      ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[11] ; 10      ;
; wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[10] ; 9       ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[9]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[8]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[7]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[6]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[5]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[4]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[3]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[2]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[1]  ; 9       ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[0]  ; 20      ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[12] ; 22      ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[11] ; 10      ;
; wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|DFFDenominator[10] ; 9       ;
; controller:inst1|tempo_end[19]                                                                                                                                                      ; 12      ;
; controller:inst1|tempo_end[18]                                                                                                                                                      ; 12      ;
; controller:inst1|tempo_end[17]                                                                                                                                                      ; 12      ;
; controller:inst1|tempo_end[16]                                                                                                                                                      ; 13      ;
; controller:inst1|tempo_end[14]                                                                                                                                                      ; 13      ;
; controller:inst1|tempo_end[9]                                                                                                                                                       ; 13      ;
; controller:inst1|tempo_end[6]                                                                                                                                                       ; 13      ;
; controller:inst1|octave[0]                                                                                                                                                          ; 13      ;
; controller:inst1|ch2offset2[0]                                                                                                                                                      ; 5       ;
; controller:inst1|ch2offset2[1]                                                                                                                                                      ; 5       ;
; controller:inst1|ch3offset2[0]                                                                                                                                                      ; 5       ;
; controller:inst1|ch3offset2[3]                                                                                                                                                      ; 3       ;
; controller:inst1|ch3offset2[1]                                                                                                                                                      ; 4       ;
; controller:inst1|ch1offset2[2]                                                                                                                                                      ; 4       ;
; controller:inst1|ch2offset3[0]                                                                                                                                                      ; 5       ;
; controller:inst1|ch2offset3[2]                                                                                                                                                      ; 3       ;
; controller:inst1|ch2offset3[1]                                                                                                                                                      ; 5       ;
; controller:inst1|ch3offset3[4]                                                                                                                                                      ; 4       ;
; controller:inst1|ch1offset3[1]                                                                                                                                                      ; 5       ;
; controller:inst1|ch1offset3[3]                                                                                                                                                      ; 3       ;
; Total number of inverted registers = 85                                                                                                                                             ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |8bitbrain|s2p:inst|cs_cnt[3]                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |8bitbrain|controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |8bitbrain|controller:inst1|tempo_ctr[22]                                                                                                                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |8bitbrain|controller:inst1|accumulator[1]                                                                                                                                                        ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |8bitbrain|controller:inst1|accumulator_ctr[16]                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |8bitbrain|wavegen:inst6|lfo2v[0]                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |8bitbrain|modulator:inst3|attack_ctr3[6]                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |8bitbrain|modulator:inst3|attack_ctr1[7]                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |8bitbrain|modulator:inst3|attack_ctr2[7]                                                                                                                                                         ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |8bitbrain|mixer:inst2|lfo2cnt[3]                                                                                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |8bitbrain|wavegen:inst6|addrgen:addr_gen3|addr[5]                                                                                                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |8bitbrain|wavegen:inst6|addrgen:addr_gen1|addr[3]                                                                                                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |8bitbrain|wavegen:inst6|addrgen:addr_gen2|addr[5]                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |8bitbrain|s2p:inst|io_clk_cnt[2]                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |8bitbrain|s2p:inst|i_ioclk                                                                                                                                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |8bitbrain|controller:inst1|param[4]                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |8bitbrain|modulator:inst3|release_ctr3[4]                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |8bitbrain|modulator:inst3|release_ctr1[1]                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |8bitbrain|modulator:inst3|release_ctr2[2]                                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |8bitbrain|wavegen:inst6|wave_sel[2]                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |8bitbrain|modulator:inst3|release[5]                                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |8bitbrain|modulator:inst3|decay[7]                                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |8bitbrain|s2p:inst|io_en[0]                                                                                                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |8bitbrain|modulator:inst3|decay_ctr3[7]                                                                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |8bitbrain|modulator:inst3|decay_ctr1[1]                                                                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |8bitbrain|modulator:inst3|decay_ctr2[0]                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|irf_reg[2][5]                                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |8bitbrain|controller:inst1|tempo_end[1]                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |8bitbrain|controller:inst1|octave[2]                                                                                                                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |8bitbrain|controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |8bitbrain|controller:inst1|seq_index[6]                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|shadow_irf_reg[2][6]                                                                                                                                              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                              ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                       ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                       ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                  ;
; 8:1                ; 11 bits   ; 55 LEs        ; 44 LEs               ; 11 LEs                 ; Yes        ; |8bitbrain|modulator:inst3|wave3[11]                                                                                                                                                              ;
; 8:1                ; 11 bits   ; 55 LEs        ; 44 LEs               ; 11 LEs                 ; Yes        ; |8bitbrain|modulator:inst3|wave1[1]                                                                                                                                                               ;
; 8:1                ; 11 bits   ; 55 LEs        ; 44 LEs               ; 11 LEs                 ; Yes        ; |8bitbrain|modulator:inst3|wave2[9]                                                                                                                                                               ;
; 10:1               ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |8bitbrain|controller:inst1|key1[1]                                                                                                                                                               ;
; 28:1               ; 4 bits    ; 72 LEs        ; 40 LEs               ; 32 LEs                 ; Yes        ; |8bitbrain|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                ;
; 24:1               ; 4 bits    ; 64 LEs        ; 36 LEs               ; 28 LEs                 ; Yes        ; |8bitbrain|controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |8bitbrain|controller:inst1|accumulator_ctr_end[19]                                                                                                                                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |8bitbrain|controller:inst1|ch_sel_state[3]                                                                                                                                                       ;
; 11:1               ; 11 bits   ; 77 LEs        ; 66 LEs               ; 11 LEs                 ; Yes        ; |8bitbrain|controller:inst1|tempo_end[15]                                                                                                                                                         ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |8bitbrain|controller:inst1|accumulator_ctr_end[20]                                                                                                                                               ;
; 14:1               ; 5 bits    ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |8bitbrain|controller:inst1|accumulator_ctr_end[17]                                                                                                                                               ;
; 15:1               ; 6 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |8bitbrain|controller:inst1|accumulator_ctr_end[13]                                                                                                                                               ;
; 15:1               ; 5 bits    ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |8bitbrain|controller:inst1|ch1offset2[5]                                                                                                                                                         ;
; 15:1               ; 4 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |8bitbrain|controller:inst1|ch1offset3[5]                                                                                                                                                         ;
; 17:1               ; 4 bits    ; 44 LEs        ; 8 LEs                ; 36 LEs                 ; Yes        ; |8bitbrain|controller:inst1|ch2offset2[2]                                                                                                                                                         ;
; 17:1               ; 3 bits    ; 33 LEs        ; 6 LEs                ; 27 LEs                 ; Yes        ; |8bitbrain|controller:inst1|ch2offset3[3]                                                                                                                                                         ;
; 19:1               ; 3 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |8bitbrain|controller:inst1|ch3offset2[2]                                                                                                                                                         ;
; 19:1               ; 5 bits    ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; Yes        ; |8bitbrain|controller:inst1|ch3offset3[0]                                                                                                                                                         ;
; 19:1               ; 7 bits    ; 84 LEs        ; 7 LEs                ; 77 LEs                 ; Yes        ; |8bitbrain|controller:inst1|key2[2]                                                                                                                                                               ;
; 20:1               ; 7 bits    ; 91 LEs        ; 7 LEs                ; 84 LEs                 ; Yes        ; |8bitbrain|controller:inst1|key3[3]                                                                                                                                                               ;
; 27:1               ; 2 bits    ; 36 LEs        ; 20 LEs               ; 16 LEs                 ; Yes        ; |8bitbrain|controller:inst1|trig_vec[2]                                                                                                                                                           ;
; 27:1               ; 2 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |8bitbrain|controller:inst1|trig_vec[4]                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |8bitbrain|modulator:inst3|attack[5]                                                                                                                                                              ;
; 11:1               ; 7 bits    ; 49 LEs        ; 42 LEs               ; 7 LEs                  ; Yes        ; |8bitbrain|controller:inst1|tempo_end[18]                                                                                                                                                         ;
; 15:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |8bitbrain|controller:inst1|ch1offset3[3]                                                                                                                                                         ;
; 17:1               ; 2 bits    ; 22 LEs        ; 4 LEs                ; 18 LEs                 ; Yes        ; |8bitbrain|controller:inst1|ch2offset2[0]                                                                                                                                                         ;
; 17:1               ; 3 bits    ; 33 LEs        ; 6 LEs                ; 27 LEs                 ; Yes        ; |8bitbrain|controller:inst1|ch2offset3[1]                                                                                                                                                         ;
; 19:1               ; 3 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |8bitbrain|controller:inst1|ch3offset2[1]                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |8bitbrain|controller:inst1|Add37                                                                                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |8bitbrain|controller:inst1|Add31                                                                                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |8bitbrain|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7                                                         ;
; 8:1                ; 36 bits   ; 180 LEs       ; 72 LEs               ; 108 LEs                ; No         ; |8bitbrain|wavegen:inst6|Mux28                                                                                                                                                                    ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |8bitbrain|controller:inst1|Add37                                                                                                                                                                 ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |8bitbrain|controller:inst1|Add34                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegen:inst6|wavegen_save_bank:waveselect_bank|int_bank:mode_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[10]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[11]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[12]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[13]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[14]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[15]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[16]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[17]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[10]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[11]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[12]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[13]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[14]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[15]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[16]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[17]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[10]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[11]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[12]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[13]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[14]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[15]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[16]                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[17]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegen:inst6|triangle:tri1|altsyncram:altsyncram_component|altsyncram_mtc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegen:inst6|triangle:tri2|altsyncram:altsyncram_component|altsyncram_mtc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegen:inst6|triangle:tri3|altsyncram:altsyncram_component|altsyncram_mtc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegen:inst6|lfosin:lfo1w|altsyncram:altsyncram_component|altsyncram_qq91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for wavegen:inst6|lfosin:lfo2w|altsyncram:altsyncram_component|altsyncram_qq91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst1|keyrom:kr1|altsyncram:altsyncram_component|altsyncram_6k71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst1|keyrom:kr2|altsyncram:altsyncram_component|altsyncram_6k71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst1|keyrom:kr3|altsyncram:altsyncram_component|altsyncram_6k71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst1|lpm_rom0:f1|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst1|lpm_rom0:f2|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst1|lpm_rom0:f3|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst1|controller_save_bank:sv_bnk|int_bank:ch1_offset2_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst1|controller_save_bank:sv_bnk|int_bank:ch1_offset3_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst1|controller_save_bank:sv_bnk|int_bank:ch2_offset2_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst1|controller_save_bank:sv_bnk|int_bank:ch2_offset3_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst1|controller_save_bank:sv_bnk|int_bank:ch3_offset2_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst1|controller_save_bank:sv_bnk|int_bank:ch3_offset3_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst1|controller_save_bank:sv_bnk|int_bank:octave_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst1|controller_save_bank:sv_bnk|int_bank:mode_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst1|controller_save_bank:sv_bnk|threebytebank:tempo_bank|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                                      ;
+----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                       ;
+----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst1|dom7:seq2|altsyncram:altsyncram_component|altsyncram_nd91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for controller:inst1|pow:seq3|altsyncram:altsyncram_component|altsyncram_mc91:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:volbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:attbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:decbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:susbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:relbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment         ; Value ; From ; To                                                                                                 ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[4]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[3]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[2]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[1]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[0]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[5]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[6]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[7]                                                                             ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nps3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                          ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                                           ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                  ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                           ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                            ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                        ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                         ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                          ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+----------------------+-------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst           ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegen:inst6|wavegen_save_bank:waveselect_bank|int_bank:mode_bank|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                             ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                                      ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                      ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_sjc1      ; Untyped                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component ;
+------------------------+----------------+-------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                ;
+------------------------+----------------+-------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 18             ; Signed Integer                                                                      ;
; LPM_WIDTHD             ; 13             ; Signed Integer                                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                             ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_bft ; Untyped                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                      ;
+------------------------+----------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegen:inst6|addrgen:addr_gen2|lpm_divide0:div1|lpm_divide:lpm_divide_component ;
+------------------------+----------------+-------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                ;
+------------------------+----------------+-------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 18             ; Signed Integer                                                                      ;
; LPM_WIDTHD             ; 13             ; Signed Integer                                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                             ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_bft ; Untyped                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                      ;
+------------------------+----------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegen:inst6|addrgen:addr_gen3|lpm_divide0:div1|lpm_divide:lpm_divide_component ;
+------------------------+----------------+-------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                ;
+------------------------+----------------+-------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 18             ; Signed Integer                                                                      ;
; LPM_WIDTHD             ; 13             ; Signed Integer                                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                             ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                             ;
; CBXI_PARAMETER         ; lpm_divide_bft ; Untyped                                                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                      ;
+------------------------+----------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegen:inst6|triangle:tri1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 12                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; triangle.mif         ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_mtc1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegen:inst6|triangle:tri2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 12                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; triangle.mif         ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_mtc1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegen:inst6|triangle:tri3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 12                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; triangle.mif         ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_mtc1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegen:inst6|square:sq1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 12                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; square.mif           ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_pra1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegen:inst6|square:sq2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 12                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; square.mif           ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_pra1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegen:inst6|square:sq3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 12                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; square.mif           ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_pra1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegen:inst6|sin:sn1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 12                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; sin.mif              ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_ld91      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegen:inst6|sin:sn2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 12                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; sin.mif              ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_ld91      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegen:inst6|sin:sn3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 12                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; sin.mif              ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_ld91      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegen:inst6|lfosin:lfo1w|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                     ;
; WIDTH_A                            ; 12                   ; Signed Integer                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                              ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; lfosin.mif           ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_qq91      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegen:inst6|lfosin:lfo2w|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                     ;
; WIDTH_A                            ; 12                   ; Signed Integer                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                              ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; lfosin.mif           ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_qq91      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegen:inst6|random:rand1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; swidth         ; 12    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegen:inst6|random:rand2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; swidth         ; 12    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wavegen:inst6|random:rand3 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; swidth         ; 12    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst1|keyrom:kr1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 7                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; keys.mif             ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_6k71      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst1|keyrom:kr2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 7                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; keys.mif             ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_6k71      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst1|keyrom:kr3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 7                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; keys.mif             ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_6k71      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst1|lpm_rom0:f1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                       ;
; WIDTH_A                            ; 13                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 89                   ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; notes.mif            ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_bj91      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst1|lpm_rom0:f2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                       ;
; WIDTH_A                            ; 13                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 89                   ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; notes.mif            ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_bj91      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst1|lpm_rom0:f3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                       ;
; WIDTH_A                            ; 13                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 89                   ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; notes.mif            ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_bj91      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst1|controller_save_bank:sv_bnk|int_bank:ch1_offset2_bank|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                 ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_sjc1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst1|controller_save_bank:sv_bnk|int_bank:ch1_offset3_bank|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                 ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_sjc1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst1|controller_save_bank:sv_bnk|int_bank:ch2_offset2_bank|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                 ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_sjc1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst1|controller_save_bank:sv_bnk|int_bank:ch2_offset3_bank|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                 ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_sjc1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst1|controller_save_bank:sv_bnk|int_bank:ch3_offset2_bank|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                 ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_sjc1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst1|controller_save_bank:sv_bnk|int_bank:ch3_offset3_bank|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                 ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_sjc1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst1|controller_save_bank:sv_bnk|int_bank:octave_bank|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                            ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_sjc1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst1|controller_save_bank:sv_bnk|int_bank:mode_bank|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                          ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_sjc1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst1|controller_save_bank:sv_bnk|threebytebank:tempo_bank|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                         ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                         ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_clc1      ; Untyped                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst1|maj7:seq1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                              ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; maj7.mif             ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_pec1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                                      ;
+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752  ; Signed Integer                                                                                                            ;
; SLD_AUTO_INSTANCE_INDEX ; yes        ; String                                                                                                                    ;
; SLD_IP_VERSION          ; 1          ; Signed Integer                                                                                                            ;
; SLD_IP_MINOR_VERSION    ; 3          ; Signed Integer                                                                                                            ;
; SLD_COMMON_IP_VERSION   ; 0          ; Signed Integer                                                                                                            ;
; width_word              ; 8          ; Untyped                                                                                                                   ;
; numwords                ; 128        ; Untyped                                                                                                                   ;
; widthad                 ; 7          ; Untyped                                                                                                                   ;
; shift_count_bits        ; 4          ; Untyped                                                                                                                   ;
; cvalue                  ; 00000000   ; Untyped                                                                                                                   ;
; is_data_in_ram          ; 1          ; Untyped                                                                                                                   ;
; is_readable             ; 1          ; Untyped                                                                                                                   ;
; node_name               ; 1095913472 ; Untyped                                                                                                                   ;
+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst1|dom7:seq2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                              ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; dom7.mif             ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_nd91      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst1|pow:seq3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; pow.mif              ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_mc91      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debouncer:inst23 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; m              ; 12    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:inst24 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 10    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debouncer:inst26 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; m              ; 12    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btn_reg:inst4 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 15    ; Unsigned Integer                  ;
; m              ; 10    ; Unsigned Integer                  ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:volbank|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ujc1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:attbank|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ujc1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:decbank|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ujc1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:susbank|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ujc1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:relbank|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ujc1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                             ;
+-------------------------------------------------+--------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                    ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 17                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 17                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                       ; Signed Integer ;
; sld_node_crc_hiword                             ; 64960                                                                    ; Untyped        ;
; sld_node_crc_loword                             ; 50960                                                                    ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                        ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                      ; Untyped        ;
; sld_segment_size                                ; 128                                                                      ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                     ; String         ;
; sld_state_bits                                  ; 11                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                        ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                     ; String         ;
; sld_inversion_mask_length                       ; 72                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                        ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst                                         ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone II                                                       ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 8                                                                ; Untyped         ;
; node_info                ; 0011000000000000011011100000000000001000000110000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 0                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixer:inst2|lpm_mult:Mult2       ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12         ; Untyped             ;
; LPM_WIDTHB                                     ; 11         ; Untyped             ;
; LPM_WIDTHP                                     ; 23         ; Untyped             ;
; LPM_WIDTHR                                     ; 23         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_vu01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixer:inst2|lpm_mult:Mult1       ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12         ; Untyped             ;
; LPM_WIDTHB                                     ; 11         ; Untyped             ;
; LPM_WIDTHP                                     ; 23         ; Untyped             ;
; LPM_WIDTHR                                     ; 23         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_vu01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult8   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 11         ; Untyped             ;
; LPM_WIDTHP                                     ; 19         ; Untyped             ;
; LPM_WIDTHR                                     ; 19         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_pt01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div8 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_bem ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult6   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 12         ; Untyped             ;
; LPM_WIDTHP                                     ; 20         ; Untyped             ;
; LPM_WIDTHR                                     ; 20         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_it01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div6 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_bem ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixer:inst2|lpm_mult:Mult0       ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11         ; Untyped             ;
; LPM_WIDTHB                                     ; 11         ; Untyped             ;
; LPM_WIDTHP                                     ; 22         ; Untyped             ;
; LPM_WIDTHR                                     ; 22         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_tu01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult7   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 11         ; Untyped             ;
; LPM_WIDTHP                                     ; 19         ; Untyped             ;
; LPM_WIDTHR                                     ; 19         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_pt01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div7 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_bem ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult2   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 11         ; Untyped             ;
; LPM_WIDTHP                                     ; 19         ; Untyped             ;
; LPM_WIDTHR                                     ; 19         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_pt01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_bem ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult0   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 12         ; Untyped             ;
; LPM_WIDTHP                                     ; 20         ; Untyped             ;
; LPM_WIDTHR                                     ; 20         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_it01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_bem ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult5   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 11         ; Untyped             ;
; LPM_WIDTHP                                     ; 19         ; Untyped             ;
; LPM_WIDTHR                                     ; 19         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_pt01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div5 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_bem ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult3   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 12         ; Untyped             ;
; LPM_WIDTHP                                     ; 20         ; Untyped             ;
; LPM_WIDTHR                                     ; 20         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_it01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div3 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_bem ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wavegen:inst6|lfoaddrgen:addr_genlfo2|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                      ;
; LPM_WIDTHD             ; 8              ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_dem ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult1   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 11         ; Untyped             ;
; LPM_WIDTHP                                     ; 19         ; Untyped             ;
; LPM_WIDTHR                                     ; 19         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_pt01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_bem ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_mult:Mult4   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 11         ; Untyped             ;
; LPM_WIDTHP                                     ; 19         ; Untyped             ;
; LPM_WIDTHR                                     ; 19         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_pt01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: modulator:inst3|lpm_divide:Div4 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_bem ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                   ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 35                                                                                                     ;
; Entity Instance                           ; wavegen:inst6|wavegen_save_bank:waveselect_bank|int_bank:mode_bank|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                            ;
;     -- WIDTH_A                            ; 6                                                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; wavegen:inst6|triangle:tri1|altsyncram:altsyncram_component                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 12                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; wavegen:inst6|triangle:tri2|altsyncram:altsyncram_component                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 12                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; wavegen:inst6|triangle:tri3|altsyncram:altsyncram_component                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 12                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 12                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 12                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 12                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 12                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 12                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 12                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; wavegen:inst6|lfosin:lfo1w|altsyncram:altsyncram_component                                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 12                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; wavegen:inst6|lfosin:lfo2w|altsyncram:altsyncram_component                                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 12                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; controller:inst1|keyrom:kr1|altsyncram:altsyncram_component                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 7                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; controller:inst1|keyrom:kr2|altsyncram:altsyncram_component                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 7                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; controller:inst1|keyrom:kr3|altsyncram:altsyncram_component                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 7                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; controller:inst1|lpm_rom0:f1|altsyncram:altsyncram_component                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 13                                                                                                     ;
;     -- NUMWORDS_A                         ; 89                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; controller:inst1|lpm_rom0:f2|altsyncram:altsyncram_component                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 13                                                                                                     ;
;     -- NUMWORDS_A                         ; 89                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; controller:inst1|lpm_rom0:f3|altsyncram:altsyncram_component                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 13                                                                                                     ;
;     -- NUMWORDS_A                         ; 89                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; controller:inst1|controller_save_bank:sv_bnk|int_bank:ch1_offset2_bank|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                            ;
;     -- WIDTH_A                            ; 6                                                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; controller:inst1|controller_save_bank:sv_bnk|int_bank:ch1_offset3_bank|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                            ;
;     -- WIDTH_A                            ; 6                                                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; controller:inst1|controller_save_bank:sv_bnk|int_bank:ch2_offset2_bank|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                            ;
;     -- WIDTH_A                            ; 6                                                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; controller:inst1|controller_save_bank:sv_bnk|int_bank:ch2_offset3_bank|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                            ;
;     -- WIDTH_A                            ; 6                                                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; controller:inst1|controller_save_bank:sv_bnk|int_bank:ch3_offset2_bank|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                            ;
;     -- WIDTH_A                            ; 6                                                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; controller:inst1|controller_save_bank:sv_bnk|int_bank:ch3_offset3_bank|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                            ;
;     -- WIDTH_A                            ; 6                                                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; controller:inst1|controller_save_bank:sv_bnk|int_bank:octave_bank|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                            ;
;     -- WIDTH_A                            ; 6                                                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; controller:inst1|controller_save_bank:sv_bnk|int_bank:mode_bank|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                            ;
;     -- WIDTH_A                            ; 6                                                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; controller:inst1|controller_save_bank:sv_bnk|threebytebank:tempo_bank|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                            ;
;     -- WIDTH_A                            ; 24                                                                                                     ;
;     -- NUMWORDS_A                         ; 8                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component                                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; controller:inst1|dom7:seq2|altsyncram:altsyncram_component                                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; controller:inst1|pow:seq3|altsyncram:altsyncram_component                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:volbank|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:attbank|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:decbank|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:susbank|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:relbank|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                            ;
;     -- WIDTH_A                            ; 8                                                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                         ;
+---------------------------------------+--------------------------------+
; Name                                  ; Value                          ;
+---------------------------------------+--------------------------------+
; Number of entity instances            ; 12                             ;
; Entity Instance                       ; mixer:inst2|lpm_mult:Mult2     ;
;     -- LPM_WIDTHA                     ; 12                             ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 23                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; mixer:inst2|lpm_mult:Mult1     ;
;     -- LPM_WIDTHA                     ; 12                             ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 23                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; modulator:inst3|lpm_mult:Mult8 ;
;     -- LPM_WIDTHA                     ; 8                              ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 19                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; modulator:inst3|lpm_mult:Mult6 ;
;     -- LPM_WIDTHA                     ; 8                              ;
;     -- LPM_WIDTHB                     ; 12                             ;
;     -- LPM_WIDTHP                     ; 20                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; mixer:inst2|lpm_mult:Mult0     ;
;     -- LPM_WIDTHA                     ; 11                             ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 22                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; modulator:inst3|lpm_mult:Mult7 ;
;     -- LPM_WIDTHA                     ; 8                              ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 19                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; modulator:inst3|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 8                              ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 19                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; modulator:inst3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                              ;
;     -- LPM_WIDTHB                     ; 12                             ;
;     -- LPM_WIDTHP                     ; 20                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; modulator:inst3|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 8                              ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 19                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; modulator:inst3|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 8                              ;
;     -- LPM_WIDTHB                     ; 12                             ;
;     -- LPM_WIDTHP                     ; 20                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; modulator:inst3|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 8                              ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 19                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; modulator:inst3|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 8                              ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 19                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
+---------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "modulator:inst3|modulator_save_bank:md_sv_bnk"                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; save_mode_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:inst1|controller_save_bank:sv_bnk|int_bank:mode_bank"                          ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; data[5..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[5..1]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:inst1|controller_save_bank:sv_bnk|int_bank:octave_bank"                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; data[5..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[5..3]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1"                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; numer[17..16] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; numer[15..7]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; numer[5..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; numer[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; numer[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; numer[3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; remain        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wavegen:inst6|wavegen_save_bank:waveselect_bank|int_bank:mode_bank"                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; data[5..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[5..3]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wavegen:inst6|wavegen_save_bank:waveselect_bank"                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; save_mode_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                           ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 17                  ; 17               ; 128          ; 1        ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                              ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                        ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------+
; 0              ; ARP         ; 8     ; 128   ; Read/Write ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Apr 12 21:51:57 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8bitbrain -c 8bitbrain
Info: Found 4 design units, including 2 entities, in source file controller.vhd
    Info: Found design unit 1: controller_save_bank-arch
    Info: Found design unit 2: controller-arch
    Info: Found entity 1: controller_save_bank
    Info: Found entity 2: controller
Info: Found 1 design units, including 1 entities, in source file 8bitbrain.bdf
    Info: Found entity 1: 8bitbrain
Info: Found 2 design units, including 1 entities, in source file s2p.vhd
    Info: Found design unit 1: s2p-arch
    Info: Found entity 1: s2p
Info: Found 2 design units, including 1 entities, in source file mixer.vhd
    Info: Found design unit 1: mixer-arch
    Info: Found entity 1: mixer
Info: Found 2 design units, including 1 entities, in source file p2s.vhd
    Info: Found design unit 1: p2s-arch
    Info: Found entity 1: p2s
Info: Found 4 design units, including 2 entities, in source file addrgen.vhd
    Info: Found design unit 1: addrgen-arch
    Info: Found design unit 2: lfoaddrgen-arch
    Info: Found entity 1: addrgen
    Info: Found entity 2: lfoaddrgen
Info: Found 4 design units, including 2 entities, in source file modulator.vhd
    Info: Found design unit 1: modulator_save_bank-arch
    Info: Found design unit 2: modulator-arch
    Info: Found entity 1: modulator_save_bank
    Info: Found entity 2: modulator
Info: Found 2 design units, including 1 entities, in source file lpm_divide0.vhd
    Info: Found design unit 1: lpm_divide0-SYN
    Info: Found entity 1: lpm_divide0
Info: Found 2 design units, including 0 entities, in source file brain_pkg.vhd
    Info: Found design unit 1: brain_pkg
    Info: Found design unit 2: brain_pkg-body
Info: Found 1 design units, including 1 entities, in source file controllertest.bdf
    Info: Found entity 1: controllertest
Info: Found 1 design units, including 1 entities, in source file p2stest.bdf
    Info: Found entity 1: p2stest
Info: Found 2 design units, including 1 entities, in source file btn_reg.vhd
    Info: Found design unit 1: btn_reg-arch
    Info: Found entity 1: btn_reg
Info: Found 2 design units, including 1 entities, in source file mixeradd.vhd
    Info: Found design unit 1: mixeradd-SYN
    Info: Found entity 1: mixeradd
Info: Found 2 design units, including 1 entities, in source file mixermult.vhd
    Info: Found design unit 1: mixermult-SYN
    Info: Found entity 1: mixermult
Info: Found 2 design units, including 1 entities, in source file mixersub.vhd
    Info: Found design unit 1: mixersub-SYN
    Info: Found entity 1: mixersub
Info: Found 2 design units, including 1 entities, in source file asdrmult.vhd
    Info: Found design unit 1: asdrmult-SYN
    Info: Found entity 1: asdrmult
Info: Found 2 design units, including 1 entities, in source file asdrdiv.vhd
    Info: Found design unit 1: asdrdiv-SYN
    Info: Found entity 1: asdrdiv
Info: Found 2 design units, including 1 entities, in source file sequencer.vhd
    Info: Found design unit 1: sequencer-arch
    Info: Found entity 1: sequencer
Info: Found 2 design units, including 1 entities, in source file maj7.vhd
    Info: Found design unit 1: maj7-SYN
    Info: Found entity 1: maj7
Info: Found 2 design units, including 1 entities, in source file arp_mux.vhd
    Info: Found design unit 1: arp_mux-SYN
    Info: Found entity 1: arp_mux
Info: Found 26 design units, including 13 entities, in source file ../lab7/lab7.vhd
    Info: Found design unit 1: tristatebuff-arch
    Info: Found design unit 2: storagereg-arch
    Info: Found design unit 3: statusreg-arch
    Info: Found design unit 4: storageregwincdec-arch
    Info: Found design unit 5: storageregwen-arch
    Info: Found design unit 6: storageregwenreset-arch
    Info: Found design unit 7: storageregwreset-arch
    Info: Found design unit 8: storageregwincdechilold-arch
    Info: Found design unit 9: prgmcntr-arch
    Info: Found design unit 10: stackptr-arch
    Info: Found design unit 11: divider-arch
    Info: Found design unit 12: debouncer-arch
    Info: Found design unit 13: asm-arch
    Info: Found entity 1: tristatebuff
    Info: Found entity 2: storagereg
    Info: Found entity 3: statusreg
    Info: Found entity 4: storageregwincdec
    Info: Found entity 5: storageregwen
    Info: Found entity 6: storageregwenreset
    Info: Found entity 7: storageregwreset
    Info: Found entity 8: storageregwincdechilold
    Info: Found entity 9: prgmcntr
    Info: Found entity 10: stackptr
    Info: Found entity 11: divider
    Info: Found entity 12: debouncer
    Info: Found entity 13: asm
Info: Found 2 design units, including 1 entities, in source file ../lab2/decoderdisplay.vhd
    Info: Found design unit 1: decoderdisplay-structure
    Info: Found entity 1: decoderdisplay
Info: Found 2 design units, including 1 entities, in source file int_bank.vhd
    Info: Found design unit 1: int_bank-SYN
    Info: Found entity 1: int_bank
Info: Found 2 design units, including 1 entities, in source file lpm_rom0.vhd
    Info: Found design unit 1: lpm_rom0-SYN
    Info: Found entity 1: lpm_rom0
Info: Found 2 design units, including 1 entities, in source file keyrom.vhd
    Info: Found design unit 1: keyrom-SYN
    Info: Found entity 1: keyrom
Info: Found 6 design units, including 3 entities, in source file wavegen.vhd
    Info: Found design unit 1: random-arch
    Info: Found design unit 2: wavegen_save_bank-arch
    Info: Found design unit 3: wavegen-arch
    Info: Found entity 1: random
    Info: Found entity 2: wavegen_save_bank
    Info: Found entity 3: wavegen
Info: Found 2 design units, including 1 entities, in source file square.vhd
    Info: Found design unit 1: square-SYN
    Info: Found entity 1: square
Info: Found 2 design units, including 1 entities, in source file triangle.vhd
    Info: Found design unit 1: triangle-SYN
    Info: Found entity 1: triangle
Info: Found 2 design units, including 1 entities, in source file bytebank.vhd
    Info: Found design unit 1: bytebank-SYN
    Info: Found entity 1: bytebank
Info: Found 2 design units, including 1 entities, in source file pow.vhd
    Info: Found design unit 1: pow-SYN
    Info: Found entity 1: pow
Info: Found 2 design units, including 1 entities, in source file dom7.vhd
    Info: Found design unit 1: dom7-SYN
    Info: Found entity 1: dom7
Info: Found 2 design units, including 1 entities, in source file sin.vhd
    Info: Found design unit 1: sin-SYN
    Info: Found entity 1: sin
Info: Found 2 design units, including 1 entities, in source file lfosin.vhd
    Info: Found design unit 1: lfosin-SYN
    Info: Found entity 1: lfosin
Info: Found 2 design units, including 1 entities, in source file threebytebank.vhd
    Info: Found design unit 1: threebytebank-SYN
    Info: Found entity 1: threebytebank
Info: Elaborating entity "8bitbrain" for the top level hierarchy
Info: Elaborating entity "s2p" for hierarchy "s2p:inst"
Info: Elaborating entity "p2s" for hierarchy "p2s:inst5"
Warning (10492): VHDL Process Statement warning at p2s.vhd(30): signal "i_ioclk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "mixer" for hierarchy "mixer:inst2"
Warning (10036): Verilog HDL or VHDL warning at mixer.vhd(16): object "lfo1i" assigned a value but never read
Info: Elaborating entity "wavegen" for hierarchy "wavegen:inst6"
Warning (10036): Verilog HDL or VHDL warning at wavegen.vhd(187): object "IGNORE" assigned a value but never read
Warning (10492): VHDL Process Statement warning at wavegen.vhd(241): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at wavegen.vhd(254): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at wavegen.vhd(268): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at wavegen.vhd(277): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at wavegen.vhd(286): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at wavegen.vhd(317): signal "drum_mode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at wavegen.vhd(321): signal "wave_sel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at wavegen.vhd(323): signal "tr1_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at wavegen.vhd(324): signal "tr2_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at wavegen.vhd(325): signal "tr3_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at wavegen.vhd(327): signal "sq1_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at wavegen.vhd(328): signal "sq2_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at wavegen.vhd(329): signal "sq3_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at wavegen.vhd(331): signal "sn1_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at wavegen.vhd(332): signal "sn2_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at wavegen.vhd(333): signal "sn3_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at wavegen.vhd(335): signal "rn1_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at wavegen.vhd(336): signal "rn2_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at wavegen.vhd(337): signal "rn3_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at wavegen.vhd(339): signal "tr1_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at wavegen.vhd(340): signal "tr2_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at wavegen.vhd(341): signal "tr3_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at wavegen.vhd(293): inferring latch(es) for signal or variable "wave1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at wavegen.vhd(293): inferring latch(es) for signal or variable "wave2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at wavegen.vhd(293): inferring latch(es) for signal or variable "wave3", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "wave3[0]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave3[1]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave3[2]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave3[3]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave3[4]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave3[5]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave3[6]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave3[7]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave3[8]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave3[9]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave3[10]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave3[11]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave2[0]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave2[1]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave2[2]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave2[3]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave2[4]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave2[5]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave2[6]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave2[7]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave2[8]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave2[9]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave2[10]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave2[11]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave1[0]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave1[1]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave1[2]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave1[3]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave1[4]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave1[5]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave1[6]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave1[7]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave1[8]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave1[9]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave1[10]" at wavegen.vhd(293)
Info (10041): Inferred latch for "wave1[11]" at wavegen.vhd(293)
Info: Elaborating entity "wavegen_save_bank" for hierarchy "wavegen:inst6|wavegen_save_bank:waveselect_bank"
Warning (10541): VHDL Signal Declaration warning at wavegen.vhd(40): used implicit default value for signal "save_mode_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at wavegen.vhd(43): object "save_mode" assigned a value but never read
Info: Elaborating entity "int_bank" for hierarchy "wavegen:inst6|wavegen_save_bank:waveselect_bank|int_bank:mode_bank"
Info: Elaborating entity "altsyncram" for hierarchy "wavegen:inst6|wavegen_save_bank:waveselect_bank|int_bank:mode_bank|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "wavegen:inst6|wavegen_save_bank:waveselect_bank|int_bank:mode_bank|altsyncram:altsyncram_component"
Info: Instantiated megafunction "wavegen:inst6|wavegen_save_bank:waveselect_bank|int_bank:mode_bank|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "8"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "widthad_a" = "3"
    Info: Parameter "width_a" = "6"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sjc1.tdf
    Info: Found entity 1: altsyncram_sjc1
Info: Elaborating entity "altsyncram_sjc1" for hierarchy "wavegen:inst6|wavegen_save_bank:waveselect_bank|int_bank:mode_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated"
Info: Elaborating entity "addrgen" for hierarchy "wavegen:inst6|addrgen:addr_gen1"
Warning (10036): Verilog HDL or VHDL warning at addrgen.vhd(19): object "none" assigned a value but never read
Info: Elaborating entity "lpm_divide0" for hierarchy "wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1"
Info: Elaborating entity "lpm_divide" for hierarchy "wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component"
Info: Elaborated megafunction instantiation "wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component"
Info: Instantiated megafunction "wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component" with the following parameter:
    Info: Parameter "lpm_drepresentation" = "UNSIGNED"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,LPM_REMAINDERPOSITIVE=TRUE"
    Info: Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info: Parameter "lpm_pipeline" = "1"
    Info: Parameter "lpm_type" = "LPM_DIVIDE"
    Info: Parameter "lpm_widthd" = "13"
    Info: Parameter "lpm_widthn" = "18"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_bft.tdf
    Info: Found entity 1: lpm_divide_bft
Info: Elaborating entity "lpm_divide_bft" for hierarchy "wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_p8i.tdf
    Info: Found entity 1: sign_div_unsign_p8i
Info: Elaborating entity "sign_div_unsign_p8i" for hierarchy "wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider"
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_7nf.tdf
    Info: Found entity 1: alt_u_div_7nf
Info: Elaborating entity "alt_u_div_7nf" for hierarchy "wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Elaborating entity "add_sub_lkc" for hierarchy "wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|add_sub_lkc:add_sub_0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborating entity "add_sub_mkc" for hierarchy "wavegen:inst6|addrgen:addr_gen1|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_bft:auto_generated|sign_div_unsign_p8i:divider|alt_u_div_7nf:divider|add_sub_mkc:add_sub_1"
Info: Elaborating entity "lfoaddrgen" for hierarchy "wavegen:inst6|lfoaddrgen:addr_genlfo1"
Info: Elaborating entity "triangle" for hierarchy "wavegen:inst6|triangle:tri1"
Info: Elaborating entity "altsyncram" for hierarchy "wavegen:inst6|triangle:tri1|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "wavegen:inst6|triangle:tri1|altsyncram:altsyncram_component"
Info: Instantiated megafunction "wavegen:inst6|triangle:tri1|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "triangle.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "width_a" = "12"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mtc1.tdf
    Info: Found entity 1: altsyncram_mtc1
Info: Elaborating entity "altsyncram_mtc1" for hierarchy "wavegen:inst6|triangle:tri1|altsyncram:altsyncram_component|altsyncram_mtc1:auto_generated"
Info: Elaborating entity "square" for hierarchy "wavegen:inst6|square:sq1"
Info: Elaborating entity "altsyncram" for hierarchy "wavegen:inst6|square:sq1|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "wavegen:inst6|square:sq1|altsyncram:altsyncram_component"
Info: Instantiated megafunction "wavegen:inst6|square:sq1|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "square.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "width_a" = "12"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pra1.tdf
    Info: Found entity 1: altsyncram_pra1
Info: Elaborating entity "altsyncram_pra1" for hierarchy "wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated"
Info: Elaborating entity "sin" for hierarchy "wavegen:inst6|sin:sn1"
Info: Elaborating entity "altsyncram" for hierarchy "wavegen:inst6|sin:sn1|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "wavegen:inst6|sin:sn1|altsyncram:altsyncram_component"
Info: Instantiated megafunction "wavegen:inst6|sin:sn1|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "sin.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "width_a" = "12"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ld91.tdf
    Info: Found entity 1: altsyncram_ld91
Info: Elaborating entity "altsyncram_ld91" for hierarchy "wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated"
Info: Elaborating entity "lfosin" for hierarchy "wavegen:inst6|lfosin:lfo1w"
Info: Elaborating entity "altsyncram" for hierarchy "wavegen:inst6|lfosin:lfo1w|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "wavegen:inst6|lfosin:lfo1w|altsyncram:altsyncram_component"
Info: Instantiated megafunction "wavegen:inst6|lfosin:lfo1w|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "lfosin.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "width_a" = "12"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qq91.tdf
    Info: Found entity 1: altsyncram_qq91
Info: Elaborating entity "altsyncram_qq91" for hierarchy "wavegen:inst6|lfosin:lfo1w|altsyncram:altsyncram_component|altsyncram_qq91:auto_generated"
Info: Elaborating entity "random" for hierarchy "wavegen:inst6|random:rand1"
Info: Elaborating entity "controller" for hierarchy "controller:inst1"
Warning (10036): Verilog HDL or VHDL warning at controller.vhd(145): object "prev_str_1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at controller.vhd(145): object "prev_str_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at controller.vhd(145): object "prev_str_3" assigned a value but never read
Warning (10492): VHDL Process Statement warning at controller.vhd(325): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(597): signal "curbtns" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(598): signal "curbtns" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at controller.vhd(595): inferring latch(es) for signal or variable "diff_btn_vec", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at controller.vhd(767): signal "play_vec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(767): signal "prev_play_vec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(769): signal "trig_vec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(769): signal "prev_trig_vec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "diff_btn_vec[0]" at controller.vhd(595)
Info (10041): Inferred latch for "diff_btn_vec[1]" at controller.vhd(595)
Info (10041): Inferred latch for "diff_btn_vec[2]" at controller.vhd(595)
Info (10041): Inferred latch for "diff_btn_vec[3]" at controller.vhd(595)
Info (10041): Inferred latch for "diff_btn_vec[4]" at controller.vhd(595)
Info (10041): Inferred latch for "diff_btn_vec[5]" at controller.vhd(595)
Info (10041): Inferred latch for "diff_btn_vec[6]" at controller.vhd(595)
Info: Elaborating entity "keyrom" for hierarchy "controller:inst1|keyrom:kr1"
Info: Elaborating entity "altsyncram" for hierarchy "controller:inst1|keyrom:kr1|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "controller:inst1|keyrom:kr1|altsyncram:altsyncram_component"
Info: Instantiated megafunction "controller:inst1|keyrom:kr1|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "keys.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "7"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6k71.tdf
    Info: Found entity 1: altsyncram_6k71
Info: Elaborating entity "altsyncram_6k71" for hierarchy "controller:inst1|keyrom:kr1|altsyncram:altsyncram_component|altsyncram_6k71:auto_generated"
Info: Elaborating entity "lpm_rom0" for hierarchy "controller:inst1|lpm_rom0:f1"
Info: Elaborating entity "altsyncram" for hierarchy "controller:inst1|lpm_rom0:f1|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "controller:inst1|lpm_rom0:f1|altsyncram:altsyncram_component"
Info: Instantiated megafunction "controller:inst1|lpm_rom0:f1|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "notes.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "89"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "width_a" = "13"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bj91.tdf
    Info: Found entity 1: altsyncram_bj91
Info: Elaborating entity "altsyncram_bj91" for hierarchy "controller:inst1|lpm_rom0:f1|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated"
Info: Elaborating entity "controller_save_bank" for hierarchy "controller:inst1|controller_save_bank:sv_bnk"
Info: Elaborating entity "threebytebank" for hierarchy "controller:inst1|controller_save_bank:sv_bnk|threebytebank:tempo_bank"
Info: Elaborating entity "altsyncram" for hierarchy "controller:inst1|controller_save_bank:sv_bnk|threebytebank:tempo_bank|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "controller:inst1|controller_save_bank:sv_bnk|threebytebank:tempo_bank|altsyncram:altsyncram_component"
Info: Instantiated megafunction "controller:inst1|controller_save_bank:sv_bnk|threebytebank:tempo_bank|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "8"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "widthad_a" = "3"
    Info: Parameter "width_a" = "24"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_clc1.tdf
    Info: Found entity 1: altsyncram_clc1
Info: Elaborating entity "altsyncram_clc1" for hierarchy "controller:inst1|controller_save_bank:sv_bnk|threebytebank:tempo_bank|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated"
Info: Elaborating entity "maj7" for hierarchy "controller:inst1|maj7:seq1"
Info: Elaborating entity "altsyncram" for hierarchy "controller:inst1|maj7:seq1|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "controller:inst1|maj7:seq1|altsyncram:altsyncram_component"
Info: Instantiated megafunction "controller:inst1|maj7:seq1|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "maj7.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ARP"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pec1.tdf
    Info: Found entity 1: altsyncram_pec1
Info: Elaborating entity "altsyncram_pec1" for hierarchy "controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_en82.tdf
    Info: Found entity 1: altsyncram_en82
Info: Elaborating entity "altsyncram_en82" for hierarchy "controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "00000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1095913472"
    Info: Parameter "NUMWORDS" = "128"
    Info: Parameter "SHIFT_COUNT_BITS" = "4"
    Info: Parameter "WIDTH_WORD" = "8"
    Info: Parameter "WIDTHAD" = "7"
Info: Elaborating entity "sld_rom_sr" for hierarchy "controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info: Elaborating entity "dom7" for hierarchy "controller:inst1|dom7:seq2"
Info: Elaborating entity "altsyncram" for hierarchy "controller:inst1|dom7:seq2|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "controller:inst1|dom7:seq2|altsyncram:altsyncram_component"
Info: Instantiated megafunction "controller:inst1|dom7:seq2|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "dom7.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_nd91.tdf
    Info: Found entity 1: altsyncram_nd91
Info: Elaborating entity "altsyncram_nd91" for hierarchy "controller:inst1|dom7:seq2|altsyncram:altsyncram_component|altsyncram_nd91:auto_generated"
Info: Elaborating entity "pow" for hierarchy "controller:inst1|pow:seq3"
Info: Elaborating entity "altsyncram" for hierarchy "controller:inst1|pow:seq3|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "controller:inst1|pow:seq3|altsyncram:altsyncram_component"
Info: Instantiated megafunction "controller:inst1|pow:seq3|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "pow.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mc91.tdf
    Info: Found entity 1: altsyncram_mc91
Info: Elaborating entity "altsyncram_mc91" for hierarchy "controller:inst1|pow:seq3|altsyncram:altsyncram_component|altsyncram_mc91:auto_generated"
Info: Elaborating entity "debouncer" for hierarchy "debouncer:inst23"
Info: Elaborating entity "divider" for hierarchy "divider:inst24"
Info: Elaborating entity "btn_reg" for hierarchy "btn_reg:inst4"
Info: Elaborating entity "modulator" for hierarchy "modulator:inst3"
Warning (10541): VHDL Signal Declaration warning at modulator.vhd(77): used implicit default value for signal "VASDRout" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at modulator.vhd(100): object "IGNORE" assigned a value but never read
Info: Elaborating entity "modulator_save_bank" for hierarchy "modulator:inst3|modulator_save_bank:md_sv_bnk"
Warning (10541): VHDL Signal Declaration warning at modulator.vhd(14): used implicit default value for signal "save_mode_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at modulator.vhd(17): object "save_mode" assigned a value but never read
Info: Elaborating entity "bytebank" for hierarchy "modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:volbank"
Info: Elaborating entity "altsyncram" for hierarchy "modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:volbank|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:volbank|altsyncram:altsyncram_component"
Info: Instantiated megafunction "modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:volbank|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "8"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "widthad_a" = "3"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ujc1.tdf
    Info: Found entity 1: altsyncram_ujc1
Info: Elaborating entity "altsyncram_ujc1" for hierarchy "modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:volbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated"
Info: Elaborating entity "decoderdisplay" for hierarchy "decoderdisplay:inst27"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_nps3.tdf
    Info: Found entity 1: altsyncram_nps3
Info: Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info: Found entity 1: mux_aoc
Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info: Found entity 1: decode_rqf
Info: Found 1 design units, including 1 entities, in source file db/cntr_vbi.tdf
    Info: Found entity 1: cntr_vbi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info: Found entity 1: cmpr_9cc
Info: Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info: Found entity 1: cntr_02j
Info: Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info: Found entity 1: cntr_sbi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info: Found entity 1: cmpr_8cc
Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info: Found entity 1: cntr_gui
Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info: Found entity 1: cmpr_5cc
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
    Info: Source node "clk" connects to port "acq_clk"
    Info: Source node "s2p_cs" connects to port "acq_trigger_in[0]"
    Info: Source node "s2p_cs" connects to port "acq_data_in[0]"
    Info: Source node "toggle_x[0]" connects to port "acq_trigger_in[1]"
    Info: Source node "toggle_x[0]" connects to port "acq_data_in[1]"
    Info: Source node "toggle_x[1]" connects to port "acq_trigger_in[2]"
    Info: Source node "toggle_x[1]" connects to port "acq_data_in[2]"
    Info: Source node "toggle_x[2]" connects to port "acq_trigger_in[3]"
    Info: Source node "toggle_x[2]" connects to port "acq_data_in[3]"
    Info: Source node "toggle_x[3]" connects to port "acq_trigger_in[4]"
    Info: Source node "toggle_x[3]" connects to port "acq_data_in[4]"
    Info: Source node "toggle_x[4]" connects to port "acq_trigger_in[5]"
    Info: Source node "toggle_x[4]" connects to port "acq_data_in[5]"
    Info: Source node "toggle_x[5]" connects to port "acq_trigger_in[6]"
    Info: Source node "toggle_x[5]" connects to port "acq_data_in[6]"
    Info: Source node "toggle_x[6]" connects to port "acq_trigger_in[7]"
    Info: Source node "toggle_x[6]" connects to port "acq_data_in[7]"
    Info: Source node "toggle_x[7]" connects to port "acq_trigger_in[8]"
    Info: Source node "toggle_x[7]" connects to port "acq_data_in[8]"
    Info: Source node "toggle_y[0]" connects to port "acq_trigger_in[9]"
    Info: Source node "toggle_y[0]" connects to port "acq_data_in[9]"
    Info: Source node "toggle_y[1]" connects to port "acq_trigger_in[10]"
    Info: Source node "toggle_y[1]" connects to port "acq_data_in[10]"
    Info: Source node "toggle_y[2]" connects to port "acq_trigger_in[11]"
    Info: Source node "toggle_y[2]" connects to port "acq_data_in[11]"
    Info: Source node "toggle_y[3]" connects to port "acq_trigger_in[12]"
    Info: Source node "toggle_y[3]" connects to port "acq_data_in[12]"
    Info: Source node "toggle_y[4]" connects to port "acq_trigger_in[13]"
    Info: Source node "toggle_y[4]" connects to port "acq_data_in[13]"
    Info: Source node "toggle_y[5]" connects to port "acq_trigger_in[14]"
    Info: Source node "toggle_y[5]" connects to port "acq_data_in[14]"
    Info: Source node "toggle_y[6]" connects to port "acq_trigger_in[15]"
    Info: Source node "toggle_y[6]" connects to port "acq_data_in[15]"
    Info: Source node "toggle_y[7]" connects to port "acq_trigger_in[16]"
    Info: Source node "toggle_y[7]" connects to port "acq_data_in[16]"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:volbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:volbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:volbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:volbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:volbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:volbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:volbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:volbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated|q_a[7]"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:susbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:susbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:susbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:susbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:susbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:susbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:susbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "modulator:inst3|modulator_save_bank:md_sv_bnk|bytebank:susbank|altsyncram:altsyncram_component|altsyncram_ujc1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "controller:inst1|controller_save_bank:sv_bnk|int_bank:mode_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "controller:inst1|controller_save_bank:sv_bnk|int_bank:mode_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "controller:inst1|controller_save_bank:sv_bnk|int_bank:mode_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "controller:inst1|controller_save_bank:sv_bnk|int_bank:mode_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "controller:inst1|controller_save_bank:sv_bnk|int_bank:mode_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "controller:inst1|controller_save_bank:sv_bnk|int_bank:octave_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "controller:inst1|controller_save_bank:sv_bnk|int_bank:octave_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "controller:inst1|controller_save_bank:sv_bnk|int_bank:octave_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "wavegen:inst6|lfosin:lfo2w|altsyncram:altsyncram_component|altsyncram_qq91:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "wavegen:inst6|lfosin:lfo1w|altsyncram:altsyncram_component|altsyncram_qq91:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "wavegen:inst6|lfosin:lfo1w|altsyncram:altsyncram_component|altsyncram_qq91:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "wavegen:inst6|lfosin:lfo1w|altsyncram:altsyncram_component|altsyncram_qq91:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "wavegen:inst6|lfosin:lfo1w|altsyncram:altsyncram_component|altsyncram_qq91:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "wavegen:inst6|lfosin:lfo1w|altsyncram:altsyncram_component|altsyncram_qq91:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "wavegen:inst6|lfosin:lfo1w|altsyncram:altsyncram_component|altsyncram_qq91:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "wavegen:inst6|lfosin:lfo1w|altsyncram:altsyncram_component|altsyncram_qq91:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "wavegen:inst6|lfosin:lfo1w|altsyncram:altsyncram_component|altsyncram_qq91:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "wavegen:inst6|lfosin:lfo1w|altsyncram:altsyncram_component|altsyncram_qq91:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "wavegen:inst6|lfosin:lfo1w|altsyncram:altsyncram_component|altsyncram_qq91:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "wavegen:inst6|lfosin:lfo1w|altsyncram:altsyncram_component|altsyncram_qq91:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "wavegen:inst6|lfosin:lfo1w|altsyncram:altsyncram_component|altsyncram_qq91:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "wavegen:inst6|wavegen_save_bank:waveselect_bank|int_bank:mode_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "wavegen:inst6|wavegen_save_bank:waveselect_bank|int_bank:mode_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "wavegen:inst6|wavegen_save_bank:waveselect_bank|int_bank:mode_bank|altsyncram:altsyncram_component|altsyncram_sjc1:auto_generated|q_a[5]"
Info: Inferred 22 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "mixer:inst2|Mult2"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "mixer:inst2|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "modulator:inst3|Mult8"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulator:inst3|Div8"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "modulator:inst3|Mult6"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulator:inst3|Div6"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "mixer:inst2|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "modulator:inst3|Mult7"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulator:inst3|Div7"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "modulator:inst3|Mult2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulator:inst3|Div2"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "modulator:inst3|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulator:inst3|Div0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "modulator:inst3|Mult5"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulator:inst3|Div5"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "modulator:inst3|Mult3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulator:inst3|Div3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "wavegen:inst6|lfoaddrgen:addr_genlfo2|Div0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "modulator:inst3|Mult1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulator:inst3|Div1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "modulator:inst3|Mult4"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "modulator:inst3|Div4"
Info: Elaborated megafunction instantiation "mixer:inst2|lpm_mult:Mult2"
Info: Instantiated megafunction "mixer:inst2|lpm_mult:Mult2" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "12"
    Info: Parameter "LPM_WIDTHB" = "11"
    Info: Parameter "LPM_WIDTHP" = "23"
    Info: Parameter "LPM_WIDTHR" = "23"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_vu01.tdf
    Info: Found entity 1: mult_vu01
Info: Elaborated megafunction instantiation "modulator:inst3|lpm_mult:Mult8"
Info: Instantiated megafunction "modulator:inst3|lpm_mult:Mult8" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "8"
    Info: Parameter "LPM_WIDTHB" = "11"
    Info: Parameter "LPM_WIDTHP" = "19"
    Info: Parameter "LPM_WIDTHR" = "19"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_pt01.tdf
    Info: Found entity 1: mult_pt01
Info: Elaborated megafunction instantiation "modulator:inst3|lpm_divide:Div8"
Info: Instantiated megafunction "modulator:inst3|lpm_divide:Div8" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "20"
    Info: Parameter "LPM_WIDTHD" = "8"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_bem.tdf
    Info: Found entity 1: lpm_divide_bem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info: Found entity 1: sign_div_unsign_llh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf
    Info: Found entity 1: alt_u_div_g2f
Info: Elaborated megafunction instantiation "modulator:inst3|lpm_mult:Mult6"
Info: Instantiated megafunction "modulator:inst3|lpm_mult:Mult6" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "8"
    Info: Parameter "LPM_WIDTHB" = "12"
    Info: Parameter "LPM_WIDTHP" = "20"
    Info: Parameter "LPM_WIDTHR" = "20"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_it01.tdf
    Info: Found entity 1: mult_it01
Info: Elaborated megafunction instantiation "modulator:inst3|lpm_divide:Div6"
Info: Instantiated megafunction "modulator:inst3|lpm_divide:Div6" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "20"
    Info: Parameter "LPM_WIDTHD" = "8"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Elaborated megafunction instantiation "mixer:inst2|lpm_mult:Mult0"
Info: Instantiated megafunction "mixer:inst2|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "11"
    Info: Parameter "LPM_WIDTHB" = "11"
    Info: Parameter "LPM_WIDTHP" = "22"
    Info: Parameter "LPM_WIDTHR" = "22"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_tu01.tdf
    Info: Found entity 1: mult_tu01
Info: Elaborated megafunction instantiation "modulator:inst3|lpm_divide:Div7"
Info: Instantiated megafunction "modulator:inst3|lpm_divide:Div7" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "20"
    Info: Parameter "LPM_WIDTHD" = "8"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Elaborated megafunction instantiation "wavegen:inst6|lfoaddrgen:addr_genlfo2|lpm_divide:Div0"
Info: Instantiated megafunction "wavegen:inst6|lfoaddrgen:addr_genlfo2|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "13"
    Info: Parameter "LPM_WIDTHD" = "8"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_dem.tdf
    Info: Found entity 1: lpm_divide_dem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info: Found entity 1: sign_div_unsign_nlh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info: Found entity 1: alt_u_div_k2f
Warning: Latch controller:inst1|diff_btn_vec[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal controller:inst1|diff_btn_vec~0
Warning: Latch controller:inst1|diff_btn_vec[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4|btn_reg[1]
Warning: Latch controller:inst1|diff_btn_vec[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4|btn_reg[6]
Warning: Latch controller:inst1|diff_btn_vec[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4|btn_reg[5]
Warning: Latch controller:inst1|diff_btn_vec[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4|btn_reg[3]
Warning: Latch controller:inst1|diff_btn_vec[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4|btn_reg[4]
Warning: Latch controller:inst1|diff_btn_vec[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal btn_reg:inst4|btn_reg[2]
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "RDISPb" is stuck at GND
    Warning (13410): Pin "RDISPc" is stuck at GND
    Warning (13410): Pin "RDISPg" is stuck at VCC
Critical Warning: Ignored Power-Up Level option on the following registers
    Critical Warning: Register controller:inst1|tempo_end[19] will power up to High
    Critical Warning: Register controller:inst1|tempo_end[18] will power up to High
    Critical Warning: Register controller:inst1|tempo_end[17] will power up to High
    Critical Warning: Register controller:inst1|tempo_end[16] will power up to High
    Critical Warning: Register controller:inst1|tempo_end[14] will power up to High
    Critical Warning: Register controller:inst1|tempo_end[9] will power up to High
    Critical Warning: Register controller:inst1|tempo_end[6] will power up to High
    Critical Warning: Register controller:inst1|octave[0] will power up to High
    Critical Warning: Register controller:inst1|ch3offset2[0] will power up to High
    Critical Warning: Register controller:inst1|ch2offset2[0] will power up to High
    Critical Warning: Register controller:inst1|ch2offset2[1] will power up to High
    Critical Warning: Register controller:inst1|ch3offset2[3] will power up to High
    Critical Warning: Register controller:inst1|ch3offset2[1] will power up to High
    Critical Warning: Register controller:inst1|ch1offset2[2] will power up to High
    Critical Warning: Register controller:inst1|ch2offset3[0] will power up to High
    Critical Warning: Register controller:inst1|ch2offset3[2] will power up to High
    Critical Warning: Register controller:inst1|ch2offset3[1] will power up to High
    Critical Warning: Register controller:inst1|ch3offset3[4] will power up to High
    Critical Warning: Register controller:inst1|ch1offset3[1] will power up to High
    Critical Warning: Register controller:inst1|ch1offset3[3] will power up to High
Info: 52 registers lost all their fanouts during netlist optimizations. The first 52 are displayed below.
    Info: Register "modulator:inst3|volume[0]" lost all its fanouts during netlist optimizations.
    Info: Register "modulator:inst3|volume[1]" lost all its fanouts during netlist optimizations.
    Info: Register "modulator:inst3|volume[2]" lost all its fanouts during netlist optimizations.
    Info: Register "modulator:inst3|volume[3]" lost all its fanouts during netlist optimizations.
    Info: Register "modulator:inst3|volume[4]" lost all its fanouts during netlist optimizations.
    Info: Register "modulator:inst3|volume[5]" lost all its fanouts during netlist optimizations.
    Info: Register "modulator:inst3|volume[6]" lost all its fanouts during netlist optimizations.
    Info: Register "modulator:inst3|volume[7]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfo1v[0]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfo1v[1]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfo1v[2]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfo1v[3]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfo1v[4]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfo1v[5]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfo1v[6]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|tmp_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|tmp_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|tmp_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|tmp_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|tmp_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|tmp_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|tmp_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|tmp_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|tmp_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|tmp_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|tmp_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|tmp_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|count[0]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|count[1]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|count[2]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|count[3]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|count[4]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|count[5]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|count[6]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|count[7]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|count[8]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|count[9]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|count[10]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|count[11]" lost all its fanouts during netlist optimizations.
    Info: Register "wavegen:inst6|lfoaddrgen:addr_genlfo1|count[12]" lost all its fanouts during netlist optimizations.
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "wavegen:inst6|lfoaddrgen:addr_genlfo2|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_k2f:divider|add_sub_11_result_int[0]~18"
Warning: Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "data_in[4]"
    Warning (15610): No output dependent on input pin "data_in[3]"
    Warning (15610): No output dependent on input pin "data_in[2]"
    Warning (15610): No output dependent on input pin "data_in[1]"
    Warning (15610): No output dependent on input pin "data_in[0]"
    Warning (15610): No output dependent on input pin "waveform_rot7[1]"
    Warning (15610): No output dependent on input pin "waveform_rot7[0]"
Info: Implemented 7457 device resources after synthesis - the final resource count might be different
    Info: Implemented 34 input pins
    Info: Implemented 28 output pins
    Info: Implemented 7059 logic cells
    Info: Implemented 311 RAM segments
    Info: Implemented 24 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 137 warnings
    Info: Peak virtual memory: 233 megabytes
    Info: Processing ended: Mon Apr 12 21:52:51 2010
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:00:53


