[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 121: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 121: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 28: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 221:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_cnt_en_sclear_clock_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 280:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_PRO_main_ENABLE and Lc2_PRO_main_ENABLE.
Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:01 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    17 x      2     29 gates
a3_x2           sxlib    10 x      2     20 gates
a4_x2           sxlib     3 x      2      7 gates
an12_x1         sxlib   104 x      2    177 gates
an12_x4         sxlib     8 x      3     22 gates
ao22_x2         sxlib     8 x      2     16 gates
inv_x1          sxlib   141 x      1    141 gates
inv_x2          sxlib     4 x      1      4 gates
inv_x4          sxlib     3 x      1      4 gates
inv_x8          sxlib     5 x      2     12 gates
na2_x1          sxlib    38 x      1     49 gates
na2_x4          sxlib     3 x      2      7 gates
na3_x1          sxlib    55 x      2     94 gates
na3_x4          sxlib     5 x      3     14 gates
na4_x1          sxlib    15 x      2     30 gates
nao22_x1        sxlib    24 x      2     48 gates
nao2o22_x1      sxlib    18 x      2     41 gates
nmx2_x1         sxlib    34 x      2     78 gates
no2_x1          sxlib    36 x      1     47 gates
no2_x4          sxlib     6 x      2     14 gates
no3_x1          sxlib    33 x      2     56 gates
no3_x4          sxlib     2 x      3      5 gates
no4_x1          sxlib    14 x      2     28 gates
noa22_x1        sxlib    10 x      2     20 gates
noa2a22_x1      sxlib     7 x      2     16 gates
noa2ao222_x1    sxlib    26 x      2     60 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     2 x      2      3 gates
o2_x4           sxlib     1 x      2      2 gates
o3_x2           sxlib     3 x      2      6 gates
oa22_x2         sxlib     2 x      2      4 gates
oa2a22_x2       sxlib    17 x      3     51 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    27 x      2     46 gates
on12_x4         sxlib     4 x      3     11 gates
sff1_x4         sxlib    74 x      6    444 gates
sff2_x4         sxlib   151 x      8   1208 gates
xr2_x1          sxlib     4 x      3     12 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      38
 Number of nets :                      923
 Number of instances :                 921
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2846
 Number of accumulated instances :     921
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK                  : 129.7 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.78 dn             0.31
ix487/nq                                         na2_x1      0.72  1.50 up             0.16
ix3843/nq                                        inv_x1      0.39  1.88 dn             0.05
ix3770/nq                                        na4_x1      0.40  2.28 up             0.03
ix2031/nq                                        na3_x1      0.91  3.19 dn             0.13
ix1859/nq                                        no3_x1      0.92  4.11 up             0.12
ix3863/nq                                        no4_x1      0.61  4.73 dn             0.08
ix1911/nq                                        nmx2_x1     0.33  5.06 up             0.03
ix4511/nq                                        na2_x1      0.31  5.37 dn             0.02
ix1913/nq                                        inv_x1      0.28  5.65 up             0.05
ix1529/q                                         ao22_x2     0.48  6.13 up             0.03
ix3852/nq                                        na4_x1      0.45  6.58 dn             0.03
ix1535/nq                                        na2_x1      0.18  6.76 up             0.03
ix2482/nq                                        nao22_x1    0.36  7.12 dn             0.02
Lc1_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  7.12 dn             0.00
data arrival time                                                  7.12


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  7.12
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 121: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 121: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 28: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 221:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_cnt_en_sclear_clock_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 283:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_PRO_main_ENABLE and Lc2_PRO_main_ENABLE.
Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:01 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    26 x      2     44 gates
a3_x2           sxlib     9 x      2     18 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib    91 x      2    155 gates
an12_x4         sxlib     8 x      3     22 gates
ao22_x2         sxlib     9 x      2     18 gates
inv_x1          sxlib   142 x      1    142 gates
inv_x2          sxlib     3 x      1      3 gates
inv_x4          sxlib     4 x      1      5 gates
inv_x8          sxlib     5 x      2     12 gates
na2_x1          sxlib    40 x      1     52 gates
na2_x4          sxlib     8 x      2     18 gates
na3_x1          sxlib    50 x      2     85 gates
na3_x4          sxlib     5 x      3     14 gates
na4_x1          sxlib    20 x      2     40 gates
nao22_x1        sxlib    21 x      2     42 gates
nao2o22_x1      sxlib    18 x      2     41 gates
nmx2_x1         sxlib    33 x      2     76 gates
no2_x1          sxlib    35 x      1     46 gates
no2_x4          sxlib     7 x      2     16 gates
no3_x1          sxlib    36 x      2     61 gates
no4_x1          sxlib    14 x      2     28 gates
noa22_x1        sxlib    12 x      2     24 gates
noa2a22_x1      sxlib     8 x      2     18 gates
noa2ao222_x1    sxlib    26 x      2     60 gates
noa3ao322_x4    sxlib     1 x      4      4 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     3 x      2      5 gates
o3_x2           sxlib     2 x      2      4 gates
oa22_x2         sxlib     2 x      2      4 gates
oa2a22_x2       sxlib    18 x      3     54 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    26 x      2     44 gates
on12_x4         sxlib     6 x      3     16 gates
sff1_x4         sxlib    73 x      6    438 gates
sff2_x4         sxlib   152 x      8   1216 gates
xr2_x1          sxlib     4 x      3     12 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      38
 Number of nets :                      928
 Number of instances :                 926
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2863
 Number of accumulated instances :     926
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK                  : 129.9 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.74 dn             0.28
ix59/nq                                          na2_x1      0.74  1.49 up             0.16
ix4079/nq                                        inv_x1      0.39  1.88 dn             0.05
ix3986/nq                                        na4_x1      0.40  2.27 up             0.03
ix3333/nq                                        na3_x1      0.91  3.18 dn             0.13
ix401/nq                                         no3_x1      0.92  4.11 up             0.12
ix4004/nq                                        no4_x1      0.61  4.72 dn             0.08
ix3549/nq                                        nmx2_x1     0.33  5.05 up             0.03
ix4440/nq                                        na2_x1      0.31  5.36 dn             0.02
ix3551/nq                                        inv_x1      0.28  5.64 up             0.05
ix3307/q                                         ao22_x2     0.48  6.12 up             0.03
ix3994/nq                                        na4_x1      0.45  6.57 dn             0.03
ix3313/nq                                        na2_x1      0.18  6.75 up             0.03
ix3246/nq                                        nao22_x1    0.36  7.11 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  7.11 dn             0.00
data arrival time                                                  7.11


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  7.11
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 28: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 222:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 289:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_PRO_main_ENABLE and Lc2_PRO_main_ENABLE.
Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:01 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    12 x      2     20 gates
a3_x2           sxlib     7 x      2     14 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   104 x      2    177 gates
an12_x4         sxlib     6 x      3     16 gates
ao22_x2         sxlib     7 x      2     14 gates
inv_x1          sxlib   151 x      1    151 gates
inv_x2          sxlib     4 x      1      4 gates
inv_x4          sxlib     5 x      1      6 gates
inv_x8          sxlib     3 x      2      7 gates
na2_x1          sxlib    41 x      1     53 gates
na2_x4          sxlib     2 x      2      5 gates
na3_x1          sxlib    52 x      2     88 gates
na3_x4          sxlib     5 x      3     14 gates
na4_x1          sxlib    17 x      2     34 gates
nao22_x1        sxlib    19 x      2     38 gates
nao2o22_x1      sxlib    18 x      2     41 gates
nmx2_x1         sxlib    35 x      2     80 gates
no2_x1          sxlib    50 x      1     65 gates
no2_x4          sxlib     8 x      2     18 gates
no3_x1          sxlib    34 x      2     58 gates
no4_x1          sxlib    16 x      2     32 gates
noa22_x1        sxlib    18 x      2     36 gates
noa2a22_x1      sxlib     7 x      2     16 gates
noa2ao222_x1    sxlib    27 x      2     62 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     2 x      2      3 gates
o3_x2           sxlib     2 x      2      4 gates
oa22_x2         sxlib     2 x      2      4 gates
oa2a22_x2       sxlib    18 x      3     54 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    26 x      2     44 gates
on12_x4         sxlib    10 x      3     27 gates
sff1_x4         sxlib    72 x      6    432 gates
sff2_x4         sxlib   153 x      8   1224 gates
xr2_x1          sxlib     4 x      3     12 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      38
 Number of nets :                      948
 Number of instances :                 946
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2881
 Number of accumulated instances :     946
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK                  : 129.7 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix65/nq                                          na2_x1      0.72  1.50 up             0.16
ix4431/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4035/nq                                        na4_x1      0.40  2.28 up             0.03
ix3353/nq                                        na3_x1      0.91  3.19 dn             0.13
ix85/nq                                          no3_x1      0.92  4.11 up             0.12
ix4102/nq                                        no4_x1      0.61  4.73 dn             0.08
ix3599/nq                                        nmx2_x1     0.33  5.06 up             0.03
ix4403/nq                                        na2_x1      0.31  5.36 dn             0.02
ix3601/nq                                        inv_x1      0.28  5.65 up             0.05
ix3097/q                                         ao22_x2     0.48  6.13 up             0.03
ix4092/nq                                        na4_x1      0.45  6.58 dn             0.03
ix3103/nq                                        na2_x1      0.18  6.76 up             0.03
ix3198/nq                                        nao22_x1    0.36  7.12 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  7.12 dn             0.00
data arrival time                                                  7.12


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  7.12
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 28: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 220:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 290:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_PRO_main_ENABLE and Lc2_PRO_main_ENABLE.
Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:01 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    12 x      2     20 gates
a3_x2           sxlib     7 x      2     14 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   104 x      2    177 gates
an12_x4         sxlib     6 x      3     16 gates
ao22_x2         sxlib     7 x      2     14 gates
inv_x1          sxlib   149 x      1    149 gates
inv_x2          sxlib     4 x      1      4 gates
inv_x4          sxlib     5 x      1      6 gates
inv_x8          sxlib     3 x      2      7 gates
na2_x1          sxlib    41 x      1     53 gates
na2_x4          sxlib     2 x      2      5 gates
na3_x1          sxlib    52 x      2     88 gates
na3_x4          sxlib     5 x      3     14 gates
na4_x1          sxlib    17 x      2     34 gates
nao22_x1        sxlib    19 x      2     38 gates
nao2o22_x1      sxlib    18 x      2     41 gates
nmx2_x1         sxlib    33 x      2     76 gates
no2_x1          sxlib    50 x      1     65 gates
no2_x4          sxlib     8 x      2     18 gates
no3_x1          sxlib    34 x      2     58 gates
no4_x1          sxlib    16 x      2     32 gates
noa22_x1        sxlib    18 x      2     36 gates
noa2a22_x1      sxlib     7 x      2     16 gates
noa2ao222_x1    sxlib    27 x      2     62 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     2 x      2      3 gates
o3_x2           sxlib     2 x      2      4 gates
oa22_x2         sxlib     2 x      2      4 gates
oa2a22_x2       sxlib    18 x      3     54 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    26 x      2     44 gates
on12_x4         sxlib    10 x      3     27 gates
sff1_x4         sxlib    72 x      6    432 gates
sff2_x4         sxlib   153 x      8   1224 gates
xr2_x1          sxlib     6 x      3     18 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      38
 Number of nets :                      946
 Number of instances :                 944
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2880
 Number of accumulated instances :     944
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK                  : 129.7 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix65/nq                                          na2_x1      0.72  1.50 up             0.16
ix4422/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4024/nq                                        na4_x1      0.40  2.28 up             0.03
ix3337/nq                                        na3_x1      0.91  3.19 dn             0.13
ix85/nq                                          no3_x1      0.92  4.11 up             0.12
ix4093/nq                                        no4_x1      0.61  4.73 dn             0.08
ix3583/nq                                        nmx2_x1     0.33  5.06 up             0.03
ix4394/nq                                        na2_x1      0.31  5.36 dn             0.02
ix3585/nq                                        inv_x1      0.28  5.65 up             0.05
ix3081/q                                         ao22_x2     0.48  6.13 up             0.03
ix4083/nq                                        na4_x1      0.45  6.58 dn             0.03
ix3087/nq                                        na2_x1      0.18  6.76 up             0.03
ix3194/nq                                        nao22_x1    0.36  7.12 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  7.12 dn             0.00
data arrival time                                                  7.12


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  7.12
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 28: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 220:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 290:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_PRO_main_ENABLE and Lc2_PRO_main_ENABLE.
Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:01 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    12 x      2     20 gates
a3_x2           sxlib     7 x      2     14 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   104 x      2    177 gates
an12_x4         sxlib     6 x      3     16 gates
ao22_x2         sxlib     7 x      2     14 gates
inv_x1          sxlib   149 x      1    149 gates
inv_x2          sxlib     4 x      1      4 gates
inv_x4          sxlib     5 x      1      6 gates
inv_x8          sxlib     3 x      2      7 gates
na2_x1          sxlib    41 x      1     53 gates
na2_x4          sxlib     2 x      2      5 gates
na3_x1          sxlib    52 x      2     88 gates
na3_x4          sxlib     5 x      3     14 gates
na4_x1          sxlib    17 x      2     34 gates
nao22_x1        sxlib    19 x      2     38 gates
nao2o22_x1      sxlib    18 x      2     41 gates
nmx2_x1         sxlib    33 x      2     76 gates
no2_x1          sxlib    50 x      1     65 gates
no2_x4          sxlib     8 x      2     18 gates
no3_x1          sxlib    34 x      2     58 gates
no4_x1          sxlib    16 x      2     32 gates
noa22_x1        sxlib    18 x      2     36 gates
noa2a22_x1      sxlib     7 x      2     16 gates
noa2ao222_x1    sxlib    27 x      2     62 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     2 x      2      3 gates
o3_x2           sxlib     2 x      2      4 gates
oa22_x2         sxlib     4 x      2      8 gates
oa2a22_x2       sxlib    18 x      3     54 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    26 x      2     44 gates
on12_x4         sxlib    10 x      3     27 gates
sff1_x4         sxlib    72 x      6    432 gates
sff2_x4         sxlib   153 x      8   1224 gates
xr2_x1          sxlib     6 x      3     18 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      38
 Number of nets :                      948
 Number of instances :                 946
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2884
 Number of accumulated instances :     946
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK                  : 129.7 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix65/nq                                          na2_x1      0.72  1.50 up             0.16
ix4488/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4091/nq                                        na4_x1      0.40  2.28 up             0.03
ix3343/nq                                        na3_x1      0.91  3.19 dn             0.13
ix85/nq                                          no3_x1      0.92  4.11 up             0.12
ix4158/nq                                        no4_x1      0.61  4.73 dn             0.08
ix3595/nq                                        nmx2_x1     0.33  5.06 up             0.03
ix4460/nq                                        na2_x1      0.31  5.36 dn             0.02
ix3597/nq                                        inv_x1      0.28  5.65 up             0.05
ix3087/q                                         ao22_x2     0.48  6.13 up             0.03
ix4148/nq                                        na4_x1      0.45  6.58 dn             0.03
ix3093/nq                                        na2_x1      0.18  6.76 up             0.03
ix3196/nq                                        nao22_x1    0.36  7.12 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  7.12 dn             0.00
data arrival time                                                  7.12


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  7.12
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 28: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 220:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 286:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_PRO_main_ENABLE and Lc2_PRO_main_ENABLE.
Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:01 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    12 x      2     20 gates
a3_x2           sxlib     7 x      2     14 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   104 x      2    177 gates
an12_x4         sxlib     6 x      3     16 gates
ao22_x2         sxlib     7 x      2     14 gates
buf_x8          sxlib     2 x      3      5 gates
inv_x1          sxlib   149 x      1    149 gates
inv_x2          sxlib     4 x      1      4 gates
inv_x4          sxlib     5 x      1      6 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    39 x      1     51 gates
na2_x4          sxlib     2 x      2      5 gates
na3_x1          sxlib    54 x      2     92 gates
na3_x4          sxlib     5 x      3     14 gates
na4_x1          sxlib    17 x      2     34 gates
nao22_x1        sxlib    19 x      2     38 gates
nao2o22_x1      sxlib    16 x      2     37 gates
nmx2_x1         sxlib    33 x      2     76 gates
no2_x1          sxlib    48 x      1     62 gates
no2_x4          sxlib     8 x      2     18 gates
no3_x1          sxlib    32 x      2     54 gates
no4_x1          sxlib    18 x      2     36 gates
noa22_x1        sxlib    18 x      2     36 gates
noa2a22_x1      sxlib     7 x      2     16 gates
noa2ao222_x1    sxlib    27 x      2     62 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     2 x      2      3 gates
o3_x2           sxlib     2 x      2      4 gates
oa22_x2         sxlib     6 x      2     12 gates
oa2a22_x2       sxlib    18 x      3     54 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    28 x      2     48 gates
on12_x4         sxlib    10 x      3     27 gates
sff1_x4         sxlib    72 x      6    432 gates
sff2_x4         sxlib   153 x      8   1224 gates
xr2_x1          sxlib     4 x      3     12 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      38
 Number of nets :                      946
 Number of instances :                 944
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2881
 Number of accumulated instances :     944
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK                  : 129.7 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix65/nq                                          na2_x1      0.72  1.50 up             0.16
ix4481/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4091/nq                                        na4_x1      0.40  2.28 up             0.03
ix3351/nq                                        na3_x1      0.91  3.19 dn             0.13
ix85/nq                                          no3_x1      0.92  4.11 up             0.12
ix4158/nq                                        no4_x1      0.61  4.73 dn             0.08
ix3603/nq                                        nmx2_x1     0.33  5.06 up             0.03
ix4453/nq                                        na2_x1      0.31  5.36 dn             0.02
ix3605/nq                                        inv_x1      0.28  5.65 up             0.05
ix3095/q                                         ao22_x2     0.48  6.13 up             0.03
ix4148/nq                                        na4_x1      0.45  6.58 dn             0.03
ix3101/nq                                        na2_x1      0.18  6.76 up             0.03
ix3200/nq                                        nao22_x1    0.36  7.12 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  7.12 dn             0.00
data arrival time                                                  7.12


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  7.12
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 28: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 220:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 285:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_PRO_main_ENABLE and Lc2_PRO_main_ENABLE.
Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:01 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    12 x      2     20 gates
a3_x2           sxlib     4 x      2      8 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   100 x      2    170 gates
an12_x4         sxlib     6 x      3     16 gates
ao22_x2         sxlib     9 x      2     18 gates
buf_x8          sxlib     1 x      3      3 gates
inv_x1          sxlib   145 x      1    145 gates
inv_x2          sxlib     4 x      1      4 gates
inv_x4          sxlib     2 x      1      3 gates
inv_x8          sxlib     2 x      2      5 gates
mx2_x2          sxlib     2 x      3      6 gates
na2_x1          sxlib    41 x      1     53 gates
na2_x4          sxlib     2 x      2      5 gates
na3_x1          sxlib    59 x      2    100 gates
na3_x4          sxlib     5 x      3     14 gates
na4_x1          sxlib    15 x      2     30 gates
nao22_x1        sxlib    20 x      2     40 gates
nao2o22_x1      sxlib    16 x      2     37 gates
nmx2_x1         sxlib    29 x      2     67 gates
no2_x1          sxlib    44 x      1     57 gates
no2_x4          sxlib     8 x      2     18 gates
no3_x1          sxlib    32 x      2     54 gates
no4_x1          sxlib    18 x      2     36 gates
noa22_x1        sxlib    16 x      2     32 gates
noa2a22_x1      sxlib     5 x      2     12 gates
noa2ao222_x1    sxlib    27 x      2     62 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     2 x      2      3 gates
o3_x2           sxlib     4 x      2      8 gates
o4_x2           sxlib     2 x      2      5 gates
oa22_x2         sxlib     5 x      2     10 gates
oa2a22_x2       sxlib    18 x      3     54 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    33 x      2     56 gates
on12_x4         sxlib    11 x      3     30 gates
sff1_x4         sxlib    70 x      6    420 gates
sff2_x4         sxlib   155 x      8   1240 gates
xr2_x1          sxlib     4 x      3     12 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      38
 Number of nets :                      939
 Number of instances :                 937
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2878
 Number of accumulated instances :     937
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK                  : 129.7 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix69/nq                                          na2_x1      0.72  1.50 up             0.16
ix4488/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4091/nq                                        na4_x1      0.40  2.28 up             0.03
ix3307/nq                                        na3_x1      0.91  3.19 dn             0.13
ix3315/nq                                        no3_x1      0.92  4.11 up             0.12
ix4158/nq                                        no4_x1      0.61  4.73 dn             0.08
ix3575/nq                                        nmx2_x1     0.33  5.06 up             0.03
ix4460/nq                                        na2_x1      0.31  5.36 dn             0.02
ix3577/nq                                        inv_x1      0.28  5.65 up             0.05
ix3051/q                                         ao22_x2     0.48  6.13 up             0.03
ix4148/nq                                        na4_x1      0.45  6.58 dn             0.03
ix3057/nq                                        na2_x1      0.18  6.76 up             0.03
ix3208/nq                                        nao22_x1    0.36  7.12 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  7.12 dn             0.00
data arrival time                                                  7.12


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  7.12
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 28: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 220:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 285:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_PRO_main_ENABLE and Lc2_PRO_main_ENABLE.
Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:01 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib     3 x      2      6 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   100 x      2    170 gates
an12_x4         sxlib     6 x      3     16 gates
ao22_x2         sxlib     9 x      2     18 gates
inv_x1          sxlib   145 x      1    145 gates
inv_x2          sxlib     4 x      1      4 gates
inv_x4          sxlib     1 x      1      1 gates
inv_x8          sxlib     5 x      2     12 gates
mx2_x2          sxlib     2 x      3      6 gates
na2_x1          sxlib    39 x      1     51 gates
na2_x4          sxlib     2 x      2      5 gates
na3_x1          sxlib    60 x      2    102 gates
na3_x4          sxlib     5 x      3     14 gates
na4_x1          sxlib    15 x      2     30 gates
nao22_x1        sxlib    21 x      2     42 gates
nao2o22_x1      sxlib    16 x      2     37 gates
nmx2_x1         sxlib    27 x      2     62 gates
no2_x1          sxlib    48 x      1     62 gates
no2_x4          sxlib     8 x      2     18 gates
no3_x1          sxlib    34 x      2     58 gates
no4_x1          sxlib    16 x      2     32 gates
noa22_x1        sxlib    16 x      2     32 gates
noa2a22_x1      sxlib     5 x      2     12 gates
noa2ao222_x1    sxlib    25 x      2     57 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     2 x      2      3 gates
o3_x2           sxlib     6 x      2     12 gates
o4_x2           sxlib     2 x      2      5 gates
oa22_x2         sxlib     6 x      2     12 gates
oa2a22_x2       sxlib    18 x      3     54 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    34 x      2     58 gates
on12_x4         sxlib     8 x      3     22 gates
sff1_x4         sxlib    68 x      6    408 gates
sff2_x4         sxlib   157 x      8   1256 gates
xr2_x1          sxlib     4 x      3     12 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      38
 Number of nets :                      938
 Number of instances :                 936
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2875
 Number of accumulated instances :     936
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK                  : 129.7 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix69/nq                                          na2_x1      0.72  1.50 up             0.16
ix4427/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4032/nq                                        na4_x1      0.40  2.28 up             0.03
ix3299/nq                                        na3_x1      0.91  3.19 dn             0.13
ix3307/nq                                        no3_x1      0.92  4.11 up             0.12
ix4099/nq                                        no4_x1      0.61  4.73 dn             0.08
ix3563/nq                                        nmx2_x1     0.33  5.06 up             0.03
ix4399/nq                                        na2_x1      0.31  5.36 dn             0.02
ix3565/nq                                        inv_x1      0.28  5.65 up             0.05
ix3043/q                                         ao22_x2     0.48  6.13 up             0.03
ix4089/nq                                        na4_x1      0.45  6.58 dn             0.03
ix3049/nq                                        na2_x1      0.18  6.76 up             0.03
ix3216/nq                                        nao22_x1    0.36  7.12 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  7.12 dn             0.00
data arrival time                                                  7.12


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  7.12
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 28: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 220:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 285:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_PRO_main_ENABLE and Lc2_PRO_main_ENABLE.
Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:01 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib     5 x      2     10 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   104 x      2    177 gates
an12_x4         sxlib     6 x      3     16 gates
ao22_x2         sxlib    11 x      2     22 gates
inv_x1          sxlib   139 x      1    139 gates
inv_x2          sxlib     6 x      1      6 gates
inv_x4          sxlib     3 x      1      4 gates
inv_x8          sxlib     1 x      2      2 gates
mx2_x2          sxlib     2 x      3      6 gates
na2_x1          sxlib    41 x      1     53 gates
na2_x4          sxlib     4 x      2      9 gates
na3_x1          sxlib    56 x      2     95 gates
na3_x4          sxlib     5 x      3     14 gates
na4_x1          sxlib    17 x      2     34 gates
nao22_x1        sxlib    21 x      2     42 gates
nao2o22_x1      sxlib    16 x      2     37 gates
nmx2_x1         sxlib    29 x      2     67 gates
no2_x1          sxlib    46 x      1     60 gates
no2_x4          sxlib     8 x      2     18 gates
no3_x1          sxlib    32 x      2     54 gates
no4_x1          sxlib    16 x      2     32 gates
noa22_x1        sxlib    14 x      2     28 gates
noa2a22_x1      sxlib     5 x      2     12 gates
noa2ao222_x1    sxlib    25 x      2     57 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     2 x      2      3 gates
o3_x2           sxlib     6 x      2     12 gates
o4_x2           sxlib     2 x      2      5 gates
oa22_x2         sxlib     4 x      2      8 gates
oa2a22_x2       sxlib    18 x      3     54 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    28 x      2     48 gates
on12_x4         sxlib    10 x      3     27 gates
sff1_x4         sxlib    68 x      6    408 gates
sff2_x4         sxlib   157 x      8   1256 gates
xr2_x1          sxlib     4 x      3     12 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      38
 Number of nets :                      932
 Number of instances :                 930
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2870
 Number of accumulated instances :     930
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK                  : 129.7 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix65/nq                                          na2_x1      0.72  1.50 up             0.16
ix4502/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4115/nq                                        na4_x1      0.40  2.28 up             0.03
ix3475/nq                                        na3_x1      0.91  3.19 dn             0.13
ix85/nq                                          no3_x1      0.92  4.11 up             0.12
ix4182/nq                                        no4_x1      0.61  4.73 dn             0.08
ix3535/nq                                        nmx2_x1     0.33  5.06 up             0.03
ix4474/nq                                        na2_x1      0.31  5.36 dn             0.02
ix3537/nq                                        inv_x1      0.28  5.65 up             0.05
ix3219/q                                         ao22_x2     0.48  6.13 up             0.03
ix4172/nq                                        na4_x1      0.45  6.58 dn             0.03
ix3225/nq                                        na2_x1      0.18  6.76 up             0.03
ix3322/nq                                        nao22_x1    0.36  7.12 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  7.12 dn             0.00
data arrival time                                                  7.12


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  7.12
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 28: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 220:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 285:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_PRO_main_ENABLE and Lc2_PRO_main_ENABLE.
Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:01 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib     5 x      2     10 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   102 x      2    173 gates
an12_x4         sxlib     6 x      3     16 gates
ao22_x2         sxlib    11 x      2     22 gates
inv_x1          sxlib   145 x      1    145 gates
inv_x2          sxlib     6 x      1      6 gates
inv_x4          sxlib     3 x      1      4 gates
inv_x8          sxlib     3 x      2      7 gates
mx2_x2          sxlib     2 x      3      6 gates
na2_x1          sxlib    43 x      1     56 gates
na2_x4          sxlib     4 x      2      9 gates
na3_x1          sxlib    56 x      2     95 gates
na3_x4          sxlib     5 x      3     14 gates
na4_x1          sxlib    15 x      2     30 gates
nao22_x1        sxlib    19 x      2     38 gates
nao2o22_x1      sxlib    16 x      2     37 gates
nmx2_x1         sxlib    31 x      2     71 gates
no2_x1          sxlib    46 x      1     60 gates
no2_x4          sxlib     8 x      2     18 gates
no3_x1          sxlib    32 x      2     54 gates
no4_x1          sxlib    18 x      2     36 gates
noa22_x1        sxlib    16 x      2     32 gates
noa2a22_x1      sxlib     5 x      2     12 gates
noa2ao222_x1    sxlib    25 x      2     57 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     2 x      2      3 gates
o3_x2           sxlib     4 x      2      8 gates
o4_x2           sxlib     4 x      2      9 gates
oa22_x2         sxlib     4 x      2      8 gates
oa2a22_x2       sxlib    18 x      3     54 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    32 x      2     54 gates
on12_x4         sxlib     8 x      3     22 gates
sff1_x4         sxlib    70 x      6    420 gates
sff2_x4         sxlib   155 x      8   1240 gates
xr2_x1          sxlib     4 x      3     12 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      38
 Number of nets :                      944
 Number of instances :                 942
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2882
 Number of accumulated instances :     942
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK                  : 129.7 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix65/nq                                          na2_x1      0.72  1.50 up             0.16
ix4507/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4113/nq                                        na4_x1      0.40  2.28 up             0.03
ix3483/nq                                        na3_x1      0.91  3.19 dn             0.13
ix85/nq                                          no3_x1      0.92  4.11 up             0.12
ix4180/nq                                        no4_x1      0.61  4.73 dn             0.08
ix3543/nq                                        nmx2_x1     0.33  5.06 up             0.03
ix4479/nq                                        na2_x1      0.31  5.36 dn             0.02
ix3545/nq                                        inv_x1      0.28  5.65 up             0.05
ix3227/q                                         ao22_x2     0.48  6.13 up             0.03
ix4170/nq                                        na4_x1      0.45  6.58 dn             0.03
ix3233/nq                                        na2_x1      0.18  6.76 up             0.03
ix3318/nq                                        nao22_x1    0.36  7.12 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  7.12 dn             0.00
data arrival time                                                  7.12


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  7.12
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 28: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 226:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 285:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_PRO_main_ENABLE and Lc2_PRO_main_ENABLE.
Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:01 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib     5 x      2     10 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   104 x      2    177 gates
an12_x4         sxlib     6 x      3     16 gates
ao22_x2         sxlib    11 x      2     22 gates
inv_x1          sxlib   147 x      1    147 gates
inv_x2          sxlib     2 x      1      2 gates
inv_x4          sxlib     5 x      1      6 gates
inv_x8          sxlib     1 x      2      2 gates
mx2_x2          sxlib     2 x      3      6 gates
na2_x1          sxlib    41 x      1     53 gates
na2_x4          sxlib     2 x      2      5 gates
na3_x1          sxlib    54 x      2     92 gates
na3_x4          sxlib     5 x      3     14 gates
na4_x1          sxlib    15 x      2     30 gates
nao22_x1        sxlib    21 x      2     42 gates
nao2o22_x1      sxlib    16 x      2     37 gates
nmx2_x1         sxlib    29 x      2     67 gates
no2_x1          sxlib    44 x      1     57 gates
no2_x4          sxlib     8 x      2     18 gates
no3_x1          sxlib    38 x      2     65 gates
no4_x1          sxlib    14 x      2     28 gates
noa22_x1        sxlib    16 x      2     32 gates
noa2a22_x1      sxlib     5 x      2     12 gates
noa2ao222_x1    sxlib    25 x      2     57 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     2 x      2      3 gates
o3_x2           sxlib     4 x      2      8 gates
o4_x2           sxlib     2 x      2      5 gates
oa22_x2         sxlib     2 x      2      4 gates
oa2a22_x2       sxlib    18 x      3     54 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    28 x      2     48 gates
on12_x4         sxlib    10 x      3     27 gates
sff1_x4         sxlib    66 x      6    396 gates
sff2_x4         sxlib   159 x      8   1272 gates
xr2_x1          sxlib     4 x      3     12 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      38
 Number of nets :                      932
 Number of instances :                 930
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2868
 Number of accumulated instances :     930
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK                  : 129.7 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix65/nq                                          na2_x1      0.72  1.50 up             0.16
ix4517/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4119/nq                                        na4_x1      0.40  2.28 up             0.03
ix3475/nq                                        na3_x1      0.91  3.19 dn             0.13
ix85/nq                                          no3_x1      0.92  4.11 up             0.12
ix4186/nq                                        no4_x1      0.61  4.73 dn             0.08
ix3535/nq                                        nmx2_x1     0.33  5.06 up             0.03
ix4489/nq                                        na2_x1      0.31  5.36 dn             0.02
ix3537/nq                                        inv_x1      0.28  5.65 up             0.05
ix3219/q                                         ao22_x2     0.48  6.13 up             0.03
ix4176/nq                                        na4_x1      0.45  6.58 dn             0.03
ix3225/nq                                        na2_x1      0.18  6.76 up             0.03
ix3316/nq                                        nao22_x1    0.36  7.12 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  7.12 dn             0.00
data arrival time                                                  7.12


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  7.12
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 28: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 226:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 285:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_PRO_main_ENABLE and Lc2_PRO_main_ENABLE.
Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:01 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib     5 x      2     10 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   102 x      2    173 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib    11 x      2     22 gates
inv_x1          sxlib   144 x      1    144 gates
inv_x2          sxlib     1 x      1      1 gates
inv_x4          sxlib     7 x      1      9 gates
inv_x8          sxlib     1 x      2      2 gates
mx2_x2          sxlib     2 x      3      6 gates
na2_x1          sxlib    47 x      1     61 gates
na3_x1          sxlib    52 x      2     88 gates
na3_x4          sxlib     9 x      3     24 gates
na4_x1          sxlib    13 x      2     26 gates
nao22_x1        sxlib    19 x      2     38 gates
nao2o22_x1      sxlib    14 x      2     32 gates
nmx2_x1         sxlib    25 x      2     57 gates
no2_x1          sxlib    45 x      1     58 gates
no2_x4          sxlib     9 x      2     21 gates
no3_x1          sxlib    40 x      2     68 gates
no4_x1          sxlib    16 x      2     32 gates
noa22_x1        sxlib    18 x      2     36 gates
noa2a22_x1      sxlib     7 x      2     16 gates
noa2ao222_x1    sxlib    25 x      2     57 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     2 x      2      3 gates
o3_x2           sxlib     4 x      2      8 gates
o4_x2           sxlib     2 x      2      5 gates
oa22_x2         sxlib     4 x      2      8 gates
oa2a22_x2       sxlib    18 x      3     54 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    30 x      2     51 gates
on12_x4         sxlib    10 x      3     27 gates
sff1_x4         sxlib    64 x      6    384 gates
sff2_x4         sxlib   161 x      8   1288 gates
xr2_x1          sxlib     4 x      3     12 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      38
 Number of nets :                      936
 Number of instances :                 934
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2877
 Number of accumulated instances :     934
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK                  : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix65/nq                                          na2_x1      0.72  1.50 up             0.16
ix4527/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4100/nq                                        na4_x1      0.40  2.28 up             0.03
ix3467/nq                                        na3_x1      0.91  3.19 dn             0.13
ix3175/nq                                        no3_x1      0.92  4.11 up             0.12
ix4162/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3527/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4159/nq                                        na2_x1      0.38  5.46 dn             0.05
ix3213/nq                                        no4_x1      0.51  5.97 up             0.03
ix4156/q                                         an12_x1     0.27  6.24 dn             0.02
ix3306/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 28: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 226:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 285:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_PRO_main_ENABLE and Lc2_PRO_main_ENABLE.
Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:01 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib    11 x      2     22 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   102 x      2    173 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib    11 x      2     22 gates
inv_x1          sxlib   150 x      1    150 gates
inv_x2          sxlib     1 x      1      1 gates
inv_x4          sxlib     7 x      1      9 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    53 x      1     69 gates
na3_x1          sxlib    52 x      2     88 gates
na3_x4          sxlib     9 x      3     24 gates
na4_x1          sxlib    13 x      2     26 gates
nao22_x1        sxlib    19 x      2     38 gates
nao2o22_x1      sxlib    14 x      2     32 gates
nmx2_x1         sxlib    27 x      2     62 gates
no2_x1          sxlib    45 x      1     58 gates
no2_x4          sxlib     9 x      2     21 gates
no3_x1          sxlib    30 x      2     51 gates
no4_x1          sxlib    20 x      2     40 gates
noa22_x1        sxlib    20 x      2     40 gates
noa2a22_x1      sxlib     7 x      2     16 gates
noa2ao222_x1    sxlib    25 x      2     57 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     2 x      2      3 gates
o3_x2           sxlib     2 x      2      4 gates
o4_x2           sxlib     2 x      2      5 gates
oa22_x2         sxlib     4 x      2      8 gates
oa2a22_x2       sxlib    18 x      3     54 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    26 x      2     44 gates
on12_x4         sxlib    10 x      3     27 gates
sff1_x4         sxlib    64 x      6    384 gates
sff2_x4         sxlib   161 x      8   1288 gates
xr2_x1          sxlib     4 x      3     12 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      38
 Number of nets :                      944
 Number of instances :                 942
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2886
 Number of accumulated instances :     942
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK                  : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix65/nq                                          na2_x1      0.72  1.50 up             0.16
ix4526/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4098/nq                                        na4_x1      0.40  2.28 up             0.03
ix3491/nq                                        na3_x1      0.91  3.19 dn             0.13
ix3199/nq                                        no3_x1      0.92  4.11 up             0.12
ix4160/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3551/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4157/nq                                        na2_x1      0.38  5.46 dn             0.05
ix3237/nq                                        no4_x1      0.51  5.97 up             0.03
ix4154/q                                         an12_x1     0.27  6.24 dn             0.02
ix3302/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 226:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 285:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:01 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib    13 x      2     26 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   100 x      2    170 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     9 x      2     18 gates
inv_x1          sxlib   148 x      1    148 gates
inv_x2          sxlib     3 x      1      3 gates
inv_x4          sxlib     7 x      1      9 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    53 x      1     69 gates
na3_x1          sxlib    50 x      2     85 gates
na3_x4          sxlib     9 x      3     24 gates
na4_x1          sxlib    13 x      2     26 gates
nao22_x1        sxlib    19 x      2     38 gates
nao2o22_x1      sxlib    16 x      2     37 gates
nmx2_x1         sxlib    27 x      2     62 gates
no2_x1          sxlib    45 x      1     58 gates
no2_x4          sxlib     9 x      2     21 gates
no3_x1          sxlib    30 x      2     51 gates
no4_x1          sxlib    20 x      2     40 gates
noa22_x1        sxlib    22 x      2     44 gates
noa2a22_x1      sxlib     5 x      2     12 gates
noa2ao222_x1    sxlib    25 x      2     57 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     3 x      2      5 gates
o3_x2           sxlib     4 x      2      8 gates
o4_x2           sxlib     2 x      2      5 gates
oa22_x2         sxlib     4 x      2      8 gates
oa2a22_x2       sxlib    18 x      3     54 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    27 x      2     46 gates
on12_x4         sxlib    10 x      3     27 gates
sff1_x4         sxlib    65 x      6    390 gates
sff2_x4         sxlib   161 x      8   1288 gates
xr2_x1          sxlib     4 x      3     12 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      39
 Number of nets :                      948
 Number of instances :                 945
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2897
 Number of accumulated instances :     945
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.4 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix65/nq                                          na2_x1      0.72  1.50 up             0.16
ix4534/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4106/nq                                        na4_x1      0.40  2.28 up             0.03
ix3501/nq                                        na3_x1      0.91  3.19 dn             0.13
ix3209/nq                                        no3_x1      0.92  4.11 up             0.12
ix4168/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3561/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4165/nq                                        na2_x1      0.38  5.46 dn             0.05
ix3247/nq                                        no4_x1      0.51  5.97 up             0.03
ix4162/q                                         an12_x1     0.27  6.24 dn             0.02
ix3306/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/leonardo/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2005b.24 (Release Production Release, compiled Nov 10 2005 at 16:45:57)
Copyright 1990-2005 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2005 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/leonardo/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/leonardo/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/leonardo/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/leonardo/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/leonardo/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/leonardo/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 126: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 126: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 28: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 242:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 308:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:02 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib     4 x      2      8 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib    96 x      2    163 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     9 x      2     18 gates
inv_x1          sxlib   159 x      1    159 gates
inv_x2          sxlib     3 x      1      3 gates
inv_x4          sxlib     7 x      1      9 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    47 x      1     61 gates
na3_x1          sxlib    48 x      2     82 gates
na3_x4          sxlib     9 x      3     24 gates
na4_x1          sxlib    17 x      2     34 gates
nao22_x1        sxlib    25 x      2     50 gates
nao2o22_x1      sxlib    18 x      2     41 gates
nmx2_x1         sxlib    33 x      2     76 gates
no2_x1          sxlib    59 x      1     77 gates
no2_x4          sxlib     9 x      2     21 gates
no3_x1          sxlib    47 x      2     80 gates
no4_x1          sxlib    20 x      2     40 gates
noa22_x1        sxlib    18 x      2     36 gates
noa22_x4        sxlib     2 x      3      7 gates
noa2a22_x1      sxlib     9 x      2     21 gates
noa2ao222_x1    sxlib    25 x      2     57 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     4 x      2      7 gates
o3_x2           sxlib     2 x      2      4 gates
oa22_x2         sxlib    10 x      2     20 gates
oa2a22_x2       sxlib    16 x      3     48 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    36 x      2     61 gates
on12_x4         sxlib    12 x      3     32 gates
sff1_x4         sxlib    74 x      6    444 gates
sff2_x4         sxlib   157 x      8   1256 gates
xr2_x1          sxlib     4 x      3     12 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      38
 Number of nets :                     1005
 Number of instances :                1003
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    3007
 Number of accumulated instances :    1003
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK                  : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix595/nq                                         na2_x1      0.72  1.50 up             0.16
ix4801/nq                                        inv_x1      0.39  1.88 dn             0.05
ix3936/nq                                        na4_x1      0.40  2.28 up             0.03
ix3199/nq                                        na3_x1      0.91  3.19 dn             0.13
ix985/nq                                         no3_x1      0.92  4.11 up             0.12
ix3973/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3079/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix3970/nq                                        na2_x1      0.38  5.46 dn             0.05
ix625/nq                                         no4_x1      0.51  5.97 up             0.03
ix3967/q                                         an12_x1     0.27  6.24 dn             0.02
ix1934/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc1_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/leonardo/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2005b.24 (Release Production Release, compiled Nov 10 2005 at 16:45:57)
Copyright 1990-2005 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2005 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/leonardo/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/leonardo/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/leonardo/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/leonardo/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/leonardo/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/leonardo/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 126: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 126: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 242:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 308:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:02 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib     6 x      2     12 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib    94 x      2    160 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     7 x      2     14 gates
inv_x1          sxlib   157 x      1    157 gates
inv_x2          sxlib     5 x      1      5 gates
inv_x4          sxlib     7 x      1      9 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    47 x      1     61 gates
na3_x1          sxlib    46 x      2     78 gates
na3_x4          sxlib     9 x      3     24 gates
na4_x1          sxlib    17 x      2     34 gates
nao22_x1        sxlib    25 x      2     50 gates
nao2o22_x1      sxlib    20 x      2     46 gates
nmx2_x1         sxlib    33 x      2     76 gates
no2_x1          sxlib    59 x      1     77 gates
no2_x4          sxlib     9 x      2     21 gates
no3_x1          sxlib    47 x      2     80 gates
no4_x1          sxlib    20 x      2     40 gates
noa22_x1        sxlib    20 x      2     40 gates
noa22_x4        sxlib     2 x      3      7 gates
noa2a22_x1      sxlib     7 x      2     16 gates
noa2ao222_x1    sxlib    25 x      2     57 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     5 x      2      8 gates
o3_x2           sxlib     4 x      2      8 gates
oa22_x2         sxlib    10 x      2     20 gates
oa2a22_x2       sxlib    16 x      3     48 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    37 x      2     63 gates
on12_x4         sxlib    12 x      3     32 gates
sff1_x4         sxlib    75 x      6    450 gates
sff2_x4         sxlib   157 x      8   1256 gates
xr2_x1          sxlib     4 x      3     12 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      39
 Number of nets :                     1009
 Number of instances :                1006
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    3017
 Number of accumulated instances :    1006
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.3 MHz
	CLK2                 : 135.4 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix605/nq                                         na2_x1      0.72  1.50 up             0.16
ix4818/nq                                        inv_x1      0.39  1.88 dn             0.05
ix3946/nq                                        na4_x1      0.40  2.28 up             0.03
ix3209/nq                                        na3_x1      0.91  3.19 dn             0.13
ix995/nq                                         no3_x1      0.92  4.11 up             0.12
ix3983/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3089/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix3980/nq                                        na2_x1      0.38  5.46 dn             0.05
ix635/nq                                         no4_x1      0.51  5.97 up             0.03
ix3977/q                                         an12_x1     0.27  6.24 dn             0.02
ix1946/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc1_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/leonardo/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2005b.24 (Release Production Release, compiled Nov 10 2005 at 16:45:57)
Copyright 1990-2005 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2005 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/leonardo/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/leonardo/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/leonardo/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/leonardo/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/leonardo/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/leonardo/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 126: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 126: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 243:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 308:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:02 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib     8 x      2     16 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib    98 x      2    167 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     5 x      2     10 gates
inv_x1          sxlib   157 x      1    157 gates
inv_x2          sxlib     5 x      1      5 gates
inv_x4          sxlib     9 x      1     12 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    49 x      1     64 gates
na3_x1          sxlib    46 x      2     78 gates
na3_x4          sxlib     9 x      3     24 gates
na4_x1          sxlib    15 x      2     30 gates
nao22_x1        sxlib    23 x      2     46 gates
nao2o22_x1      sxlib    20 x      2     46 gates
nmx2_x1         sxlib    33 x      2     76 gates
no2_x1          sxlib    53 x      1     69 gates
no2_x4          sxlib     9 x      2     21 gates
no3_x1          sxlib    49 x      2     83 gates
no4_x1          sxlib    18 x      2     36 gates
noa22_x1        sxlib    20 x      2     40 gates
noa22_x4        sxlib     2 x      3      7 gates
noa2a22_x1      sxlib     7 x      2     16 gates
noa2ao222_x1    sxlib    25 x      2     57 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     5 x      2      8 gates
o3_x2           sxlib     4 x      2      8 gates
oa22_x2         sxlib     8 x      2     16 gates
oa2a22_x2       sxlib    16 x      3     48 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    35 x      2     60 gates
on12_x4         sxlib    12 x      3     32 gates
sff1_x4         sxlib    73 x      6    438 gates
sff2_x4         sxlib   159 x      8   1272 gates
xr2_x1          sxlib     4 x      3     12 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      39
 Number of nets :                     1003
 Number of instances :                1000
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    3010
 Number of accumulated instances :    1000
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.3 MHz
	CLK2                 : 135.4 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix601/nq                                         na2_x1      0.72  1.50 up             0.16
ix4814/nq                                        inv_x1      0.39  1.88 dn             0.05
ix3956/nq                                        na4_x1      0.40  2.28 up             0.03
ix3157/nq                                        na3_x1      0.91  3.19 dn             0.13
ix991/nq                                         no3_x1      0.92  4.11 up             0.12
ix3989/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3037/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix3986/nq                                        na2_x1      0.38  5.46 dn             0.05
ix631/nq                                         no4_x1      0.51  5.97 up             0.03
ix3982/q                                         an12_x1     0.27  6.24 dn             0.02
ix1960/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc1_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/leonardo/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2005b.24 (Release Production Release, compiled Nov 10 2005 at 16:45:57)
Copyright 1990-2005 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2005 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/leonardo/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/leonardo/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/leonardo/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/leonardo/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/leonardo/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/leonardo/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 226:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 285:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:02 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib    13 x      2     26 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   100 x      2    170 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     9 x      2     18 gates
inv_x1          sxlib   148 x      1    148 gates
inv_x2          sxlib     3 x      1      3 gates
inv_x4          sxlib     7 x      1      9 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    53 x      1     69 gates
na3_x1          sxlib    50 x      2     85 gates
na3_x4          sxlib     9 x      3     24 gates
na4_x1          sxlib    13 x      2     26 gates
nao22_x1        sxlib    19 x      2     38 gates
nao2o22_x1      sxlib    16 x      2     37 gates
nmx2_x1         sxlib    27 x      2     62 gates
no2_x1          sxlib    45 x      1     58 gates
no2_x4          sxlib     9 x      2     21 gates
no3_x1          sxlib    30 x      2     51 gates
no4_x1          sxlib    20 x      2     40 gates
noa22_x1        sxlib    22 x      2     44 gates
noa2a22_x1      sxlib     5 x      2     12 gates
noa2ao222_x1    sxlib    25 x      2     57 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     3 x      2      5 gates
o3_x2           sxlib     4 x      2      8 gates
o4_x2           sxlib     2 x      2      5 gates
oa22_x2         sxlib     4 x      2      8 gates
oa2a22_x2       sxlib    18 x      3     54 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    27 x      2     46 gates
on12_x4         sxlib    10 x      3     27 gates
sff1_x4         sxlib    65 x      6    390 gates
sff2_x4         sxlib   161 x      8   1288 gates
xr2_x1          sxlib     4 x      3     12 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      39
 Number of nets :                      948
 Number of instances :                 945
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2897
 Number of accumulated instances :     945
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.4 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix65/nq                                          na2_x1      0.72  1.50 up             0.16
ix4534/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4106/nq                                        na4_x1      0.40  2.28 up             0.03
ix3501/nq                                        na3_x1      0.91  3.19 dn             0.13
ix3209/nq                                        no3_x1      0.92  4.11 up             0.12
ix4168/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3561/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4165/nq                                        na2_x1      0.38  5.46 dn             0.05
ix3247/nq                                        no4_x1      0.51  5.97 up             0.03
ix4162/q                                         an12_x1     0.27  6.24 dn             0.02
ix3306/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/leonardo/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2005b.24 (Release Production Release, compiled Nov 10 2005 at 16:45:57)
Copyright 1990-2005 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2005 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/leonardo/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/leonardo/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/leonardo/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/leonardo/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/leonardo/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/leonardo/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 226:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 285:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:02 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib    13 x      2     26 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   104 x      2    177 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     7 x      2     14 gates
inv_x1          sxlib   148 x      1    148 gates
inv_x2          sxlib     3 x      1      3 gates
inv_x4          sxlib     5 x      1      6 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    53 x      1     69 gates
na3_x1          sxlib    50 x      2     85 gates
na3_x4          sxlib     9 x      3     24 gates
na4_x1          sxlib    13 x      2     26 gates
nao22_x1        sxlib    19 x      2     38 gates
nao2o22_x1      sxlib    16 x      2     37 gates
nmx2_x1         sxlib    27 x      2     62 gates
no2_x1          sxlib    51 x      1     66 gates
no2_x4          sxlib     9 x      2     21 gates
no3_x1          sxlib    26 x      2     44 gates
no4_x1          sxlib    20 x      2     40 gates
noa22_x1        sxlib    22 x      2     44 gates
noa2a22_x1      sxlib     5 x      2     12 gates
noa2ao222_x1    sxlib    25 x      2     57 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     3 x      2      5 gates
o3_x2           sxlib     4 x      2      8 gates
o4_x2           sxlib     4 x      2      9 gates
oa22_x2         sxlib     6 x      2     12 gates
oa2a22_x2       sxlib    18 x      3     54 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    27 x      2     46 gates
on12_x4         sxlib    12 x      3     32 gates
sff1_x4         sxlib    71 x      6    426 gates
sff2_x4         sxlib   161 x      8   1288 gates
xr2_x1          sxlib     4 x      3     12 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      39
 Number of nets :                      962
 Number of instances :                 959
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2948
 Number of accumulated instances :     959
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.4 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix65/nq                                          na2_x1      0.72  1.50 up             0.16
ix4560/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4132/nq                                        na4_x1      0.40  2.28 up             0.03
ix3561/nq                                        na3_x1      0.91  3.19 dn             0.13
ix3269/nq                                        no3_x1      0.92  4.11 up             0.12
ix4194/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3621/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4191/nq                                        na2_x1      0.38  5.46 dn             0.05
ix3307/nq                                        no4_x1      0.51  5.97 up             0.03
ix4188/q                                         an12_x1     0.27  6.24 dn             0.02
ix3308/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/leonardo/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2005b.24 (Release Production Release, compiled Nov 10 2005 at 16:45:57)
Copyright 1990-2005 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2005 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/leonardo/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/leonardo/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/leonardo/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/leonardo/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/leonardo/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/leonardo/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_3'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 226:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 285:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:02 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib    13 x      2     26 gates
an12_x1         sxlib   100 x      2    170 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     7 x      2     14 gates
inv_x1          sxlib   148 x      1    148 gates
inv_x2          sxlib     3 x      1      3 gates
inv_x4          sxlib     5 x      1      6 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    53 x      1     69 gates
na3_x1          sxlib    48 x      2     82 gates
na3_x4          sxlib     7 x      3     19 gates
na4_x1          sxlib    13 x      2     26 gates
nao22_x1        sxlib    19 x      2     38 gates
nao2o22_x1      sxlib    15 x      2     34 gates
nmx2_x1         sxlib    27 x      2     62 gates
no2_x1          sxlib    53 x      1     69 gates
no2_x4          sxlib     9 x      2     21 gates
no3_x1          sxlib    25 x      2     42 gates
no4_x1          sxlib    20 x      2     40 gates
noa22_x1        sxlib    24 x      2     48 gates
noa2a22_x1      sxlib     5 x      2     12 gates
noa2ao222_x1    sxlib    25 x      2     57 gates
nxr2_x1         sxlib     2 x      3      6 gates
o2_x2           sxlib     3 x      2      5 gates
o3_x2           sxlib     4 x      2      8 gates
o4_x2           sxlib     4 x      2      9 gates
oa22_x2         sxlib     7 x      2     14 gates
oa2a22_x2       sxlib    18 x      3     54 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    22 x      2     37 gates
on12_x4         sxlib    12 x      3     32 gates
sff1_x4         sxlib    71 x      6    426 gates
sff2_x4         sxlib   157 x      8   1256 gates
xr2_x1          sxlib     4 x      3     12 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      39
 Number of nets :                      944
 Number of instances :                 941
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2886
 Number of accumulated instances :     941
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.1 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.30
ix747/nq                                         na2_x1      0.74  1.50 up             0.16
ix3794/nq                                        inv_x1      0.39  1.89 dn             0.05
ix3722/nq                                        na4_x1      0.40  2.29 up             0.03
ix3111/nq                                        na3_x1      0.91  3.20 dn             0.13
ix1087/nq                                        no3_x1      0.92  4.12 up             0.12
ix3733/nq                                        no4_x1      0.63  4.75 dn             0.08
ix2989/nq                                        nmx2_x1     0.33  5.08 up             0.03
ix3730/nq                                        na2_x1      0.38  5.46 dn             0.05
ix777/nq                                         no4_x1      0.51  5.98 up             0.03
ix3727/q                                         an12_x1     0.27  6.24 dn             0.02
ix1922/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc1_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/leonardo/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2005b.24 (Release Production Release, compiled Nov 10 2005 at 16:45:57)
Copyright 1990-2005 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2005 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/leonardo/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/leonardo/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/leonardo/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/leonardo/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/leonardo/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/leonardo/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 28: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 226:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 285:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:02 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib    11 x      2     22 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   106 x      2    180 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     9 x      2     18 gates
inv_x1          sxlib   150 x      1    150 gates
inv_x2          sxlib     1 x      1      1 gates
inv_x4          sxlib     5 x      1      6 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    53 x      1     69 gates
na3_x1          sxlib    52 x      2     88 gates
na3_x4          sxlib     9 x      3     24 gates
na4_x1          sxlib    13 x      2     26 gates
nao22_x1        sxlib    19 x      2     38 gates
nao2o22_x1      sxlib    14 x      2     32 gates
nmx2_x1         sxlib    27 x      2     62 gates
no2_x1          sxlib    51 x      1     66 gates
no2_x4          sxlib     9 x      2     21 gates
no3_x1          sxlib    26 x      2     44 gates
no4_x1          sxlib    20 x      2     40 gates
noa22_x1        sxlib    20 x      2     40 gates
noa2a22_x1      sxlib     7 x      2     16 gates
noa2ao222_x1    sxlib    25 x      2     57 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     2 x      2      3 gates
o3_x2           sxlib     2 x      2      4 gates
o4_x2           sxlib     4 x      2      9 gates
oa22_x2         sxlib     6 x      2     12 gates
oa2a22_x2       sxlib    18 x      3     54 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    26 x      2     44 gates
on12_x4         sxlib    12 x      3     32 gates
sff1_x4         sxlib    70 x      6    420 gates
sff2_x4         sxlib   161 x      8   1288 gates
xr2_x1          sxlib     4 x      3     12 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      38
 Number of nets :                      958
 Number of instances :                 956
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2937
 Number of accumulated instances :     956
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK                  : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix65/nq                                          na2_x1      0.72  1.50 up             0.16
ix4545/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4117/nq                                        na4_x1      0.40  2.28 up             0.03
ix3551/nq                                        na3_x1      0.91  3.19 dn             0.13
ix3259/nq                                        no3_x1      0.92  4.11 up             0.12
ix4179/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3611/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4176/nq                                        na2_x1      0.38  5.46 dn             0.05
ix3297/nq                                        no4_x1      0.51  5.97 up             0.03
ix4173/q                                         an12_x1     0.27  6.24 dn             0.02
ix3294/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/leonardo/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2005b.24 (Release Production Release, compiled Nov 10 2005 at 16:45:57)
Copyright 1990-2005 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2005 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/leonardo/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/leonardo/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/leonardo/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/leonardo/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/leonardo/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/leonardo/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 226:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 285:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:02 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib    13 x      2     26 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   104 x      2    177 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     7 x      2     14 gates
inv_x1          sxlib   148 x      1    148 gates
inv_x2          sxlib     3 x      1      3 gates
inv_x4          sxlib     5 x      1      6 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    53 x      1     69 gates
na3_x1          sxlib    50 x      2     85 gates
na3_x4          sxlib     9 x      3     24 gates
na4_x1          sxlib    13 x      2     26 gates
nao22_x1        sxlib    19 x      2     38 gates
nao2o22_x1      sxlib    16 x      2     37 gates
nmx2_x1         sxlib    27 x      2     62 gates
no2_x1          sxlib    51 x      1     66 gates
no2_x4          sxlib     9 x      2     21 gates
no3_x1          sxlib    26 x      2     44 gates
no4_x1          sxlib    20 x      2     40 gates
noa22_x1        sxlib    22 x      2     44 gates
noa2a22_x1      sxlib     5 x      2     12 gates
noa2ao222_x1    sxlib    25 x      2     57 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     3 x      2      5 gates
o3_x2           sxlib     4 x      2      8 gates
o4_x2           sxlib     4 x      2      9 gates
oa22_x2         sxlib     6 x      2     12 gates
oa2a22_x2       sxlib    18 x      3     54 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    27 x      2     46 gates
on12_x4         sxlib    12 x      3     32 gates
sff1_x4         sxlib    71 x      6    426 gates
sff2_x4         sxlib   161 x      8   1288 gates
xr2_x1          sxlib     4 x      3     12 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      39
 Number of nets :                      962
 Number of instances :                 959
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2948
 Number of accumulated instances :     959
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.4 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix65/nq                                          na2_x1      0.72  1.50 up             0.16
ix4560/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4132/nq                                        na4_x1      0.40  2.28 up             0.03
ix3561/nq                                        na3_x1      0.91  3.19 dn             0.13
ix3269/nq                                        no3_x1      0.92  4.11 up             0.12
ix4194/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3621/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4191/nq                                        na2_x1      0.38  5.46 dn             0.05
ix3307/nq                                        no4_x1      0.51  5.97 up             0.03
ix4188/q                                         an12_x1     0.27  6.24 dn             0.02
ix3308/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/leonardo/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2005b.24 (Release Production Release, compiled Nov 10 2005 at 16:45:57)
Copyright 1990-2005 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2005 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/leonardo/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/leonardo/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/leonardo/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/leonardo/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/leonardo/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/leonardo/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 226:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 286:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:02 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib     8 x      2     16 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   111 x      2    189 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     6 x      2     12 gates
inv_x1          sxlib   127 x      1    127 gates
inv_x2          sxlib     5 x      1      5 gates
inv_x4          sxlib     8 x      1     10 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    49 x      1     64 gates
na3_x1          sxlib    46 x      2     78 gates
na3_x4          sxlib     8 x      3     22 gates
na4_x1          sxlib    11 x      2     22 gates
nao22_x1        sxlib    25 x      2     50 gates
nao2o22_x1      sxlib     7 x      2     16 gates
nmx2_x1         sxlib    29 x      2     67 gates
no2_x1          sxlib    55 x      1     72 gates
no2_x4          sxlib     9 x      2     21 gates
no3_x1          sxlib    33 x      2     56 gates
no4_x1          sxlib    20 x      2     40 gates
noa22_x1        sxlib    22 x      2     44 gates
noa2a22_x1      sxlib     7 x      2     16 gates
noa2ao222_x1    sxlib    24 x      2     55 gates
noa3ao322_x4    sxlib     1 x      4      4 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     5 x      2      8 gates
o3_x2           sxlib     8 x      2     16 gates
o4_x2           sxlib     2 x      2      5 gates
oa22_x2         sxlib     8 x      2     16 gates
oa2a22_x2       sxlib    16 x      3     48 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    28 x      2     48 gates
on12_x4         sxlib    10 x      3     27 gates
sff1_x4         sxlib    68 x      6    408 gates
sff2_x4         sxlib   164 x      8   1312 gates
xr2_x1          sxlib     6 x      3     18 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      39
 Number of nets :                      953
 Number of instances :                 950
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2947
 Number of accumulated instances :     950
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.4 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix65/nq                                          na2_x1      0.72  1.50 up             0.16
ix4480/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4066/nq                                        na4_x1      0.40  2.28 up             0.03
ix3575/nq                                        na3_x1      0.91  3.19 dn             0.13
ix3283/nq                                        no3_x1      0.92  4.11 up             0.12
ix4129/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3635/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4126/nq                                        na2_x1      0.38  5.46 dn             0.05
ix3321/nq                                        no4_x1      0.51  5.97 up             0.03
ix4123/q                                         an12_x1     0.27  6.24 dn             0.02
ix3304/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/leonardo/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2005b.24 (Release Production Release, compiled Nov 10 2005 at 16:45:57)
Copyright 1990-2005 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2005 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/leonardo/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/leonardo/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/leonardo/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/leonardo/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/leonardo/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/leonardo/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_3'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 226:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 286:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:02 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib     8 x      2     16 gates
an12_x1         sxlib   107 x      2    182 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     6 x      2     12 gates
inv_x1          sxlib   127 x      1    127 gates
inv_x2          sxlib     5 x      1      5 gates
inv_x4          sxlib     8 x      1     10 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    49 x      1     64 gates
na3_x1          sxlib    44 x      2     75 gates
na3_x4          sxlib     6 x      3     16 gates
na4_x1          sxlib    11 x      2     22 gates
nao22_x1        sxlib    25 x      2     50 gates
nao2o22_x1      sxlib     6 x      2     14 gates
nmx2_x1         sxlib    29 x      2     67 gates
no2_x1          sxlib    57 x      1     74 gates
no2_x4          sxlib     9 x      2     21 gates
no3_x1          sxlib    32 x      2     54 gates
no4_x1          sxlib    20 x      2     40 gates
noa22_x1        sxlib    24 x      2     48 gates
noa2a22_x1      sxlib     7 x      2     16 gates
noa2ao222_x1    sxlib    24 x      2     55 gates
noa3ao322_x4    sxlib     1 x      4      4 gates
nxr2_x1         sxlib     2 x      3      6 gates
o2_x2           sxlib     5 x      2      8 gates
o3_x2           sxlib     8 x      2     16 gates
o4_x2           sxlib     2 x      2      5 gates
oa22_x2         sxlib     9 x      2     18 gates
oa2a22_x2       sxlib    16 x      3     48 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    23 x      2     39 gates
on12_x4         sxlib    10 x      3     27 gates
sff1_x4         sxlib    68 x      6    408 gates
sff2_x4         sxlib   160 x      8   1280 gates
xr2_x1          sxlib     6 x      3     18 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      39
 Number of nets :                      935
 Number of instances :                 932
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2885
 Number of accumulated instances :     932
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.1 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.30
ix899/nq                                         na2_x1      0.74  1.50 up             0.16
ix3793/nq                                        inv_x1      0.39  1.89 dn             0.05
ix3731/nq                                        na4_x1      0.40  2.29 up             0.03
ix3097/nq                                        na3_x1      0.91  3.20 dn             0.13
ix1239/nq                                        no3_x1      0.92  4.12 up             0.12
ix3741/nq                                        no4_x1      0.63  4.75 dn             0.08
ix2975/nq                                        nmx2_x1     0.33  5.08 up             0.03
ix3738/nq                                        na2_x1      0.38  5.46 dn             0.05
ix929/nq                                         no4_x1      0.51  5.98 up             0.03
ix3735/q                                         an12_x1     0.27  6.24 dn             0.02
ix1988/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc1_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/leonardo/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2005b.24 (Release Production Release, compiled Nov 10 2005 at 16:45:57)
Copyright 1990-2005 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2005 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/leonardo/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/leonardo/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/leonardo/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/leonardo/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/leonardo/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/leonardo/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 122: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_3'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 231:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 289:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:02 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib     8 x      2     16 gates
an12_x1         sxlib   105 x      2    178 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     6 x      2     12 gates
inv_x1          sxlib   129 x      1    129 gates
inv_x2          sxlib     3 x      1      3 gates
inv_x4          sxlib     8 x      1     10 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    49 x      1     64 gates
na3_x1          sxlib    46 x      2     78 gates
na3_x4          sxlib     6 x      3     16 gates
na4_x1          sxlib    11 x      2     22 gates
nao22_x1        sxlib    23 x      2     46 gates
nao2o22_x1      sxlib    12 x      2     28 gates
nmx2_x1         sxlib    27 x      2     62 gates
no2_x1          sxlib    53 x      1     69 gates
no2_x4          sxlib     9 x      2     21 gates
no3_x1          sxlib    32 x      2     54 gates
no4_x1          sxlib    20 x      2     40 gates
noa22_x1        sxlib    28 x      2     56 gates
noa2a22_x1      sxlib     7 x      2     16 gates
noa2ao222_x1    sxlib    24 x      2     55 gates
noa3ao322_x4    sxlib     1 x      4      4 gates
nxr2_x1         sxlib     2 x      3      6 gates
o2_x2           sxlib     5 x      2      8 gates
o3_x2           sxlib     8 x      2     16 gates
oa22_x2         sxlib     7 x      2     14 gates
oa2a22_x2       sxlib    16 x      3     48 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    25 x      2     42 gates
on12_x4         sxlib    10 x      3     27 gates
sff1_x4         sxlib    70 x      6    420 gates
sff2_x4         sxlib   158 x      8   1264 gates
xr2_x1          sxlib     6 x      3     18 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      39
 Number of nets :                      935
 Number of instances :                 932
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2883
 Number of accumulated instances :     932
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.1 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.30
ix157/nq                                         na2_x1      0.74  1.50 up             0.16
ix3800/nq                                        inv_x1      0.39  1.89 dn             0.05
ix3736/nq                                        na4_x1      0.40  2.29 up             0.03
ix2973/nq                                        na3_x1      0.91  3.20 dn             0.13
ix2639/nq                                        no3_x1      0.92  4.12 up             0.12
ix3746/nq                                        no4_x1      0.63  4.75 dn             0.08
ix2851/nq                                        nmx2_x1     0.33  5.08 up             0.03
ix3743/nq                                        na2_x1      0.38  5.46 dn             0.05
ix2337/nq                                        no4_x1      0.51  5.98 up             0.03
ix3740/q                                         an12_x1     0.27  6.24 dn             0.02
ix2982/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc1_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/leonardo/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2005b.24 (Release Production Release, compiled Nov 10 2005 at 16:45:57)
Copyright 1990-2005 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2005 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/leonardo/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/leonardo/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/leonardo/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/leonardo/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/leonardo/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/leonardo/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 123: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 123: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_3'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 232:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 290:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:02 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib     8 x      2     16 gates
an12_x1         sxlib   105 x      2    178 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib    10 x      2     20 gates
inv_x1          sxlib   131 x      1    131 gates
inv_x2          sxlib     3 x      1      3 gates
inv_x4          sxlib    10 x      1     13 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    47 x      1     61 gates
na3_x1          sxlib    42 x      2     71 gates
na3_x4          sxlib     6 x      3     16 gates
na4_x1          sxlib    11 x      2     22 gates
nao22_x1        sxlib    23 x      2     46 gates
nao2o22_x1      sxlib    12 x      2     28 gates
nmx2_x1         sxlib    29 x      2     67 gates
no2_x1          sxlib    51 x      1     66 gates
no2_x4          sxlib     9 x      2     21 gates
no3_x1          sxlib    38 x      2     65 gates
no4_x1          sxlib    22 x      2     44 gates
noa22_x1        sxlib    24 x      2     48 gates
noa2a22_x1      sxlib     7 x      2     16 gates
noa2ao222_x1    sxlib    24 x      2     55 gates
noa3ao322_x4    sxlib     1 x      4      4 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     5 x      2      8 gates
o3_x2           sxlib     8 x      2     16 gates
oa22_x2         sxlib     7 x      2     14 gates
oa2a22_x2       sxlib    16 x      3     48 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    23 x      2     39 gates
on12_x4         sxlib     8 x      3     22 gates
sff1_x4         sxlib    70 x      6    420 gates
sff2_x4         sxlib   156 x      8   1248 gates
xr2_x1          sxlib     6 x      3     18 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      39
 Number of nets :                      937
 Number of instances :                 934
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2876
 Number of accumulated instances :     934
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.1 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.30
ix157/nq                                         na2_x1      0.74  1.50 up             0.16
ix3800/nq                                        inv_x1      0.39  1.89 dn             0.05
ix3732/nq                                        na4_x1      0.40  2.29 up             0.03
ix2963/nq                                        na3_x1      0.91  3.20 dn             0.13
ix2629/nq                                        no3_x1      0.92  4.12 up             0.12
ix3743/nq                                        no4_x1      0.63  4.75 dn             0.08
ix2841/nq                                        nmx2_x1     0.33  5.08 up             0.03
ix3740/nq                                        na2_x1      0.38  5.46 dn             0.05
ix2327/nq                                        no4_x1      0.51  5.98 up             0.03
ix3736/q                                         an12_x1     0.27  6.24 dn             0.02
ix2982/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc1_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/leonardo/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2005b.24 (Release Production Release, compiled Nov 10 2005 at 16:45:57)
Copyright 1990-2005 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2005 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/leonardo/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/leonardo/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/leonardo/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/leonardo/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/leonardo/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/leonardo/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 123: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 123: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 232:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 290:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:02 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib     8 x      2     16 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   109 x      2    185 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib    10 x      2     20 gates
inv_x1          sxlib   131 x      1    131 gates
inv_x2          sxlib     3 x      1      3 gates
inv_x4          sxlib    10 x      1     13 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    47 x      1     61 gates
na3_x1          sxlib    44 x      2     75 gates
na3_x4          sxlib     8 x      3     22 gates
na4_x1          sxlib    11 x      2     22 gates
nao22_x1        sxlib    23 x      2     46 gates
nao2o22_x1      sxlib    13 x      2     30 gates
nmx2_x1         sxlib    29 x      2     67 gates
no2_x1          sxlib    49 x      1     64 gates
no2_x4          sxlib     9 x      2     21 gates
no3_x1          sxlib    39 x      2     66 gates
no4_x1          sxlib    22 x      2     44 gates
noa22_x1        sxlib    22 x      2     44 gates
noa2a22_x1      sxlib     7 x      2     16 gates
noa2ao222_x1    sxlib    24 x      2     55 gates
noa3ao322_x4    sxlib     1 x      4      4 gates
nxr2_x1         sxlib     6 x      3     18 gates
o2_x2           sxlib     5 x      2      8 gates
o3_x2           sxlib     8 x      2     16 gates
oa22_x2         sxlib     6 x      2     12 gates
oa2a22_x2       sxlib    16 x      3     48 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    28 x      2     48 gates
on12_x4         sxlib     8 x      3     22 gates
sff1_x4         sxlib    70 x      6    420 gates
sff2_x4         sxlib   160 x      8   1280 gates
xr2_x1          sxlib     6 x      3     18 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      39
 Number of nets :                      955
 Number of instances :                 952
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2938
 Number of accumulated instances :     952
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.4 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix65/nq                                          na2_x1      0.72  1.50 up             0.16
ix4686/nq                                        inv_x1      0.39  1.88 dn             0.05
ix3994/nq                                        na4_x1      0.40  2.28 up             0.03
ix3407/nq                                        na3_x1      0.91  3.19 dn             0.13
ix3415/nq                                        no3_x1      0.92  4.11 up             0.12
ix4064/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3623/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4060/nq                                        na2_x1      0.38  5.46 dn             0.05
ix3153/nq                                        no4_x1      0.51  5.97 up             0.03
ix4056/q                                         an12_x1     0.27  6.24 dn             0.02
ix3240/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/leonardo/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2005b.24 (Release Production Release, compiled Nov 10 2005 at 16:45:57)
Copyright 1990-2005 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2005 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/leonardo/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/leonardo/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/leonardo/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/leonardo/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/leonardo/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/leonardo/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 126: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 126: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 235:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 293:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:02 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib     8 x      2     16 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   117 x      2    199 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib    10 x      2     20 gates
inv_x1          sxlib   131 x      1    131 gates
inv_x2          sxlib     3 x      1      3 gates
inv_x4          sxlib    10 x      1     13 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    47 x      1     61 gates
na3_x1          sxlib    44 x      2     75 gates
na3_x4          sxlib     8 x      3     22 gates
na4_x1          sxlib    11 x      2     22 gates
nao22_x1        sxlib    23 x      2     46 gates
nao2o22_x1      sxlib    13 x      2     30 gates
nmx2_x1         sxlib    29 x      2     67 gates
no2_x1          sxlib    49 x      1     64 gates
no2_x4          sxlib     9 x      2     21 gates
no3_x1          sxlib    39 x      2     66 gates
no4_x1          sxlib    22 x      2     44 gates
noa22_x1        sxlib    22 x      2     44 gates
noa2a22_x1      sxlib     7 x      2     16 gates
noa2ao222_x1    sxlib    24 x      2     55 gates
noa3ao322_x4    sxlib     1 x      4      4 gates
nxr2_x1         sxlib     6 x      3     18 gates
o2_x2           sxlib     5 x      2      8 gates
o3_x2           sxlib     8 x      2     16 gates
oa22_x2         sxlib     6 x      2     12 gates
oa2a22_x2       sxlib    16 x      3     48 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    28 x      2     48 gates
on12_x4         sxlib     8 x      3     22 gates
sff1_x4         sxlib    78 x      6    468 gates
sff2_x4         sxlib   160 x      8   1280 gates
xr2_x1          sxlib     6 x      3     18 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      39
 Number of nets :                      971
 Number of instances :                 968
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    3000
 Number of accumulated instances :     968
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.4 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix65/nq                                          na2_x1      0.72  1.50 up             0.16
ix4714/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4008/nq                                        na4_x1      0.40  2.28 up             0.03
ix3487/nq                                        na3_x1      0.91  3.19 dn             0.13
ix3495/nq                                        no3_x1      0.92  4.11 up             0.12
ix4076/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3703/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4072/nq                                        na2_x1      0.38  5.46 dn             0.05
ix3233/nq                                        no4_x1      0.51  5.97 up             0.03
ix4069/q                                         an12_x1     0.27  6.24 dn             0.02
ix3238/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/leonardo/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2005b.24 (Release Production Release, compiled Nov 10 2005 at 16:45:57)
Copyright 1990-2005 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2005 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/leonardo/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/leonardo/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/leonardo/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/leonardo/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/leonardo/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/leonardo/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 126: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 126: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 208: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 292:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_3'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 235:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 293:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:02 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    11 x      2     19 gates
a3_x2           sxlib    10 x      2     20 gates
an12_x1         sxlib    96 x      2    163 gates
an12_x4         sxlib     5 x      3     14 gates
ao22_x2         sxlib     7 x      2     14 gates
inv_x1          sxlib   141 x      1    141 gates
inv_x2          sxlib     5 x      1      5 gates
inv_x4          sxlib     7 x      1      9 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    49 x      1     64 gates
na3_x1          sxlib    48 x      2     82 gates
na3_x4          sxlib     7 x      3     19 gates
na4_x1          sxlib    14 x      2     28 gates
nao22_x1        sxlib    22 x      2     44 gates
nao22_x4        sxlib     2 x      3      7 gates
nao2o22_x1      sxlib    22 x      2     51 gates
nmx2_x1         sxlib    27 x      2     62 gates
no2_x1          sxlib    60 x      1     78 gates
no2_x4          sxlib     8 x      2     18 gates
no3_x1          sxlib    30 x      2     51 gates
no4_x1          sxlib    18 x      2     36 gates
noa22_x1        sxlib    28 x      2     56 gates
noa2a22_x1      sxlib     9 x      2     21 gates
noa2ao222_x1    sxlib    25 x      2     57 gates
nxr2_x1         sxlib     5 x      3     15 gates
o2_x2           sxlib     3 x      2      5 gates
o3_x2           sxlib     7 x      2     14 gates
o4_x2           sxlib     2 x      2      5 gates
oa22_x2         sxlib     5 x      2     10 gates
oa2a22_x2       sxlib    16 x      3     48 gates
oa2a2a23_x2     sxlib     1 x      4      4 gates
on12_x1         sxlib    32 x      2     54 gates
on12_x4         sxlib    10 x      3     27 gates
sff1_x4         sxlib    71 x      6    426 gates
sff2_x4         sxlib   151 x      8   1208 gates
xr2_x1          sxlib     9 x      3     27 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      39
 Number of nets :                      968
 Number of instances :                 965
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2904
 Number of accumulated instances :     965
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 81.1 MHz
	CLK2                 : 87.8 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_reg_LINK_ln_DOUT_EMPTY/q                     sff2_x4     0.00  0.56 up             0.07
ix4498/nq                                        inv_x1      0.20  0.77 up             0.03
ix4495/nq                                        na3_x1      0.27  1.07 up             0.02
ix4087/q                                         an12_x1     0.95  2.14 dn   (loop)    0.15
ix1255/nq                                        no2_x1      0.44  2.58 up             0.03
ix4084/nq                                        no2_x1      0.66  3.23 dn   (loop)    0.14
ix1259/q                                         xr2_x1      0.80  4.04 dn   (loop)    0.16
ix4104/q                                         a2_x2       0.52  4.56 dn             0.03
ix1281/nq                                        no3_x1      0.45  5.01 up             0.03
ix4099/nq                                        no2_x1      0.61  5.62 dn   (loop)    0.12
ix249/nq                                         no2_x1      0.32  5.94 up             0.03
ix4096/nq                                        no2_x1      0.65  6.59 dn   (loop)    0.14
ix5004/q                                         an12_x1     0.42  6.45 up             0.03
ix3005/nq                                        no3_x1      0.45  7.60 up             0.03
ix3888/nq                                        no2_x1      0.58  7.39 up   (loop)    0.12
ix1267/nq                                        no2_x1      0.32  8.53 up             0.03
ix3884/nq                                        no2_x1      0.77  8.45 up   (loop)    0.14
ix3908/nq                                        nxr2_x1     0.60  9.05 up   (loop)    0.12
ix3906/q                                         on12_x1     0.24  10.15 up             0.02
ix3896/q                                         an12_x1     0.75  10.90 up   (loop)    0.14
ix3924/nq                                        nxr2_x1     0.51  10.84 dn             0.05
ix3019/nq                                        nao22_x4    1.01  11.85 up             0.30
ix4756/nq                                        no2_x1      0.47  12.32 dn             0.08
ix2349/nq                                        inv_x4      0.39  12.72 up             0.28
Lc2_reg_LINK_ln_DOUT_SHIFT(3)/cmd                sff2_x4     0.00  12.72 up             0.00
data arrival time                                                  13.02


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  13.02
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/leonardo/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2005b.24 (Release Production Release, compiled Nov 10 2005 at 16:45:57)
Copyright 1990-2005 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2005 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/leonardo/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/leonardo/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/leonardo/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/leonardo/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/leonardo/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/leonardo/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 126: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 126: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 208: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 292:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_3'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 235:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 293:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:02 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    11 x      2     19 gates
a3_x2           sxlib    10 x      2     20 gates
an12_x1         sxlib    96 x      2    163 gates
an12_x4         sxlib     5 x      3     14 gates
ao22_x2         sxlib     7 x      2     14 gates
inv_x1          sxlib   141 x      1    141 gates
inv_x2          sxlib     5 x      1      5 gates
inv_x4          sxlib     7 x      1      9 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    49 x      1     64 gates
na3_x1          sxlib    48 x      2     82 gates
na3_x4          sxlib     7 x      3     19 gates
na4_x1          sxlib    14 x      2     28 gates
nao22_x1        sxlib    22 x      2     44 gates
nao22_x4        sxlib     2 x      3      7 gates
nao2o22_x1      sxlib    22 x      2     51 gates
nmx2_x1         sxlib    27 x      2     62 gates
no2_x1          sxlib    60 x      1     78 gates
no2_x4          sxlib     8 x      2     18 gates
no3_x1          sxlib    30 x      2     51 gates
no4_x1          sxlib    18 x      2     36 gates
noa22_x1        sxlib    28 x      2     56 gates
noa2a22_x1      sxlib     9 x      2     21 gates
noa2ao222_x1    sxlib    25 x      2     57 gates
nxr2_x1         sxlib     5 x      3     15 gates
o2_x2           sxlib     3 x      2      5 gates
o3_x2           sxlib     7 x      2     14 gates
o4_x2           sxlib     2 x      2      5 gates
oa22_x2         sxlib     5 x      2     10 gates
oa2a22_x2       sxlib    16 x      3     48 gates
oa2a2a23_x2     sxlib     1 x      4      4 gates
on12_x1         sxlib    32 x      2     54 gates
on12_x4         sxlib    10 x      3     27 gates
sff1_x4         sxlib    71 x      6    426 gates
sff2_x4         sxlib   151 x      8   1208 gates
xr2_x1          sxlib     9 x      3     27 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      39
 Number of nets :                      968
 Number of instances :                 965
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2904
 Number of accumulated instances :     965
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 81.1 MHz
	CLK2                 : 87.8 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_reg_LINK_ln_DOUT_EMPTY/q                     sff2_x4     0.00  0.56 up             0.07
ix4498/nq                                        inv_x1      0.20  0.77 up             0.03
ix4495/nq                                        na3_x1      0.27  1.07 up             0.02
ix4087/q                                         an12_x1     0.95  2.14 dn   (loop)    0.15
ix1255/nq                                        no2_x1      0.44  2.58 up             0.03
ix4084/nq                                        no2_x1      0.66  3.23 dn   (loop)    0.14
ix1259/q                                         xr2_x1      0.80  4.04 dn   (loop)    0.16
ix4104/q                                         a2_x2       0.52  4.56 dn             0.03
ix1281/nq                                        no3_x1      0.45  5.01 up             0.03
ix4099/nq                                        no2_x1      0.61  5.62 dn   (loop)    0.12
ix249/nq                                         no2_x1      0.32  5.94 up             0.03
ix4096/nq                                        no2_x1      0.65  6.59 dn   (loop)    0.14
ix5004/q                                         an12_x1     0.42  6.45 up             0.03
ix3005/nq                                        no3_x1      0.45  7.60 up             0.03
ix3888/nq                                        no2_x1      0.58  7.39 up   (loop)    0.12
ix1267/nq                                        no2_x1      0.32  8.53 up             0.03
ix3884/nq                                        no2_x1      0.77  8.45 up   (loop)    0.14
ix3908/nq                                        nxr2_x1     0.60  9.05 up   (loop)    0.12
ix3906/q                                         on12_x1     0.24  10.15 up             0.02
ix3896/q                                         an12_x1     0.75  10.90 up   (loop)    0.14
ix3924/nq                                        nxr2_x1     0.51  10.84 dn             0.05
ix3019/nq                                        nao22_x4    1.01  11.85 up             0.30
ix4756/nq                                        no2_x1      0.47  12.32 dn             0.08
ix2349/nq                                        inv_x4      0.39  12.72 up             0.28
Lc2_reg_LINK_ln_DOUT_SHIFT(3)/cmd                sff2_x4     0.00  12.72 up             0.00
data arrival time                                                  13.02


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  13.02
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 124: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 124: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 208: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 292:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_3'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 233:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 291:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:01 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib    11 x      2     22 gates
an12_x1         sxlib    98 x      2    167 gates
an12_x4         sxlib     5 x      3     14 gates
ao22_x2         sxlib    11 x      2     22 gates
inv_x1          sxlib   150 x      1    150 gates
inv_x2          sxlib     3 x      1      3 gates
inv_x4          sxlib     9 x      1     12 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    46 x      1     60 gates
na3_x1          sxlib    51 x      2     87 gates
na3_x4          sxlib     7 x      3     19 gates
na4_x1          sxlib    12 x      2     24 gates
nao22_x1        sxlib    24 x      2     48 gates
nao2o22_x1      sxlib    22 x      2     51 gates
nmx2_x1         sxlib    29 x      2     67 gates
no2_x1          sxlib    50 x      1     65 gates
no2_x4          sxlib     8 x      2     18 gates
no3_x1          sxlib    36 x      2     61 gates
no4_x1          sxlib    24 x      2     48 gates
noa22_x1        sxlib    22 x      2     44 gates
noa2a22_x1      sxlib     7 x      2     16 gates
noa2ao222_x1    sxlib    25 x      2     57 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     3 x      2      5 gates
o3_x2           sxlib     7 x      2     14 gates
oa22_x2         sxlib    11 x      2     22 gates
oa2a22_x2       sxlib    16 x      3     48 gates
oa2a2a23_x2     sxlib     1 x      4      4 gates
on12_x1         sxlib    28 x      2     48 gates
on12_x4         sxlib    10 x      3     27 gates
sff1_x4         sxlib    85 x      6    510 gates
sff2_x4         sxlib   149 x      8   1192 gates
xr2_x1          sxlib     8 x      3     24 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      39
 Number of nets :                      987
 Number of instances :                 984
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2980
 Number of accumulated instances :     984
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 134.4 MHz
	CLK2                 : 135.7 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.80 dn             0.34
ix165/nq                                         na2_x1      0.74  1.54 up             0.16
ix3916/nq                                        inv_x1      0.39  1.93 dn             0.05
ix3841/nq                                        na4_x1      0.40  2.33 up             0.03
ix3017/nq                                        na3_x1      0.91  3.24 dn             0.13
ix2683/nq                                        no3_x1      0.92  4.16 up             0.12
ix3851/nq                                        no4_x1      0.63  4.79 dn             0.08
ix2895/nq                                        nmx2_x1     0.33  5.12 up             0.03
ix3848/nq                                        na2_x1      0.38  5.50 dn             0.05
ix2383/nq                                        no4_x1      0.51  6.02 up             0.03
ix3845/q                                         an12_x1     0.27  6.28 dn             0.02
ix3080/q                                         oa22_x2     0.57  6.85 dn             0.02
Lc1_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.85 dn             0.00
data arrival time                                                  6.85


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.85
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 124: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 124: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 233:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 291:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:01 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib    10 x      2     20 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   111 x      2    189 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib    10 x      2     20 gates
inv_x1          sxlib   139 x      1    139 gates
inv_x2          sxlib     3 x      1      3 gates
inv_x4          sxlib    10 x      1     13 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    47 x      1     61 gates
na3_x1          sxlib    48 x      2     82 gates
na3_x4          sxlib     8 x      3     22 gates
na4_x1          sxlib    11 x      2     22 gates
nao22_x1        sxlib    25 x      2     50 gates
nao2o22_x1      sxlib    13 x      2     30 gates
nmx2_x1         sxlib    29 x      2     67 gates
no2_x1          sxlib    51 x      1     66 gates
no2_x4          sxlib     9 x      2     21 gates
no3_x1          sxlib    41 x      2     70 gates
no4_x1          sxlib    24 x      2     48 gates
noa22_x1        sxlib    22 x      2     44 gates
noa2a22_x1      sxlib     7 x      2     16 gates
noa2ao222_x1    sxlib    24 x      2     55 gates
noa3ao322_x4    sxlib     1 x      4      4 gates
nxr2_x1         sxlib     6 x      3     18 gates
o2_x2           sxlib     5 x      2      8 gates
o3_x2           sxlib     8 x      2     16 gates
oa22_x2         sxlib    12 x      2     24 gates
oa2a22_x2       sxlib    16 x      3     48 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    28 x      2     48 gates
on12_x4         sxlib     8 x      3     22 gates
sff1_x4         sxlib    78 x      6    468 gates
sff2_x4         sxlib   160 x      8   1280 gates
xr2_x1          sxlib     6 x      3     18 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      39
 Number of nets :                      993
 Number of instances :                 990
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    3034
 Number of accumulated instances :     990
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.4 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix65/nq                                          na2_x1      0.72  1.50 up             0.16
ix4871/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4130/nq                                        na4_x1      0.40  2.28 up             0.03
ix3539/nq                                        na3_x1      0.91  3.19 dn             0.13
ix3547/nq                                        no3_x1      0.92  4.11 up             0.12
ix4199/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3755/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4196/nq                                        na2_x1      0.38  5.46 dn             0.05
ix3285/nq                                        no4_x1      0.51  5.97 up             0.03
ix4192/q                                         an12_x1     0.27  6.24 dn             0.02
ix3360/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 124: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 124: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 233:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 296:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:01 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib     7 x      2     14 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   100 x      2    170 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     7 x      2     14 gates
inv_x1          sxlib   150 x      1    150 gates
inv_x2          sxlib     5 x      1      5 gates
inv_x4          sxlib     7 x      1      9 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    45 x      1     58 gates
na3_x1          sxlib    52 x      2     88 gates
na3_x4          sxlib     9 x      3     24 gates
na4_x1          sxlib    11 x      2     22 gates
nao22_x1        sxlib    27 x      2     54 gates
nao2o22_x1      sxlib    18 x      2     41 gates
nmx2_x1         sxlib    27 x      2     62 gates
no2_x1          sxlib    55 x      1     72 gates
no2_x4          sxlib     9 x      2     21 gates
no3_x1          sxlib    48 x      2     82 gates
no4_x1          sxlib    22 x      2     44 gates
noa22_x1        sxlib    14 x      2     28 gates
noa2a22_x1      sxlib     7 x      2     16 gates
noa2ao222_x1    sxlib    27 x      2     62 gates
nxr2_x1         sxlib     4 x      3     12 gates
o2_x2           sxlib     3 x      2      5 gates
o3_x2           sxlib     8 x      2     16 gates
oa22_x2         sxlib    10 x      2     20 gates
oa2a22_x2       sxlib    16 x      3     48 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    35 x      2     60 gates
on12_x4         sxlib    14 x      3     38 gates
sff1_x4         sxlib    83 x      6    498 gates
sff2_x4         sxlib   155 x      8   1240 gates
xr2_x1          sxlib     8 x      3     24 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      39
 Number of nets :                     1006
 Number of instances :                1003
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    3041
 Number of accumulated instances :    1003
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.4 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix65/nq                                          na2_x1      0.72  1.50 up             0.16
ix4979/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4258/nq                                        na4_x1      0.40  2.28 up             0.03
ix3651/nq                                        na3_x1      0.91  3.19 dn             0.13
ix3359/nq                                        no3_x1      0.92  4.11 up             0.12
ix4320/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3725/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4317/nq                                        na2_x1      0.38  5.46 dn             0.05
ix3397/nq                                        no4_x1      0.51  5.97 up             0.03
ix4314/q                                         an12_x1     0.27  6.24 dn             0.02
ix3416/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 124: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 4 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_RESET  00
  LINK_ln_S_REQ  01
  LINK_ln_S_SET  10
  LINK_ln_S_ACK  11

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 124: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 232:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 288:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:01 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    10 x      2     17 gates
a3_x2           sxlib     7 x      2     14 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   100 x      2    170 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     7 x      2     14 gates
inv_x1          sxlib   150 x      1    150 gates
inv_x2          sxlib     5 x      1      5 gates
inv_x4          sxlib     9 x      1     12 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    45 x      1     58 gates
na3_x1          sxlib    50 x      2     85 gates
na3_x4          sxlib     9 x      3     24 gates
na4_x1          sxlib    15 x      2     30 gates
nao22_x1        sxlib    27 x      2     54 gates
nao2o22_x1      sxlib    18 x      2     41 gates
nmx2_x1         sxlib    27 x      2     62 gates
no2_x1          sxlib    57 x      1     74 gates
no2_x4          sxlib     9 x      2     21 gates
no3_x1          sxlib    48 x      2     82 gates
no4_x1          sxlib    22 x      2     44 gates
noa22_x1        sxlib    16 x      2     32 gates
noa2a22_x1      sxlib     7 x      2     16 gates
noa2ao222_x1    sxlib    25 x      2     57 gates
nxr2_x1         sxlib     6 x      3     18 gates
o2_x2           sxlib     3 x      2      5 gates
o3_x2           sxlib     8 x      2     16 gates
oa22_x2         sxlib    10 x      2     20 gates
oa2a22_x2       sxlib    16 x      3     48 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    31 x      2     53 gates
on12_x4         sxlib    12 x      3     32 gates
sff1_x4         sxlib    83 x      6    498 gates
sff2_x4         sxlib   155 x      8   1240 gates
xr2_x1          sxlib     6 x      3     18 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      39
 Number of nets :                     1006
 Number of instances :                1003
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    3038
 Number of accumulated instances :    1003
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.4 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix65/nq                                          na2_x1      0.72  1.50 up             0.16
ix4956/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4239/nq                                        na4_x1      0.40  2.28 up             0.03
ix3617/nq                                        na3_x1      0.91  3.19 dn             0.13
ix3325/nq                                        no3_x1      0.92  4.11 up             0.12
ix4301/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3709/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4298/nq                                        na2_x1      0.38  5.46 dn             0.05
ix3363/nq                                        no4_x1      0.51  5.97 up             0.03
ix4295/q                                         an12_x1     0.27  6.24 dn             0.02
ix3408/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 123: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 123: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 292: Info, others clause is never selected for synthesis.
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 228:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 285:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:01 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib     8 x      2     14 gates
a3_x2           sxlib    16 x      2     32 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   116 x      2    197 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     8 x      2     16 gates
inv_x1          sxlib   140 x      1    140 gates
inv_x2          sxlib     2 x      1      2 gates
inv_x4          sxlib     8 x      1     10 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    44 x      1     57 gates
na2_x4          sxlib     2 x      2      5 gates
na3_x1          sxlib    50 x      2     85 gates
na3_x4          sxlib     8 x      3     22 gates
na4_x1          sxlib    12 x      2     24 gates
nao22_x1        sxlib    20 x      2     40 gates
nao22_x4        sxlib     2 x      3      7 gates
nao2o22_x1      sxlib     8 x      2     18 gates
nmx2_x1         sxlib    30 x      2     69 gates
no2_x1          sxlib    50 x      1     65 gates
no2_x4          sxlib    10 x      2     23 gates
no3_x1          sxlib    34 x      2     58 gates
no4_x1          sxlib    24 x      2     48 gates
noa22_x1        sxlib    20 x      2     40 gates
noa2a22_x1      sxlib     6 x      2     14 gates
noa2ao222_x1    sxlib    26 x      2     60 gates
nxr2_x1         sxlib     6 x      3     18 gates
o2_x2           sxlib     4 x      2      7 gates
o3_x2           sxlib     6 x      2     12 gates
oa22_x2         sxlib    18 x      2     36 gates
oa2a22_x2       sxlib    16 x      3     48 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    30 x      2     51 gates
on12_x4         sxlib     6 x      3     16 gates
sff1_x4         sxlib    76 x      6    456 gates
sff2_x4         sxlib   162 x      8   1296 gates
xr2_x1          sxlib     6 x      3     18 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      39
 Number of nets :                      987
 Number of instances :                 984
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    3030
 Number of accumulated instances :     984
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.3 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix1805/nq                                        na2_x1      0.72  1.50 up             0.16
ix4450/nq                                        inv_x1      0.39  1.88 dn             0.05
ix3862/nq                                        na4_x1      0.40  2.28 up             0.03
ix2763/nq                                        na3_x1      0.91  3.19 dn             0.13
ix2583/nq                                        no3_x1      0.92  4.11 up             0.12
ix3898/nq                                        no4_x1      0.63  4.74 dn             0.08
ix2643/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix3894/nq                                        na2_x1      0.38  5.46 dn             0.05
ix2179/nq                                        no4_x1      0.51  5.97 up             0.03
ix3890/q                                         an12_x1     0.27  6.24 dn             0.02
ix2720/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc1_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 125: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 125: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 28: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 345: Info, others clause is never selected for synthesis.
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 288:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 392:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_PRO_main_ENABLE and Lc2_PRO_main_ENABLE.
Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:01 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib     8 x      2     14 gates
a3_x2           sxlib    14 x      2     28 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   116 x      2    197 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     8 x      2     16 gates
inv_x1          sxlib   148 x      1    148 gates
inv_x2          sxlib     2 x      1      2 gates
inv_x4          sxlib    10 x      1     13 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    54 x      1     70 gates
na3_x1          sxlib    46 x      2     78 gates
na3_x4          sxlib     8 x      3     22 gates
na4_x1          sxlib    14 x      2     28 gates
nao22_x1        sxlib    18 x      2     36 gates
nao22_x4        sxlib     2 x      3      7 gates
nao2o22_x1      sxlib    12 x      2     28 gates
nmx2_x1         sxlib    28 x      2     64 gates
no2_x1          sxlib    44 x      1     57 gates
no2_x4          sxlib    10 x      2     23 gates
no3_x1          sxlib    32 x      2     54 gates
no4_x1          sxlib    20 x      2     40 gates
noa22_x1        sxlib    22 x      2     44 gates
noa2a22_x1      sxlib     8 x      2     18 gates
noa2ao222_x1    sxlib    28 x      2     64 gates
nxr2_x1         sxlib     6 x      3     18 gates
o2_x2           sxlib     3 x      2      5 gates
o3_x2           sxlib     4 x      2      8 gates
oa22_x2         sxlib    10 x      2     20 gates
oa2a22_x2       sxlib    16 x      3     48 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    33 x      2     56 gates
on12_x4         sxlib     4 x      3     11 gates
sff1_x4         sxlib    73 x      6    438 gates
sff2_x4         sxlib   158 x      8   1264 gates
xr2_x1          sxlib     6 x      3     18 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      38
 Number of nets :                      977
 Number of instances :                 975
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2964
 Number of accumulated instances :     975
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK                  : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix65/nq                                          na2_x1      0.72  1.50 up             0.16
ix4620/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4116/nq                                        na4_x1      0.40  2.28 up             0.03
ix3463/nq                                        na3_x1      0.91  3.19 dn             0.13
ix3171/nq                                        no3_x1      0.92  4.11 up             0.12
ix4180/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3687/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4177/nq                                        na2_x1      0.38  5.46 dn             0.05
ix3209/nq                                        no4_x1      0.51  5.97 up             0.03
ix4174/q                                         an12_x1     0.27  6.24 dn             0.02
ix3380/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 125: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 125: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 345: Info, others clause is never selected for synthesis.
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 288:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 392:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:01 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib     8 x      2     14 gates
a3_x2           sxlib    16 x      2     32 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   114 x      2    194 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     6 x      2     12 gates
inv_x1          sxlib   146 x      1    146 gates
inv_x2          sxlib     4 x      1      4 gates
inv_x4          sxlib    10 x      1     13 gates
inv_x8          sxlib     1 x      2      2 gates
na2_x1          sxlib    54 x      1     70 gates
na3_x1          sxlib    44 x      2     75 gates
na3_x4          sxlib     8 x      3     22 gates
na4_x1          sxlib    14 x      2     28 gates
nao22_x1        sxlib    18 x      2     36 gates
nao22_x4        sxlib     2 x      3      7 gates
nao2o22_x1      sxlib    14 x      2     32 gates
nmx2_x1         sxlib    28 x      2     64 gates
no2_x1          sxlib    44 x      1     57 gates
no2_x4          sxlib    10 x      2     23 gates
no3_x1          sxlib    32 x      2     54 gates
no4_x1          sxlib    20 x      2     40 gates
noa22_x1        sxlib    24 x      2     48 gates
noa2a22_x1      sxlib     6 x      2     14 gates
noa2ao222_x1    sxlib    28 x      2     64 gates
nxr2_x1         sxlib     6 x      3     18 gates
o2_x2           sxlib     4 x      2      7 gates
o3_x2           sxlib     6 x      2     12 gates
oa22_x2         sxlib    10 x      2     20 gates
oa2a22_x2       sxlib    16 x      3     48 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    34 x      2     58 gates
on12_x4         sxlib     4 x      3     11 gates
sff1_x4         sxlib    74 x      6    444 gates
sff2_x4         sxlib   158 x      8   1264 gates
xr2_x1          sxlib     6 x      3     18 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      39
 Number of nets :                      981
 Number of instances :                 978
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    2975
 Number of accumulated instances :     978
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.3 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc2_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix65/nq                                          na2_x1      0.72  1.50 up             0.16
ix4630/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4126/nq                                        na4_x1      0.40  2.28 up             0.03
ix3473/nq                                        na3_x1      0.91  3.19 dn             0.13
ix3181/nq                                        no3_x1      0.92  4.11 up             0.12
ix4190/nq                                        no4_x1      0.63  4.74 dn             0.08
ix3697/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4187/nq                                        na2_x1      0.38  5.46 dn             0.05
ix3219/nq                                        no4_x1      0.51  5.97 up             0.03
ix4184/q                                         an12_x1     0.27  6.24 dn             0.02
ix3392/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc2_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
[/export/home/leonardo/bin/spectrum -f l2_simu.tcl]
/export/home/Mentor/LeonardoSpectrum_2009a/bin/SunOS5/spectrum -f l2_simu.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2009a.6 (Release Production Release, compiled Aug 17 2009 at 18:28:27)
Copyright 1990-2009 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2009 Compuware Corporation

Checking Security ...
Info, Working Directory is now '/home/sbosse/proj/conpro2/test/link2/out/obj'
Info: setting novendor_constraint_file to FALSE
Info: setting bubble_tristates to FALSE
Info: setting encoding to binary
Reading library file `/export/home/Mentor/LeonardoSpectrum_2009a/lib/sxlib.syn`...
Delays assume: Process=typical Temp= 70.0 C  Voltage=3.00 V  
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/syn_unsi.vhd for unit std_logic_unsigned
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Reading file /export/home/Mentor/LeonardoSpectrum_2009a/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading package ConPRO into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 125: Warning, signal PRO_p1_END is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
-- Loading architecture main of MOD_l2_simu into library work
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl into library work
-- Loading package ConPRO into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 23: Warning, replacing ConPRO in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/obj/../conpro.vhdl",line 58: Warning, replacing package body ConPRO.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl into library work
-- Loading entity l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 18: Warning, replacing l2_main in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 36: Info, Enumerated type pro_states with 5 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[2-0]
================================
   S_main_start  000
       S_i1_fun  -01
       S_i2_fun  -10
       S_i3_fun  -11
     S_main_end  100

-- Loading architecture main of l2_main into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 32: Warning, replacing main of entity l2_main.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl into library work
-- Loading entity l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 18: Warning, replacing l2_p1 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 49: Info, Enumerated type pro_states with 19 elements encoded as binary.
Encodings for pro_states values
        value    pro_states[4-0]
================================
     S_p1_start  00000
    S_i1_assign  00001
  S_i6_for_loop  00010
S_i6_for_loop_cond  -0011
 S_i7_bind_to_8  -0100
       S_i9_fun  -0101
   S_i10_branch  -0110
    S_i11_raise  -0111
   S_i13_assign  -1000
      S_i14_fun  -1001
   S_i15_branch  -1010
    S_i16_raise  -1011
S_i18_bind_to_19  -1100
S_i6_for_loop_incr  -1101
    S_i3_select  -1110
       S_i4_fun  -1111
    S_i5_assign  10000
   S_i20_assign  10001
       S_p1_end  10010

-- Loading architecture main of l2_p1 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 42: Warning, replacing main of entity l2_p1.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l2.vhdl into library work
-- Loading entity MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 18: Warning, replacing MOD_l2 in HDL library work.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 83: Info, Enumerated type LINK_ln_STATES with 3 elements encoded as binary.
Encodings for LINK_ln_STATES values
        value    LINK_ln_STATES[1-0]
====================================
LINK_ln_S_EMPTY  00
  LINK_ln_S_REQ  -1
  LINK_ln_S_SET  10

-- Loading architecture main of MOD_l2 into library work
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 81: Warning, signal PRO_main_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 125: Warning, signal PRO_p1_END is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 31: Warning, replacing main of entity MOD_l2.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl into library work
-- Loading entity l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 17: Warning, replacing l_connect in HDL library work.
-- Loading architecture main of l_connect into library work
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 27: Warning, input CLK is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 28: Warning, input RESET is never used.
"/home/sbosse/proj/conpro2/test/link2/out/l_connect.vhdl",line 31: Warning, replacing main of entity l_connect.
-- Reading vhdl file /home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl into library work
-- Loading entity MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 17: Warning, replacing MOD_l2_simu in HDL library work.
-- Loading architecture main of MOD_l2_simu into library work
"/home/sbosse/proj/conpro2/test/link2/out/obj/../l2_simu.vhdl",line 29: Warning, replacing main of entity MOD_l2_simu.
-- Compiling root entity MOD_l2_simu(main)
-- Compiling entity MOD_l2(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl",line 345: Info, others clause is never selected for synthesis.
-- Compiling entity l2_p1(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 70: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 71: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl",line 209: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l2_main(main)
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 43: Warning, initial value for pro_state is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 44: Warning, initial value for pro_state_next is ignored for synthesis.
"/home/sbosse/proj/conpro2/test/link2/out/l2_main.vhdl",line 111: Warning, LINK_ln_GD should be declared on the sensitivity list of the process.
-- Compiling entity l_connect(main)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
"/home/sbosse/proj/conpro2/test/link2/out/l2_p1.vhdl", line 293:Info, Inferred counter instance 'LOOP_i_0' of type 'counter_up_sload_sclear_clock_clk_en_5'
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 288:Info, Inferred counter instance 'LINK_ln_DIN_CNT' of type 'counter_up_sclear_clock_clk_en_8'
"/home/sbosse/proj/conpro2/test/link2/out/l2.vhdl", line 392:Info, Inferred counter instance 'LINK_ln_DOUT_CNT' of type 'counter_up_sclear_clock_clk_en_8'
-- Start pre-optimization for design .work.MOD_l2_simu.main
-- Start pre-optimization for design .work.l2_p1.main_unfold_1198
-- Start pre-optimization for design .work.l2_main.main_unfold_1394
-- Start pre-optimization for design .work.MOD_l2.main_unfold_1213
-- Start pre-optimization for design .work.MOD_l2_simu.main

Info, Merging parallel DFF, Lc1_xa_RD(1) and Lc1_xa_RD(5).
Info, Merging parallel DFF, Lc1_xa_RD(4) and Lc1_xa_RD(6).
Info, Merging parallel DFF, Lc2_xa_RD(1) and Lc2_xa_RD(5).
Info, Merging parallel DFF, Lc2_xa_RD(4) and Lc2_xa_RD(6).-- Optimizing netlist .work.MOD_l2_simu.main
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:02 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Using default wire table: small
-- Start timing optimization for design .work.MOD_l2_simu.main
No critical paths to optimize at this level

*******************************************************

Cell: MOD_l2_simu    View: main    Library: work

*******************************************************


 Cell           Library  References     Total Area

a2_x2           sxlib    12 x      2     20 gates
a3_x2           sxlib    12 x      2     24 gates
a4_x2           sxlib     2 x      2      5 gates
an12_x1         sxlib   128 x      2    218 gates
an12_x4         sxlib     4 x      3     11 gates
ao22_x2         sxlib     6 x      2     12 gates
buf_x4          sxlib     2 x      2      3 gates
inv_x1          sxlib   141 x      1    141 gates
inv_x2          sxlib     6 x      1      6 gates
inv_x4          sxlib    10 x      1     13 gates
na2_x1          sxlib    74 x      1     96 gates
na2_x4          sxlib     4 x      2      9 gates
na3_x1          sxlib    44 x      2     75 gates
na3_x4          sxlib     8 x      3     22 gates
na4_x1          sxlib    16 x      2     32 gates
nao22_x1        sxlib    18 x      2     36 gates
nao22_x4        sxlib     2 x      3      7 gates
nao2o22_x1      sxlib    14 x      2     32 gates
nmx2_x1         sxlib    30 x      2     69 gates
no2_x1          sxlib    44 x      1     57 gates
no2_x4          sxlib    10 x      2     23 gates
no3_x1          sxlib    34 x      2     58 gates
no4_x1          sxlib    18 x      2     36 gates
noa22_x1        sxlib    24 x      2     48 gates
noa2a22_x1      sxlib     4 x      2      9 gates
noa2a2a23_x1    sxlib     2 x      3      7 gates
noa2ao222_x1    sxlib    32 x      2     74 gates
nxr2_x1         sxlib     6 x      3     18 gates
o2_x2           sxlib     2 x      2      3 gates
o3_x2           sxlib     6 x      2     12 gates
oa22_x2         sxlib    10 x      2     20 gates
oa2a22_x2       sxlib    20 x      3     60 gates
oa2a2a23_x2     sxlib     2 x      4      8 gates
on12_x1         sxlib    20 x      2     34 gates
sff1_x4         sxlib    76 x      6    456 gates
sff2_x4         sxlib   180 x      8   1440 gates
xr2_x1          sxlib     6 x      3     18 gates
zero_x0         sxlib     1 x      1      1 gates

 Number of ports :                      43
 Number of nets :                     1033
 Number of instances :                1030
 Number of references to this view :     0

Total accumulated area : 
 Number of gates :                    3212
 Number of accumulated instances :    1030
Using default wire table: small



                        Clock Frequency Report

	Clock                : Frequency
      ------------------------------------

	CLK1                 : 135.3 MHz
	CLK2                 : 135.3 MHz


                        Critical Path Report

Critical path #1, (unconstrained path)
NAME                                             GATE              ARRIVAL              LOAD
--------------------------------------------------------------------------------------------
clock information not specified
delay thru clock network                                           0.00 (ideal)


Lc1_PRO_MAP_p1_reg_pro_state(1)/q                sff1_x4     0.00  0.77 dn             0.31
ix147/nq                                         na2_x1      0.72  1.50 up             0.16
ix4777/nq                                        inv_x1      0.39  1.88 dn             0.05
ix4320/nq                                        na4_x1      0.40  2.28 up             0.03
ix2849/nq                                        na3_x1      0.91  3.19 dn             0.13
ix2715/nq                                        no3_x1      0.92  4.11 up             0.12
ix4354/nq                                        no4_x1      0.63  4.74 dn             0.08
ix2729/nq                                        nmx2_x1     0.33  5.07 up             0.03
ix4351/nq                                        na2_x1      0.38  5.46 dn             0.05
ix2391/nq                                        no4_x1      0.51  5.97 up             0.03
ix4348/q                                         an12_x1     0.27  6.24 dn             0.02
ix3424/q                                         oa22_x2     0.57  6.81 dn             0.02
Lc1_reg_LINK_ln_p1_GD/i                          sff1_x4     0.00  6.81 dn             0.00
data arrival time                                                  6.81


data required time                                              not specified
--------------------------------------------------------------------------------------------
data required time                                              not specified
data arrival time                                                  6.81
                                                                ----------
                                                             unconstrained path
--------------------------------------------------------------------------------------------


AutoWrite args are : -format VHD l2_simu.vhd
-- Writing file l2_simu.vhd
