# do {block_tb_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.block_tb xil_defaultlib.glbl 
# Start time: 16:59:21 on Oct 08,2025
# Loading xil_defaultlib.block_tb
# Loading xil_defaultlib.design_1_wrapper
# Loading xil_defaultlib.design_1
# Loading xil_defaultlib.design_1_exp_from_uv_0_0
# Loading xil_defaultlib.exp_from_uv
# Loading xil_defaultlib.design_1_get_u_v_0_0
# Loading xil_defaultlib.get_u_v
# Loading xil_defaultlib.design_1_multiple_log2e_0_0
# Loading xil_defaultlib.multiple_log2e
# Loading xil_defaultlib.glbl
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
