<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\impl\gwsynthesis\TRS-IO++.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TRS-IO++.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-1</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Nov 12 12:26:53 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8647</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5158</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>48</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>680</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_in</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>z80_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>z80_clkdcs/dcs_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_audio_4</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_audio_s1/Q </td>
</tr>
<tr>
<td>TTRS80/dsp_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>TTRS80/dsp_clka_s2/F </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.000
<td>0.000</td>
<td>5.952</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>z80_clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>59.524</td>
<td>16.800
<td>0.000</td>
<td>29.762</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>z80_clkdiv0/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.683</td>
<td>25.200
<td>0.000</td>
<td>19.841</td>
<td>pll0/rpll_inst/CLKOUT</td>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>z80_clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>238.095</td>
<td>4.200
<td>0.000</td>
<td>119.048</td>
<td>z80_clkdiv0/clkdiv_inst/CLKOUT</td>
<td>z80_clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>z80_clkdiv1/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>z80_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>476.190</td>
<td>2.100
<td>0.000</td>
<td>238.095</td>
<td>z80_clkdiv1/clkdiv_inst/CLKOUT</td>
<td>z80_clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>z80_clkdiv2/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>27.000(MHz)</td>
<td>353.339(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>z80_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">27.802(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_audio_4</td>
<td>100.000(MHz)</td>
<td>438.505(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>TTRS80/dsp_clka</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">90.229(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>84.000(MHz)</td>
<td>114.557(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td>80.114(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of z80_clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of z80_clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of z80_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>z80_clk</td>
<td>Setup</td>
<td>-2127.941</td>
<td>536</td>
</tr>
<tr>
<td>z80_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio_4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TTRS80/dsp_clka</td>
<td>Setup</td>
<td>-3.031</td>
<td>5</td>
</tr>
<tr>
<td>TTRS80/dsp_clka</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>z80_clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>z80_clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>z80_clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>z80_clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>z80_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>z80_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-11.970</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>TTRS80/T80a/DI_Reg_1_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>16.950</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-11.483</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>TTRS80/T80a/DI_Reg_4_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>16.463</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-10.943</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>TTRS80/T80a/DI_Reg_3_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>15.923</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-10.325</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>TTRS80/T80a/DI_Reg_6_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>15.305</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-9.440</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>TTRS80/T80a/DI_Reg_7_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>14.420</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-8.076</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>TTRS80/T80a/DI_Reg_0_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>13.056</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-16.065</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>byte_out_4_s1/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>17.566</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-14.938</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>byte_out_1_s1/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>16.439</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-14.776</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>byte_out_3_s1/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>16.277</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-14.747</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>byte_out_6_s1/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>16.248</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-13.760</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>byte_out_7_s1/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>15.261</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.680</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>TTRS80/T80a/DI_Reg_2_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>11.660</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-13.243</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>count_1_s1/CE</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>14.744</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-13.243</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>count_2_s1/CE</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>14.744</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-13.243</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>count_5_s1/CE</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>14.744</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-13.084</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>ESP_REQ_s0/CE</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>14.585</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-13.054</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>trs_io_data_ready_s6/CE</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>14.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-13.031</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>count_4_s1/CE</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>14.533</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-12.904</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>count_3_s3/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>14.405</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-12.873</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>count_0_s3/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>14.374</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-12.618</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>byte_out_0_s1/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>14.119</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-12.448</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>byte_out_2_s1/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>13.949</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-12.204</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>byte_out_5_s1/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>13.705</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-12.114</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>WAIT_REG_s0/SET</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>13.615</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-10.905</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>io/raw_0_s0/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>12.406</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.672</td>
<td>n3262_s2/I0</td>
<td>clk_audio_s1/D</td>
<td>clk_audio_4:[R]</td>
<td>clk_in:[R]</td>
<td>-0.000</td>
<td>-0.860</td>
<td>0.234</td>
</tr>
<tr>
<td>2</td>
<td>0.321</td>
<td>TTRS80/z80_opreg_reg_2_s0/Q</td>
<td>TTRS80/vga_80_64_n_s0/D</td>
<td>z80_clk:[R]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.331</td>
<td>0.697</td>
</tr>
<tr>
<td>3</td>
<td>0.322</td>
<td>trigger_action_s0/Q</td>
<td>bram_peek_trigger/two_s0/RESET</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>4</td>
<td>0.322</td>
<td>trigger_action_s0/Q</td>
<td>dsp_ram_read_trigger/two_s0/RESET</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>5</td>
<td>0.424</td>
<td>heartbeat_2_s0/Q</td>
<td>heartbeat_2_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>6</td>
<td>0.424</td>
<td>heartbeat_6_s0/Q</td>
<td>heartbeat_6_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>7</td>
<td>0.424</td>
<td>heartbeat_8_s0/Q</td>
<td>heartbeat_8_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>8</td>
<td>0.424</td>
<td>heartbeat_12_s0/Q</td>
<td>heartbeat_12_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>9</td>
<td>0.424</td>
<td>heartbeat_14_s0/Q</td>
<td>heartbeat_14_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>10</td>
<td>0.424</td>
<td>heartbeat_18_s0/Q</td>
<td>heartbeat_18_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>11</td>
<td>0.424</td>
<td>heartbeat_20_s0/Q</td>
<td>heartbeat_20_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>bitcnt_1_s2/Q</td>
<td>bitcnt_1_s2/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>count_1_s1/Q</td>
<td>count_1_s1/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>remaining_bits_to_send_5_s0/Q</td>
<td>remaining_bits_to_send_5_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>bytes_to_read_2_s0/Q</td>
<td>bytes_to_read_2_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>idx_2_s0/Q</td>
<td>idx_2_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/D</td>
<td>clk_audio_4:[R]</td>
<td>clk_audio_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/D</td>
<td>clk_audio_4:[R]</td>
<td>clk_audio_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/D</td>
<td>clk_audio_4:[R]</td>
<td>clk_audio_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>cass_out_reg_s0/Q</td>
<td>cass_out_reg_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>audio_cnt_0_s0/Q</td>
<td>audio_cnt_0_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>audio_cnt_3_s0/Q</td>
<td>audio_cnt_3_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>audio_cnt_7_s0/Q</td>
<td>audio_cnt_7_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>TTRS80/vga_Z_s1/Q</td>
<td>TTRS80/vga_Z_s1/D</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>hdmi/cy_8_s0/Q</td>
<td>hdmi/cy_8_s0/D</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-9.461</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
<td>cass_in_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.476</td>
<td>-1.095</td>
<td>10.962</td>
</tr>
<tr>
<td>2</td>
<td>6.149</td>
<td>z80_rst_shr_0_s6/Q</td>
<td>TTRS80/z80_opreg_reg_0_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.816</td>
</tr>
<tr>
<td>3</td>
<td>6.395</td>
<td>z80_rst_shr_0_s6/Q</td>
<td>TTRS80/z80_int_mask_reg_2_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.570</td>
</tr>
<tr>
<td>4</td>
<td>6.395</td>
<td>z80_rst_shr_0_s6/Q</td>
<td>TTRS80/z80_int_mask_reg_3_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.570</td>
</tr>
<tr>
<td>5</td>
<td>6.541</td>
<td>z80_rst_shr_0_s6/Q</td>
<td>TTRS80/z80_opreg_reg_1_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.424</td>
</tr>
<tr>
<td>6</td>
<td>6.541</td>
<td>z80_rst_shr_0_s6/Q</td>
<td>TTRS80/z80_opreg_reg_3_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.424</td>
</tr>
<tr>
<td>7</td>
<td>6.752</td>
<td>z80_rst_shr_0_s6/Q</td>
<td>TTRS80/z80_hires_options_reg_4_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.213</td>
</tr>
<tr>
<td>8</td>
<td>6.752</td>
<td>z80_rst_shr_0_s6/Q</td>
<td>TTRS80/z80_hires_options_reg_5_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.213</td>
</tr>
<tr>
<td>9</td>
<td>6.752</td>
<td>z80_rst_shr_0_s6/Q</td>
<td>TTRS80/z80_hires_options_reg_7_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.213</td>
</tr>
<tr>
<td>10</td>
<td>6.768</td>
<td>z80_rst_shr_0_s6/Q</td>
<td>TTRS80/z80_hires_options_reg_2_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.197</td>
</tr>
<tr>
<td>11</td>
<td>6.768</td>
<td>z80_rst_shr_0_s6/Q</td>
<td>TTRS80/z80_hires_options_reg_3_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.197</td>
</tr>
<tr>
<td>12</td>
<td>6.768</td>
<td>z80_rst_shr_0_s6/Q</td>
<td>TTRS80/z80_hires_options_reg_6_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.197</td>
</tr>
<tr>
<td>13</td>
<td>6.768</td>
<td>z80_rst_shr_0_s6/Q</td>
<td>TTRS80/z80_mod_reg_1_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.197</td>
</tr>
<tr>
<td>14</td>
<td>6.768</td>
<td>z80_rst_shr_0_s6/Q</td>
<td>TTRS80/z80_mod_reg_3_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.197</td>
</tr>
<tr>
<td>15</td>
<td>6.768</td>
<td>z80_rst_shr_0_s6/Q</td>
<td>TTRS80/z80_opreg_reg_2_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.197</td>
</tr>
<tr>
<td>16</td>
<td>6.790</td>
<td>z80_rst_shr_0_s6/Q</td>
<td>TTRS80/z80_opreg_reg_7_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.175</td>
</tr>
<tr>
<td>17</td>
<td>6.851</td>
<td>z80_rst_shr_0_s6/Q</td>
<td>TTRS80/z80_mod_reg_2_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.114</td>
</tr>
<tr>
<td>18</td>
<td>3.663</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/MREQ_s1/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>1.317</td>
</tr>
<tr>
<td>19</td>
<td>3.663</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/RD_s1/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>1.317</td>
</tr>
<tr>
<td>20</td>
<td>3.663</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/IORQ_t1_s1/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>1.317</td>
</tr>
<tr>
<td>21</td>
<td>3.663</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/WR_t2_s1/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>1.317</td>
</tr>
<tr>
<td>22</td>
<td>3.663</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/IORQ_int_inhibit_0_s0/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>1.317</td>
</tr>
<tr>
<td>23</td>
<td>3.663</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/IORQ_int_inhibit_1_s0/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>1.317</td>
</tr>
<tr>
<td>24</td>
<td>3.663</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/IORQ_int_inhibit_2_s0/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>1.317</td>
</tr>
<tr>
<td>25</td>
<td>3.663</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/MReq_Inhibit_s0/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>1.317</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.264</td>
<td>TTRS80/T80a/u0/BusAck_s0/Q</td>
<td>cass_in_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.095</td>
<td>1.405</td>
</tr>
<tr>
<td>2</td>
<td>0.925</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/IntE_FF1_s1/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>3</td>
<td>0.925</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/IntE_FF2_s1/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>4</td>
<td>0.925</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/Halt_FF_s1/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>5</td>
<td>0.925</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/ACC_7_s0/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>6</td>
<td>0.925</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/Auto_Wait_t2_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>7</td>
<td>0.925</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/Auto_Wait_t1_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>8</td>
<td>0.925</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/No_BTR_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>9</td>
<td>0.925</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/IntCycle_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>10</td>
<td>0.925</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/Pre_XY_F_M_0_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>11</td>
<td>0.925</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/Pre_XY_F_M_1_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>12</td>
<td>0.925</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/Pre_XY_F_M_2_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>13</td>
<td>0.925</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/TState_0_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>14</td>
<td>0.925</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/TState_1_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>15</td>
<td>0.925</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/TState_2_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>16</td>
<td>0.925</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>17</td>
<td>0.925</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/MCycle_1_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>18</td>
<td>0.925</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/MCycle_2_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>19</td>
<td>0.925</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/I_RXDD_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>20</td>
<td>0.925</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/XY_Ind_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>21</td>
<td>0.925</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/PreserveC_r_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>22</td>
<td>0.925</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/Save_ALU_r_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>23</td>
<td>0.925</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/ALU_Op_r_0_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>24</td>
<td>0.925</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/ALU_Op_r_1_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
<tr>
<td>25</td>
<td>0.925</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/ALU_Op_r_2_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.936</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.404</td>
<td>4.404</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.404</td>
<td>4.404</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_4_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.404</td>
<td>4.404</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.404</td>
<td>4.404</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.404</td>
<td>4.404</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.404</td>
<td>4.404</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.404</td>
<td>4.404</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.404</td>
<td>4.404</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.657</td>
<td>4.657</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>TTRS80/dsp_clka</td>
<td>TTRS80/z80_dsp/dpb_inst_0</td>
</tr>
<tr>
<td>10</td>
<td>3.682</td>
<td>4.682</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/DI_Reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>2.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>2.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>4.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>4.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>5.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>6.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>7.380</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>n101_s6/I0</td>
</tr>
<tr>
<td>7.833</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">n101_s6/F</td>
</tr>
<tr>
<td>8.736</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>n101_s5/I1</td>
</tr>
<tr>
<td>9.253</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">n101_s5/F</td>
</tr>
<tr>
<td>10.366</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>TTRS80/z80_data_6_s17/I0</td>
</tr>
<tr>
<td>10.737</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_6_s17/F</td>
</tr>
<tr>
<td>10.741</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>TTRS80/z80_data_6_s15/I1</td>
</tr>
<tr>
<td>11.203</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_6_s15/F</td>
</tr>
<tr>
<td>11.206</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>TTRS80/z80_data_6_s12/I1</td>
</tr>
<tr>
<td>11.577</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_6_s12/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>TTRS80/z80_data_1_s10/I1</td>
</tr>
<tr>
<td>12.555</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_1_s10/F</td>
</tr>
<tr>
<td>13.045</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>TTRS80/z80_data_1_s8/I3</td>
</tr>
<tr>
<td>13.600</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_1_s8/F</td>
</tr>
<tr>
<td>15.009</td>
<td>1.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>TTRS80/T80a/z80_data_1_s/I0</td>
</tr>
<tr>
<td>15.564</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C14[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/z80_data_1_s/F</td>
</tr>
<tr>
<td>17.192</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/DI_Reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td>TTRS80/T80a/DI_Reg_1_s0/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C28[1][A]</td>
<td>TTRS80/T80a/DI_Reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.326, 31.422%; route: 11.392, 67.209%; tC2Q: 0.232, 1.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/DI_Reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>2.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>2.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>4.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>4.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>5.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>6.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>7.380</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>n101_s6/I0</td>
</tr>
<tr>
<td>7.833</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">n101_s6/F</td>
</tr>
<tr>
<td>8.736</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>n101_s5/I1</td>
</tr>
<tr>
<td>9.253</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">n101_s5/F</td>
</tr>
<tr>
<td>10.198</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][B]</td>
<td>TTRS80/xio_ioreq_n_Z_s/I0</td>
</tr>
<tr>
<td>10.651</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/xio_ioreq_n_Z_s/F</td>
</tr>
<tr>
<td>11.321</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>esp_sel_s0/I1</td>
</tr>
<tr>
<td>11.838</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s0/F</td>
</tr>
<tr>
<td>12.810</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][A]</td>
<td>TTRS80/z80_data_4_s11/I1</td>
</tr>
<tr>
<td>13.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_4_s11/F</td>
</tr>
<tr>
<td>13.578</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>TTRS80/z80_data_4_s8/I2</td>
</tr>
<tr>
<td>14.133</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C30[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_4_s8/F</td>
</tr>
<tr>
<td>15.034</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td>TTRS80/T80a/z80_data_4_s/I0</td>
</tr>
<tr>
<td>15.487</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C37[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/z80_data_4_s/F</td>
</tr>
<tr>
<td>16.705</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/DI_Reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[0][A]</td>
<td>TTRS80/T80a/DI_Reg_4_s0/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C28[0][A]</td>
<td>TTRS80/T80a/DI_Reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.806, 29.192%; route: 11.425, 69.398%; tC2Q: 0.232, 1.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>2.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>2.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>4.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>4.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>5.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>6.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>7.380</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>n101_s6/I0</td>
</tr>
<tr>
<td>7.833</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">n101_s6/F</td>
</tr>
<tr>
<td>8.736</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>n101_s5/I1</td>
</tr>
<tr>
<td>9.253</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">n101_s5/F</td>
</tr>
<tr>
<td>10.366</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>TTRS80/z80_data_6_s17/I0</td>
</tr>
<tr>
<td>10.737</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_6_s17/F</td>
</tr>
<tr>
<td>10.741</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>TTRS80/z80_data_6_s15/I1</td>
</tr>
<tr>
<td>11.203</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_6_s15/F</td>
</tr>
<tr>
<td>11.206</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>TTRS80/z80_data_6_s12/I1</td>
</tr>
<tr>
<td>11.577</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_6_s12/F</td>
</tr>
<tr>
<td>12.000</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td>TTRS80/z80_data_3_s10/I1</td>
</tr>
<tr>
<td>12.555</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_3_s10/F</td>
</tr>
<tr>
<td>12.952</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[3][B]</td>
<td>TTRS80/z80_data_3_s8/I3</td>
</tr>
<tr>
<td>13.323</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C37[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_3_s8/F</td>
</tr>
<tr>
<td>14.461</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>TTRS80/T80a/z80_data_3_s/I0</td>
</tr>
<tr>
<td>14.978</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/z80_data_3_s/F</td>
</tr>
<tr>
<td>16.165</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/DI_Reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[0][B]</td>
<td>TTRS80/T80a/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C28[0][B]</td>
<td>TTRS80/T80a/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.104, 32.054%; route: 10.587, 66.489%; tC2Q: 0.232, 1.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/DI_Reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>2.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>2.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>4.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>4.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>5.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>6.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>7.380</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>n101_s6/I0</td>
</tr>
<tr>
<td>7.833</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">n101_s6/F</td>
</tr>
<tr>
<td>8.736</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>n101_s5/I1</td>
</tr>
<tr>
<td>9.253</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">n101_s5/F</td>
</tr>
<tr>
<td>10.366</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>TTRS80/z80_data_6_s17/I0</td>
</tr>
<tr>
<td>10.737</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_6_s17/F</td>
</tr>
<tr>
<td>10.741</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>TTRS80/z80_data_6_s15/I1</td>
</tr>
<tr>
<td>11.203</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_6_s15/F</td>
</tr>
<tr>
<td>11.206</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>TTRS80/z80_data_6_s12/I1</td>
</tr>
<tr>
<td>11.577</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_6_s12/F</td>
</tr>
<tr>
<td>12.480</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>TTRS80/z80_data_6_s10/I1</td>
</tr>
<tr>
<td>13.050</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_6_s10/F</td>
</tr>
<tr>
<td>13.051</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>TTRS80/z80_data_6_s8/I3</td>
</tr>
<tr>
<td>13.422</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R16C29[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_6_s8/F</td>
</tr>
<tr>
<td>13.953</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>TTRS80/T80a/z80_data_6_s/I0</td>
</tr>
<tr>
<td>14.406</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/z80_data_6_s/F</td>
</tr>
<tr>
<td>15.547</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/DI_Reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[2][A]</td>
<td>TTRS80/T80a/DI_Reg_6_s0/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C29[2][A]</td>
<td>TTRS80/T80a/DI_Reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.055, 33.029%; route: 10.018, 65.455%; tC2Q: 0.232, 1.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/DI_Reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>2.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>2.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>4.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>4.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>5.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>6.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>7.335</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>TTRS80/n363_s4/I1</td>
</tr>
<tr>
<td>7.788</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/n363_s4/F</td>
</tr>
<tr>
<td>8.315</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>TTRS80/cass_out_sel_Z_s1/I1</td>
</tr>
<tr>
<td>8.885</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/cass_out_sel_Z_s1/F</td>
</tr>
<tr>
<td>8.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>TTRS80/cass_out_sel_Z_s0/I3</td>
</tr>
<tr>
<td>9.405</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/cass_out_sel_Z_s0/F</td>
</tr>
<tr>
<td>10.247</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>TTRS80/z80_data_7_s26/I0</td>
</tr>
<tr>
<td>10.700</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_7_s26/F</td>
</tr>
<tr>
<td>11.114</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>TTRS80/z80_data_7_s17/I2</td>
</tr>
<tr>
<td>11.663</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_7_s17/F</td>
</tr>
<tr>
<td>11.664</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][A]</td>
<td>TTRS80/z80_data_7_s10/I3</td>
</tr>
<tr>
<td>12.181</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C34[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_7_s10/F</td>
</tr>
<tr>
<td>13.121</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[3][B]</td>
<td>TTRS80/T80a/z80_data_7_s/I0</td>
</tr>
<tr>
<td>13.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C31[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/z80_data_7_s/F</td>
</tr>
<tr>
<td>14.662</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/DI_Reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td>TTRS80/T80a/DI_Reg_7_s0/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C29[0][A]</td>
<td>TTRS80/T80a/DI_Reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.063, 35.112%; route: 9.125, 63.279%; tC2Q: 0.232, 1.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/DI_Reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>2.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>2.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>4.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>4.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>5.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>6.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>7.335</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>n88_s3/I1</td>
</tr>
<tr>
<td>7.852</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">n88_s3/F</td>
</tr>
<tr>
<td>8.105</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>TTRS80/z80_data_7_s14/I2</td>
</tr>
<tr>
<td>8.558</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_7_s14/F</td>
</tr>
<tr>
<td>9.121</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>TTRS80/z80_data_7_s9/I3</td>
</tr>
<tr>
<td>9.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_7_s9/F</td>
</tr>
<tr>
<td>11.201</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[3][A]</td>
<td>TTRS80/T80a/z80_data_0_s/I1</td>
</tr>
<tr>
<td>11.756</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C16[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/z80_data_0_s/F</td>
</tr>
<tr>
<td>13.298</td>
<td>1.542</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/DI_Reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][B]</td>
<td>TTRS80/T80a/DI_Reg_0_s0/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C29[0][B]</td>
<td>TTRS80/T80a/DI_Reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.529, 27.030%; route: 9.295, 71.193%; tC2Q: 0.232, 1.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>207.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>192.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>192.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>194.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>194.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>195.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>196.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>197.380</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>n101_s6/I0</td>
</tr>
<tr>
<td>197.833</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">n101_s6/F</td>
</tr>
<tr>
<td>198.736</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>n101_s5/I1</td>
</tr>
<tr>
<td>199.253</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">n101_s5/F</td>
</tr>
<tr>
<td>200.198</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][B]</td>
<td>TTRS80/xio_ioreq_n_Z_s/I0</td>
</tr>
<tr>
<td>200.651</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/xio_ioreq_n_Z_s/F</td>
</tr>
<tr>
<td>201.321</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>esp_sel_s0/I1</td>
</tr>
<tr>
<td>201.838</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s0/F</td>
</tr>
<tr>
<td>202.810</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][A]</td>
<td>TTRS80/z80_data_4_s11/I1</td>
</tr>
<tr>
<td>203.181</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_4_s11/F</td>
</tr>
<tr>
<td>203.578</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>TTRS80/z80_data_4_s8/I2</td>
</tr>
<tr>
<td>204.133</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C30[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_4_s8/F</td>
</tr>
<tr>
<td>206.161</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[2][A]</td>
<td>n3121_s4/I1</td>
</tr>
<tr>
<td>206.623</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C18[2][A]</td>
<td style=" background: #97FFFF;">n3121_s4/F</td>
</tr>
<tr>
<td>206.625</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[3][B]</td>
<td>n3121_s2/I2</td>
</tr>
<tr>
<td>207.087</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C18[3][B]</td>
<td style=" background: #97FFFF;">n3121_s2/F</td>
</tr>
<tr>
<td>207.259</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[2][B]</td>
<td>n3121_s1/I0</td>
</tr>
<tr>
<td>207.808</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C18[2][B]</td>
<td style=" background: #97FFFF;">n3121_s1/F</td>
</tr>
<tr>
<td>207.808</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[2][B]</td>
<td style=" font-weight:bold;">byte_out_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[2][B]</td>
<td>byte_out_4_s1/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>byte_out_4_s1</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C18[2][B]</td>
<td>byte_out_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.826, 33.166%; route: 11.508, 65.513%; tC2Q: 0.232, 1.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>206.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>192.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>192.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>194.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>194.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>195.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>196.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>197.380</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>n101_s6/I0</td>
</tr>
<tr>
<td>197.833</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">n101_s6/F</td>
</tr>
<tr>
<td>198.736</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>n101_s5/I1</td>
</tr>
<tr>
<td>199.253</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">n101_s5/F</td>
</tr>
<tr>
<td>200.366</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>TTRS80/z80_data_6_s17/I0</td>
</tr>
<tr>
<td>200.737</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_6_s17/F</td>
</tr>
<tr>
<td>200.741</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>TTRS80/z80_data_6_s15/I1</td>
</tr>
<tr>
<td>201.203</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_6_s15/F</td>
</tr>
<tr>
<td>201.206</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>TTRS80/z80_data_6_s12/I1</td>
</tr>
<tr>
<td>201.577</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_6_s12/F</td>
</tr>
<tr>
<td>202.000</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>TTRS80/z80_data_1_s10/I1</td>
</tr>
<tr>
<td>202.555</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_1_s10/F</td>
</tr>
<tr>
<td>203.045</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>TTRS80/z80_data_1_s8/I3</td>
</tr>
<tr>
<td>203.600</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_1_s8/F</td>
</tr>
<tr>
<td>205.390</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[0][B]</td>
<td>n3124_s2/I1</td>
</tr>
<tr>
<td>205.939</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C18[0][B]</td>
<td style=" background: #97FFFF;">n3124_s2/F</td>
</tr>
<tr>
<td>206.111</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[0][A]</td>
<td>n3124_s1/I0</td>
</tr>
<tr>
<td>206.681</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C18[0][A]</td>
<td style=" background: #97FFFF;">n3124_s1/F</td>
</tr>
<tr>
<td>206.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[0][A]</td>
<td style=" font-weight:bold;">byte_out_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[0][A]</td>
<td>byte_out_1_s1/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>byte_out_1_s1</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C18[0][A]</td>
<td>byte_out_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.890, 35.829%; route: 10.317, 62.760%; tC2Q: 0.232, 1.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.776</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>206.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>192.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>192.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>194.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>194.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>195.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>196.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>197.380</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>n101_s6/I0</td>
</tr>
<tr>
<td>197.833</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">n101_s6/F</td>
</tr>
<tr>
<td>198.736</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>n101_s5/I1</td>
</tr>
<tr>
<td>199.253</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">n101_s5/F</td>
</tr>
<tr>
<td>200.366</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>TTRS80/z80_data_6_s17/I0</td>
</tr>
<tr>
<td>200.737</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_6_s17/F</td>
</tr>
<tr>
<td>200.741</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>TTRS80/z80_data_6_s15/I1</td>
</tr>
<tr>
<td>201.203</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_6_s15/F</td>
</tr>
<tr>
<td>201.206</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>TTRS80/z80_data_6_s12/I1</td>
</tr>
<tr>
<td>201.577</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_6_s12/F</td>
</tr>
<tr>
<td>202.000</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td>TTRS80/z80_data_3_s10/I1</td>
</tr>
<tr>
<td>202.555</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_3_s10/F</td>
</tr>
<tr>
<td>202.952</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[3][B]</td>
<td>TTRS80/z80_data_3_s8/I3</td>
</tr>
<tr>
<td>203.323</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C37[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_3_s8/F</td>
</tr>
<tr>
<td>205.127</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C19[2][B]</td>
<td>n3122_s2/I1</td>
</tr>
<tr>
<td>205.644</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C19[2][B]</td>
<td style=" background: #97FFFF;">n3122_s2/F</td>
</tr>
<tr>
<td>206.057</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[1][A]</td>
<td>n3122_s1/I0</td>
</tr>
<tr>
<td>206.519</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[1][A]</td>
<td style=" background: #97FFFF;">n3122_s1/F</td>
</tr>
<tr>
<td>206.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[1][A]</td>
<td style=" font-weight:bold;">byte_out_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[1][A]</td>
<td>byte_out_3_s1/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>byte_out_3_s1</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C18[1][A]</td>
<td>byte_out_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.566, 34.196%; route: 10.479, 64.379%; tC2Q: 0.232, 1.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>206.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>192.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>192.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>194.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>194.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>195.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>196.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>197.380</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>n101_s6/I0</td>
</tr>
<tr>
<td>197.833</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">n101_s6/F</td>
</tr>
<tr>
<td>198.736</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>n101_s5/I1</td>
</tr>
<tr>
<td>199.253</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">n101_s5/F</td>
</tr>
<tr>
<td>200.366</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td>TTRS80/z80_data_6_s17/I0</td>
</tr>
<tr>
<td>200.737</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_6_s17/F</td>
</tr>
<tr>
<td>200.741</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>TTRS80/z80_data_6_s15/I1</td>
</tr>
<tr>
<td>201.203</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_6_s15/F</td>
</tr>
<tr>
<td>201.206</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>TTRS80/z80_data_6_s12/I1</td>
</tr>
<tr>
<td>201.577</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_6_s12/F</td>
</tr>
<tr>
<td>202.480</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>TTRS80/z80_data_6_s10/I1</td>
</tr>
<tr>
<td>203.050</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_6_s10/F</td>
</tr>
<tr>
<td>203.051</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>TTRS80/z80_data_6_s8/I3</td>
</tr>
<tr>
<td>203.422</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R16C29[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_6_s8/F</td>
</tr>
<tr>
<td>204.937</td>
<td>1.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C20[3][B]</td>
<td>n3119_s5/I1</td>
</tr>
<tr>
<td>205.308</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C20[3][B]</td>
<td style=" background: #97FFFF;">n3119_s5/F</td>
</tr>
<tr>
<td>205.478</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C19[3][B]</td>
<td>n3119_s3/I2</td>
</tr>
<tr>
<td>205.940</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C19[3][B]</td>
<td style=" background: #97FFFF;">n3119_s3/F</td>
</tr>
<tr>
<td>205.941</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[0][B]</td>
<td>n3119_s2/I0</td>
</tr>
<tr>
<td>206.490</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C19[0][B]</td>
<td style=" background: #97FFFF;">n3119_s2/F</td>
</tr>
<tr>
<td>206.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[0][B]</td>
<td style=" font-weight:bold;">byte_out_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[0][B]</td>
<td>byte_out_6_s1/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>byte_out_6_s1</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C19[0][B]</td>
<td>byte_out_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.984, 36.828%; route: 10.032, 61.744%; tC2Q: 0.232, 1.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>205.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>192.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>192.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>194.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>194.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>195.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>196.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>197.335</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td>TTRS80/n363_s4/I1</td>
</tr>
<tr>
<td>197.788</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/n363_s4/F</td>
</tr>
<tr>
<td>198.315</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>TTRS80/cass_out_sel_Z_s1/I1</td>
</tr>
<tr>
<td>198.885</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/cass_out_sel_Z_s1/F</td>
</tr>
<tr>
<td>198.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>TTRS80/cass_out_sel_Z_s0/I3</td>
</tr>
<tr>
<td>199.405</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/cass_out_sel_Z_s0/F</td>
</tr>
<tr>
<td>200.247</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>TTRS80/z80_data_7_s26/I0</td>
</tr>
<tr>
<td>200.700</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_7_s26/F</td>
</tr>
<tr>
<td>201.114</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>TTRS80/z80_data_7_s17/I2</td>
</tr>
<tr>
<td>201.663</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_7_s17/F</td>
</tr>
<tr>
<td>201.664</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][A]</td>
<td>TTRS80/z80_data_7_s10/I3</td>
</tr>
<tr>
<td>202.181</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C34[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_7_s10/F</td>
</tr>
<tr>
<td>204.233</td>
<td>2.052</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C20[2][B]</td>
<td>n3118_s3/I1</td>
</tr>
<tr>
<td>204.782</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C20[2][B]</td>
<td style=" background: #97FFFF;">n3118_s3/F</td>
</tr>
<tr>
<td>204.954</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[0][A]</td>
<td>n3118_s2/I0</td>
</tr>
<tr>
<td>205.503</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C19[0][A]</td>
<td style=" background: #97FFFF;">n3118_s2/F</td>
</tr>
<tr>
<td>205.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[0][A]</td>
<td style=" font-weight:bold;">byte_out_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[0][A]</td>
<td>byte_out_7_s1/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>byte_out_7_s1</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C19[0][A]</td>
<td>byte_out_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.644, 36.983%; route: 9.385, 61.497%; tC2Q: 0.232, 1.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/DI_Reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>2.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>2.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>4.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>4.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>5.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>6.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>7.335</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[3][A]</td>
<td>n88_s3/I1</td>
</tr>
<tr>
<td>7.852</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C29[3][A]</td>
<td style=" background: #97FFFF;">n88_s3/F</td>
</tr>
<tr>
<td>8.105</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>TTRS80/z80_data_7_s14/I2</td>
</tr>
<tr>
<td>8.558</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_7_s14/F</td>
</tr>
<tr>
<td>9.121</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>TTRS80/z80_data_7_s9/I3</td>
</tr>
<tr>
<td>9.638</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_7_s9/F</td>
</tr>
<tr>
<td>10.313</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>TTRS80/T80a/z80_data_2_s/I1</td>
</tr>
<tr>
<td>10.868</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/z80_data_2_s/F</td>
</tr>
<tr>
<td>11.902</td>
<td>1.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/DI_Reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td>TTRS80/T80a/DI_Reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C29[1][A]</td>
<td>TTRS80/T80a/DI_Reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.529, 30.266%; route: 7.899, 67.744%; tC2Q: 0.232, 1.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>204.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>192.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>192.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>194.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>194.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>195.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>196.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>197.380</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>n101_s6/I0</td>
</tr>
<tr>
<td>197.833</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">n101_s6/F</td>
</tr>
<tr>
<td>198.736</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>n101_s5/I1</td>
</tr>
<tr>
<td>199.253</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">n101_s5/F</td>
</tr>
<tr>
<td>200.198</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][B]</td>
<td>TTRS80/xio_ioreq_n_Z_s/I0</td>
</tr>
<tr>
<td>200.651</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/xio_ioreq_n_Z_s/F</td>
</tr>
<tr>
<td>201.321</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>esp_sel_s0/I1</td>
</tr>
<tr>
<td>201.838</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s0/F</td>
</tr>
<tr>
<td>202.734</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C17[2][B]</td>
<td>esp_sel_risingedge_s0/I2</td>
</tr>
<tr>
<td>203.105</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R36C17[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>204.077</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[0][A]</td>
<td>count_5_s5/I2</td>
</tr>
<tr>
<td>204.626</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C11[0][A]</td>
<td style=" background: #97FFFF;">count_5_s5/F</td>
</tr>
<tr>
<td>204.986</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12[1][A]</td>
<td style=" font-weight:bold;">count_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12[1][A]</td>
<td>count_1_s1/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>count_1_s1</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C12[1][A]</td>
<td>count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.347, 29.482%; route: 10.165, 68.944%; tC2Q: 0.232, 1.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>204.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>192.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>192.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>194.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>194.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>195.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>196.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>197.380</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>n101_s6/I0</td>
</tr>
<tr>
<td>197.833</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">n101_s6/F</td>
</tr>
<tr>
<td>198.736</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>n101_s5/I1</td>
</tr>
<tr>
<td>199.253</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">n101_s5/F</td>
</tr>
<tr>
<td>200.198</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][B]</td>
<td>TTRS80/xio_ioreq_n_Z_s/I0</td>
</tr>
<tr>
<td>200.651</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/xio_ioreq_n_Z_s/F</td>
</tr>
<tr>
<td>201.321</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>esp_sel_s0/I1</td>
</tr>
<tr>
<td>201.838</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s0/F</td>
</tr>
<tr>
<td>202.734</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C17[2][B]</td>
<td>esp_sel_risingedge_s0/I2</td>
</tr>
<tr>
<td>203.105</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R36C17[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>204.077</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[0][A]</td>
<td>count_5_s5/I2</td>
</tr>
<tr>
<td>204.626</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C11[0][A]</td>
<td style=" background: #97FFFF;">count_5_s5/F</td>
</tr>
<tr>
<td>204.986</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C13[2][B]</td>
<td style=" font-weight:bold;">count_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C13[2][B]</td>
<td>count_2_s1/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>count_2_s1</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C13[2][B]</td>
<td>count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.347, 29.482%; route: 10.165, 68.944%; tC2Q: 0.232, 1.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>204.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>192.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>192.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>194.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>194.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>195.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>196.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>197.380</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>n101_s6/I0</td>
</tr>
<tr>
<td>197.833</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">n101_s6/F</td>
</tr>
<tr>
<td>198.736</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>n101_s5/I1</td>
</tr>
<tr>
<td>199.253</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">n101_s5/F</td>
</tr>
<tr>
<td>200.198</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][B]</td>
<td>TTRS80/xio_ioreq_n_Z_s/I0</td>
</tr>
<tr>
<td>200.651</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/xio_ioreq_n_Z_s/F</td>
</tr>
<tr>
<td>201.321</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>esp_sel_s0/I1</td>
</tr>
<tr>
<td>201.838</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s0/F</td>
</tr>
<tr>
<td>202.734</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C17[2][B]</td>
<td>esp_sel_risingedge_s0/I2</td>
</tr>
<tr>
<td>203.105</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R36C17[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>204.077</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[0][A]</td>
<td>count_5_s5/I2</td>
</tr>
<tr>
<td>204.626</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C11[0][A]</td>
<td style=" background: #97FFFF;">count_5_s5/F</td>
</tr>
<tr>
<td>204.986</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C12[2][B]</td>
<td style=" font-weight:bold;">count_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C12[2][B]</td>
<td>count_5_s1/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>count_5_s1</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C12[2][B]</td>
<td>count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.347, 29.482%; route: 10.165, 68.944%; tC2Q: 0.232, 1.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>204.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ESP_REQ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>192.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>192.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>194.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>194.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>195.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>196.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>197.380</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>n101_s6/I0</td>
</tr>
<tr>
<td>197.833</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">n101_s6/F</td>
</tr>
<tr>
<td>198.736</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>n101_s5/I1</td>
</tr>
<tr>
<td>199.253</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">n101_s5/F</td>
</tr>
<tr>
<td>200.198</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][B]</td>
<td>TTRS80/xio_ioreq_n_Z_s/I0</td>
</tr>
<tr>
<td>200.651</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/xio_ioreq_n_Z_s/F</td>
</tr>
<tr>
<td>201.321</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>esp_sel_s0/I1</td>
</tr>
<tr>
<td>201.838</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s0/F</td>
</tr>
<tr>
<td>202.734</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C17[2][B]</td>
<td>esp_sel_risingedge_s0/I2</td>
</tr>
<tr>
<td>203.061</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R36C17[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>204.827</td>
<td>1.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR32[A]</td>
<td style=" font-weight:bold;">ESP_REQ_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR32[A]</td>
<td>ESP_REQ_s0/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ESP_REQ_s0</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR32[A]</td>
<td>ESP_REQ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.754, 25.738%; route: 10.599, 72.671%; tC2Q: 0.232, 1.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>204.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>trs_io_data_ready_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>192.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>192.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>194.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>194.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>195.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>196.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>197.380</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>n101_s6/I0</td>
</tr>
<tr>
<td>197.833</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">n101_s6/F</td>
</tr>
<tr>
<td>198.736</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>n101_s5/I1</td>
</tr>
<tr>
<td>199.253</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">n101_s5/F</td>
</tr>
<tr>
<td>200.198</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][B]</td>
<td>TTRS80/xio_ioreq_n_Z_s/I0</td>
</tr>
<tr>
<td>200.651</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/xio_ioreq_n_Z_s/F</td>
</tr>
<tr>
<td>201.321</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>esp_sel_s0/I1</td>
</tr>
<tr>
<td>201.838</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s0/F</td>
</tr>
<tr>
<td>202.734</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C17[2][B]</td>
<td>esp_sel_risingedge_s0/I2</td>
</tr>
<tr>
<td>203.105</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R36C17[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>204.083</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C12[3][A]</td>
<td>trs_io_data_ready_s9/I0</td>
</tr>
<tr>
<td>204.653</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C12[3][A]</td>
<td style=" background: #97FFFF;">trs_io_data_ready_s9/F</td>
</tr>
<tr>
<td>204.797</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12[0][B]</td>
<td style=" font-weight:bold;">trs_io_data_ready_s6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12[0][B]</td>
<td>trs_io_data_ready_s6/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>trs_io_data_ready_s6</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C12[0][B]</td>
<td>trs_io_data_ready_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.368, 30.010%; route: 9.955, 68.396%; tC2Q: 0.232, 1.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>204.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>192.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>192.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>194.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>194.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>195.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>196.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>197.380</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>n101_s6/I0</td>
</tr>
<tr>
<td>197.833</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">n101_s6/F</td>
</tr>
<tr>
<td>198.736</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>n101_s5/I1</td>
</tr>
<tr>
<td>199.253</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">n101_s5/F</td>
</tr>
<tr>
<td>200.198</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][B]</td>
<td>TTRS80/xio_ioreq_n_Z_s/I0</td>
</tr>
<tr>
<td>200.651</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/xio_ioreq_n_Z_s/F</td>
</tr>
<tr>
<td>201.321</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>esp_sel_s0/I1</td>
</tr>
<tr>
<td>201.838</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s0/F</td>
</tr>
<tr>
<td>202.734</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C17[2][B]</td>
<td>esp_sel_risingedge_s0/I2</td>
</tr>
<tr>
<td>203.105</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R36C17[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>204.077</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[0][A]</td>
<td>count_5_s5/I2</td>
</tr>
<tr>
<td>204.626</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C11[0][A]</td>
<td style=" background: #97FFFF;">count_5_s5/F</td>
</tr>
<tr>
<td>204.775</td>
<td>0.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td style=" font-weight:bold;">count_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>count_4_s1/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>count_4_s1</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.347, 29.912%; route: 9.954, 68.491%; tC2Q: 0.232, 1.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>204.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>192.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>192.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>194.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>194.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>195.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>196.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>197.380</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>n101_s6/I0</td>
</tr>
<tr>
<td>197.833</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">n101_s6/F</td>
</tr>
<tr>
<td>198.736</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>n101_s5/I1</td>
</tr>
<tr>
<td>199.253</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">n101_s5/F</td>
</tr>
<tr>
<td>200.198</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][B]</td>
<td>TTRS80/xio_ioreq_n_Z_s/I0</td>
</tr>
<tr>
<td>200.651</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/xio_ioreq_n_Z_s/F</td>
</tr>
<tr>
<td>201.321</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>esp_sel_s0/I1</td>
</tr>
<tr>
<td>201.838</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s0/F</td>
</tr>
<tr>
<td>202.734</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C17[2][B]</td>
<td>esp_sel_risingedge_s0/I2</td>
</tr>
<tr>
<td>203.105</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R36C17[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>204.077</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td>n314_s3/I3</td>
</tr>
<tr>
<td>204.647</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td style=" background: #97FFFF;">n314_s3/F</td>
</tr>
<tr>
<td>204.647</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td style=" font-weight:bold;">count_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C13[2][B]</td>
<td>count_3_s3/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>count_3_s3</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C13[2][B]</td>
<td>count_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.368, 30.322%; route: 9.805, 68.067%; tC2Q: 0.232, 1.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>204.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>192.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>192.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>194.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>194.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>195.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>196.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>197.380</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>n101_s6/I0</td>
</tr>
<tr>
<td>197.833</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">n101_s6/F</td>
</tr>
<tr>
<td>198.736</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>n101_s5/I1</td>
</tr>
<tr>
<td>199.253</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">n101_s5/F</td>
</tr>
<tr>
<td>200.198</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][B]</td>
<td>TTRS80/xio_ioreq_n_Z_s/I0</td>
</tr>
<tr>
<td>200.651</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/xio_ioreq_n_Z_s/F</td>
</tr>
<tr>
<td>201.321</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>esp_sel_s0/I1</td>
</tr>
<tr>
<td>201.838</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s0/F</td>
</tr>
<tr>
<td>202.734</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C17[2][B]</td>
<td>esp_sel_risingedge_s0/I2</td>
</tr>
<tr>
<td>203.105</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R36C17[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>204.154</td>
<td>1.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[2][B]</td>
<td>n317_s4/I2</td>
</tr>
<tr>
<td>204.616</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C11[2][B]</td>
<td style=" background: #97FFFF;">n317_s4/F</td>
</tr>
<tr>
<td>204.616</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[2][B]</td>
<td style=" font-weight:bold;">count_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[2][B]</td>
<td>count_0_s3/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>count_0_s3</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C11[2][B]</td>
<td>count_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.260, 29.637%; route: 9.882, 68.749%; tC2Q: 0.232, 1.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>204.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>192.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>192.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>194.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>194.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>195.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>196.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>197.380</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>n101_s6/I0</td>
</tr>
<tr>
<td>197.833</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">n101_s6/F</td>
</tr>
<tr>
<td>198.770</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>DBUS_DIR_s4/I2</td>
</tr>
<tr>
<td>199.325</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C19[1][A]</td>
<td style=" background: #97FFFF;">DBUS_DIR_s4/F</td>
</tr>
<tr>
<td>200.382</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>DBUS_DIR_s3/I0</td>
</tr>
<tr>
<td>200.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">DBUS_DIR_s3/F</td>
</tr>
<tr>
<td>202.263</td>
<td>1.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[3][A]</td>
<td>n3125_s4/I2</td>
</tr>
<tr>
<td>202.780</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C22[3][A]</td>
<td style=" background: #97FFFF;">n3125_s4/F</td>
</tr>
<tr>
<td>203.440</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[0][A]</td>
<td>n3125_s2/I2</td>
</tr>
<tr>
<td>203.989</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C18[0][A]</td>
<td style=" background: #97FFFF;">n3125_s2/F</td>
</tr>
<tr>
<td>203.990</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[1][B]</td>
<td>n3125_s1/I1</td>
</tr>
<tr>
<td>204.361</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C18[1][B]</td>
<td style=" background: #97FFFF;">n3125_s1/F</td>
</tr>
<tr>
<td>204.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[1][B]</td>
<td style=" font-weight:bold;">byte_out_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[1][B]</td>
<td>byte_out_0_s1/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>byte_out_0_s1</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C18[1][B]</td>
<td>byte_out_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.303, 30.476%; route: 9.584, 67.881%; tC2Q: 0.232, 1.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>204.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>192.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>192.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>194.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>194.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>195.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>196.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>197.380</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>n101_s6/I0</td>
</tr>
<tr>
<td>197.833</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">n101_s6/F</td>
</tr>
<tr>
<td>198.770</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>DBUS_DIR_s4/I2</td>
</tr>
<tr>
<td>199.325</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C19[1][A]</td>
<td style=" background: #97FFFF;">DBUS_DIR_s4/F</td>
</tr>
<tr>
<td>200.382</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>DBUS_DIR_s3/I0</td>
</tr>
<tr>
<td>200.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">DBUS_DIR_s3/F</td>
</tr>
<tr>
<td>202.020</td>
<td>1.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[0][B]</td>
<td>n3123_s5/I3</td>
</tr>
<tr>
<td>202.391</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C22[0][B]</td>
<td style=" background: #97FFFF;">n3123_s5/F</td>
</tr>
<tr>
<td>203.079</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td>n3123_s2/I2</td>
</tr>
<tr>
<td>203.450</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C18[2][B]</td>
<td style=" background: #97FFFF;">n3123_s2/F</td>
</tr>
<tr>
<td>203.621</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[2][A]</td>
<td>n3123_s1/I1</td>
</tr>
<tr>
<td>204.191</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C18[2][A]</td>
<td style=" background: #97FFFF;">n3123_s1/F</td>
</tr>
<tr>
<td>204.191</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[2][A]</td>
<td style=" font-weight:bold;">byte_out_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[2][A]</td>
<td>byte_out_2_s1/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>byte_out_2_s1</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C18[2][A]</td>
<td>byte_out_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.178, 29.952%; route: 9.539, 68.385%; tC2Q: 0.232, 1.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>203.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>192.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>192.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>194.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>194.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>195.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>196.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>197.380</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>n101_s6/I0</td>
</tr>
<tr>
<td>197.833</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">n101_s6/F</td>
</tr>
<tr>
<td>198.770</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>DBUS_DIR_s4/I2</td>
</tr>
<tr>
<td>199.325</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C19[1][A]</td>
<td style=" background: #97FFFF;">DBUS_DIR_s4/F</td>
</tr>
<tr>
<td>200.382</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>DBUS_DIR_s3/I0</td>
</tr>
<tr>
<td>200.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">DBUS_DIR_s3/F</td>
</tr>
<tr>
<td>202.011</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[0][B]</td>
<td>TTRS80/z80_data_5_s17/I3</td>
</tr>
<tr>
<td>202.382</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C21[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/z80_data_5_s17/F</td>
</tr>
<tr>
<td>203.026</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C19[1][A]</td>
<td>n3120_s2/I2</td>
</tr>
<tr>
<td>203.575</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C19[1][A]</td>
<td style=" background: #97FFFF;">n3120_s2/F</td>
</tr>
<tr>
<td>203.576</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[1][B]</td>
<td>n3120_s1/I1</td>
</tr>
<tr>
<td>203.947</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C19[1][B]</td>
<td style=" background: #97FFFF;">n3120_s1/F</td>
</tr>
<tr>
<td>203.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C19[1][B]</td>
<td style=" font-weight:bold;">byte_out_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[1][B]</td>
<td>byte_out_5_s1/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>byte_out_5_s1</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C19[1][B]</td>
<td>byte_out_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.157, 30.331%; route: 9.316, 67.976%; tC2Q: 0.232, 1.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>203.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>WAIT_REG_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>192.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>192.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>194.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>194.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>195.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>196.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>197.380</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>n101_s6/I0</td>
</tr>
<tr>
<td>197.833</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">n101_s6/F</td>
</tr>
<tr>
<td>198.736</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>n101_s5/I1</td>
</tr>
<tr>
<td>199.253</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">n101_s5/F</td>
</tr>
<tr>
<td>200.198</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][B]</td>
<td>TTRS80/xio_ioreq_n_Z_s/I0</td>
</tr>
<tr>
<td>200.651</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C17[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/xio_ioreq_n_Z_s/F</td>
</tr>
<tr>
<td>201.321</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>esp_sel_s0/I1</td>
</tr>
<tr>
<td>201.838</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">esp_sel_s0/F</td>
</tr>
<tr>
<td>202.734</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C17[2][B]</td>
<td>esp_sel_risingedge_s0/I2</td>
</tr>
<tr>
<td>203.061</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R36C17[2][B]</td>
<td style=" background: #97FFFF;">esp_sel_risingedge_s0/F</td>
</tr>
<tr>
<td>203.857</td>
<td>0.797</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12[2][A]</td>
<td style=" font-weight:bold;">WAIT_REG_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12[2][A]</td>
<td>WAIT_REG_s0/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>WAIT_REG_s0</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C12[2][A]</td>
<td>WAIT_REG_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.754, 27.572%; route: 9.629, 70.724%; tC2Q: 0.232, 1.704%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io/raw_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>192.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>192.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>194.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>194.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>195.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>196.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>197.380</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>n101_s6/I0</td>
</tr>
<tr>
<td>197.833</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">n101_s6/F</td>
</tr>
<tr>
<td>198.770</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>DBUS_DIR_s4/I2</td>
</tr>
<tr>
<td>199.325</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C19[1][A]</td>
<td style=" background: #97FFFF;">DBUS_DIR_s4/F</td>
</tr>
<tr>
<td>200.382</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>DBUS_DIR_s3/I0</td>
</tr>
<tr>
<td>200.753</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">DBUS_DIR_s3/F</td>
</tr>
<tr>
<td>202.078</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C17[0][A]</td>
<td>n101_s1/I1</td>
</tr>
<tr>
<td>202.648</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C17[0][A]</td>
<td style=" background: #97FFFF;">n101_s1/F</td>
</tr>
<tr>
<td>202.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[0][A]</td>
<td style=" font-weight:bold;">io/raw_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[0][A]</td>
<td>io/raw_0_s0/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io/raw_0_s0</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C17[0][A]</td>
<td>io/raw_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.436, 27.697%; route: 8.738, 70.433%; tC2Q: 0.232, 1.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>n3262_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_audio_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R38C11[0][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1000.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C11[0][A]</td>
<td style=" font-weight:bold;">n3262_s2/I0</td>
</tr>
<tr>
<td>1000.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C11[0][A]</td>
<td style=" background: #97FFFF;">n3262_s2/F</td>
</tr>
<tr>
<td>1000.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[0][A]</td>
<td style=" font-weight:bold;">clk_audio_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1000.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C11[0][A]</td>
<td>clk_audio_s1/CLK</td>
</tr>
<tr>
<td>1000.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_s1</td>
</tr>
<tr>
<td>1000.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C11[0][A]</td>
<td>clk_audio_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2500.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/z80_opreg_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/vga_80_64_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>2500.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>TTRS80/z80_opreg_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2500.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_opreg_reg_2_s0/Q</td>
</tr>
<tr>
<td>2500.880</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td style=" font-weight:bold;">TTRS80/vga_80_64_n_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2500.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>TTRS80/vga_80_64_n_s0/CLK</td>
</tr>
<tr>
<td>2500.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TTRS80/vga_80_64_n_s0</td>
</tr>
<tr>
<td>2500.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>TTRS80/vga_80_64_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>trigger_action_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bram_peek_trigger/two_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][A]</td>
<td>trigger_action_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R40C16[1][A]</td>
<td style=" font-weight:bold;">trigger_action_s0/Q</td>
</tr>
<tr>
<td>1.611</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[0][A]</td>
<td style=" font-weight:bold;">bram_peek_trigger/two_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[0][A]</td>
<td>bram_peek_trigger/two_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C16[0][A]</td>
<td>bram_peek_trigger/two_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.314%; tC2Q: 0.202, 60.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>trigger_action_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dsp_ram_read_trigger/two_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][A]</td>
<td>trigger_action_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R40C16[1][A]</td>
<td style=" font-weight:bold;">trigger_action_s0/Q</td>
</tr>
<tr>
<td>1.611</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[0][B]</td>
<td style=" font-weight:bold;">dsp_ram_read_trigger/two_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[0][B]</td>
<td>dsp_ram_read_trigger/two_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C16[0][B]</td>
<td>dsp_ram_read_trigger/two_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.314%; tC2Q: 0.202, 60.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td>heartbeat_2_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" font-weight:bold;">heartbeat_2_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C23[1][A]</td>
<td>n3819_s/I1</td>
</tr>
<tr>
<td>0.618</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" background: #97FFFF;">n3819_s/SUM</td>
</tr>
<tr>
<td>0.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" font-weight:bold;">heartbeat_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td>heartbeat_2_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C23[1][A]</td>
<td>heartbeat_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>heartbeat_6_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td style=" font-weight:bold;">heartbeat_6_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C24[0][A]</td>
<td>n3815_s/I1</td>
</tr>
<tr>
<td>0.618</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td style=" background: #97FFFF;">n3815_s/SUM</td>
</tr>
<tr>
<td>0.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td style=" font-weight:bold;">heartbeat_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>heartbeat_6_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C24[0][A]</td>
<td>heartbeat_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[1][A]</td>
<td>heartbeat_8_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C24[1][A]</td>
<td style=" font-weight:bold;">heartbeat_8_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C24[1][A]</td>
<td>n3813_s/I1</td>
</tr>
<tr>
<td>0.618</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C24[1][A]</td>
<td style=" background: #97FFFF;">n3813_s/SUM</td>
</tr>
<tr>
<td>0.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C24[1][A]</td>
<td style=" font-weight:bold;">heartbeat_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[1][A]</td>
<td>heartbeat_8_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C24[1][A]</td>
<td>heartbeat_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td>heartbeat_12_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td style=" font-weight:bold;">heartbeat_12_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C25[0][A]</td>
<td>n3809_s/I1</td>
</tr>
<tr>
<td>0.618</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td style=" background: #97FFFF;">n3809_s/SUM</td>
</tr>
<tr>
<td>0.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td style=" font-weight:bold;">heartbeat_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td>heartbeat_12_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C25[0][A]</td>
<td>heartbeat_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td>heartbeat_14_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td style=" font-weight:bold;">heartbeat_14_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C25[1][A]</td>
<td>n3807_s/I1</td>
</tr>
<tr>
<td>0.618</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td style=" background: #97FFFF;">n3807_s/SUM</td>
</tr>
<tr>
<td>0.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td style=" font-weight:bold;">heartbeat_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td>heartbeat_14_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C25[1][A]</td>
<td>heartbeat_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td>heartbeat_18_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" font-weight:bold;">heartbeat_18_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C26[0][A]</td>
<td>n3803_s/I1</td>
</tr>
<tr>
<td>0.618</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">n3803_s/SUM</td>
</tr>
<tr>
<td>0.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" font-weight:bold;">heartbeat_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td>heartbeat_18_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C26[0][A]</td>
<td>heartbeat_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td>heartbeat_20_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" font-weight:bold;">heartbeat_20_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C26[1][A]</td>
<td>n3801_s/I1</td>
</tr>
<tr>
<td>0.618</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n3801_s/SUM</td>
</tr>
<tr>
<td>0.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" font-weight:bold;">heartbeat_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td>heartbeat_20_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C26[1][A]</td>
<td>heartbeat_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>bitcnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>bitcnt_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C13[0][A]</td>
<td>bitcnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R43C13[0][A]</td>
<td style=" font-weight:bold;">bitcnt_1_s2/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C13[0][A]</td>
<td>n890_s2/I0</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C13[0][A]</td>
<td style=" background: #97FFFF;">n890_s2/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C13[0][A]</td>
<td style=" font-weight:bold;">bitcnt_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C13[0][A]</td>
<td>bitcnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C13[0][A]</td>
<td>bitcnt_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12[1][A]</td>
<td>count_1_s1/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R42C12[1][A]</td>
<td style=" font-weight:bold;">count_1_s1/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12[1][A]</td>
<td>n316_s2/I1</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C12[1][A]</td>
<td style=" background: #97FFFF;">n316_s2/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C12[1][A]</td>
<td style=" font-weight:bold;">count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12[1][A]</td>
<td>count_1_s1/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C12[1][A]</td>
<td>count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>remaining_bits_to_send_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>remaining_bits_to_send_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C15[0][A]</td>
<td>remaining_bits_to_send_5_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R42C15[0][A]</td>
<td style=" font-weight:bold;">remaining_bits_to_send_5_s0/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C15[0][A]</td>
<td>n1030_s0/I1</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C15[0][A]</td>
<td style=" background: #97FFFF;">n1030_s0/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[0][A]</td>
<td style=" font-weight:bold;">remaining_bits_to_send_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C15[0][A]</td>
<td>remaining_bits_to_send_5_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C15[0][A]</td>
<td>remaining_bits_to_send_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>bytes_to_read_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bytes_to_read_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td>bytes_to_read_2_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R40C14[1][A]</td>
<td style=" font-weight:bold;">bytes_to_read_2_s0/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td>n635_s9/I2</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td style=" background: #97FFFF;">n635_s9/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td style=" font-weight:bold;">bytes_to_read_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td>bytes_to_read_2_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C14[1][A]</td>
<td>bytes_to_read_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>idx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>idx_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[0][A]</td>
<td>idx_2_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R39C20[0][A]</td>
<td style=" font-weight:bold;">idx_2_s0/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[0][A]</td>
<td>n630_s5/I2</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C20[0][A]</td>
<td style=" background: #97FFFF;">n630_s5/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[0][A]</td>
<td style=" font-weight:bold;">idx_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[0][A]</td>
<td>idx_2_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C20[0][A]</td>
<td>idx_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R38C11[0][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C11[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
</tr>
<tr>
<td>1.238</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n25_s2/I0</td>
</tr>
<tr>
<td>1.470</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C11[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n25_s2/F</td>
</tr>
<tr>
<td>1.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C11[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R38C11[0][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C11[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R38C11[0][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C12[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C12[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/Q</td>
</tr>
<tr>
<td>1.238</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R33C12[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n16_s/I1</td>
</tr>
<tr>
<td>1.470</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C12[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n16_s/SUM</td>
</tr>
<tr>
<td>1.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C12[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R38C11[0][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C12[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C12[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R38C11[0][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
<tr>
<td>1.235</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C16[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
</tr>
<tr>
<td>1.238</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n750_s2/I0</td>
</tr>
<tr>
<td>1.470</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C16[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n750_s2/F</td>
</tr>
<tr>
<td>1.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C16[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R38C11[0][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C16[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>cass_out_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cass_out_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>cass_out_reg_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">cass_out_reg_s0/Q</td>
</tr>
<tr>
<td>0.387</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>n3794_s1/I2</td>
</tr>
<tr>
<td>0.619</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td style=" background: #97FFFF;">n3794_s1/F</td>
</tr>
<tr>
<td>0.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">cass_out_reg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>cass_out_reg_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>cass_out_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[0][A]</td>
<td>audio_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C10[0][A]</td>
<td style=" font-weight:bold;">audio_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[0][A]</td>
<td>n3239_s2/I0</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C10[0][A]</td>
<td style=" background: #97FFFF;">n3239_s2/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C10[0][A]</td>
<td style=" font-weight:bold;">audio_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C10[0][A]</td>
<td>audio_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C10[0][A]</td>
<td>audio_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[1][A]</td>
<td>audio_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C11[1][A]</td>
<td style=" font-weight:bold;">audio_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C11[1][A]</td>
<td>n3236_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C11[1][A]</td>
<td style=" background: #97FFFF;">n3236_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C11[1][A]</td>
<td style=" font-weight:bold;">audio_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[1][A]</td>
<td>audio_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C11[1][A]</td>
<td>audio_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[0][A]</td>
<td>audio_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C12[0][A]</td>
<td style=" font-weight:bold;">audio_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C12[0][A]</td>
<td>n3232_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C12[0][A]</td>
<td style=" background: #97FFFF;">n3232_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[0][A]</td>
<td style=" font-weight:bold;">audio_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[0][A]</td>
<td>audio_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C12[0][A]</td>
<td>audio_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/vga_Z_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/vga_Z_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>TTRS80/vga_Z_s1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C41[0][A]</td>
<td style=" font-weight:bold;">TTRS80/vga_Z_s1/Q</td>
</tr>
<tr>
<td>0.718</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>TTRS80/n1503_s2/I0</td>
</tr>
<tr>
<td>0.950</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/n1503_s2/F</td>
</tr>
<tr>
<td>0.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td style=" font-weight:bold;">TTRS80/vga_Z_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>TTRS80/vga_Z_s1/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>TTRS80/vga_Z_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cy_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/cy_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>hdmi/cy_8_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C16[1][A]</td>
<td style=" font-weight:bold;">hdmi/cy_8_s0/Q</td>
</tr>
<tr>
<td>0.718</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>hdmi/n332_s/I1</td>
</tr>
<tr>
<td>0.950</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">hdmi/n332_s/SUM</td>
</tr>
<tr>
<td>0.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" font-weight:bold;">hdmi/cy_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>hdmi/cy_8_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>hdmi/cy_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>201.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cass_in_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>190.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>190.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>192.242</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>TTRS80/T80a/u0/n695_s2/I2</td>
</tr>
<tr>
<td>192.759</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n695_s2/F</td>
</tr>
<tr>
<td>194.432</td>
<td>1.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[0][B]</td>
<td>TTRS80/T80a/u0/Read_To_Reg_r_3_s48/I1</td>
</tr>
<tr>
<td>194.885</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R36C32[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Read_To_Reg_r_3_s48/F</td>
</tr>
<tr>
<td>195.845</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>TTRS80/T80a/u0/n3966_s4/I3</td>
</tr>
<tr>
<td>196.362</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3966_s4/F</td>
</tr>
<tr>
<td>197.380</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>n101_s6/I0</td>
</tr>
<tr>
<td>197.833</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">n101_s6/F</td>
</tr>
<tr>
<td>198.770</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td>TTRS80/dsp_wrea_s2/I2</td>
</tr>
<tr>
<td>199.325</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C19[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/dsp_wrea_s2/F</td>
</tr>
<tr>
<td>200.269</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>TTRS80/cass_out_sel_Z_s2/I2</td>
</tr>
<tr>
<td>200.786</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C30[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/cass_out_sel_Z_s2/F</td>
</tr>
<tr>
<td>201.204</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td style=" font-weight:bold;">cass_in_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>190.476</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.570</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.813</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>cass_in_s0/CLK</td>
</tr>
<tr>
<td>191.778</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cass_in_s0</td>
</tr>
<tr>
<td>191.743</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>cass_in_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.012, 27.477%; route: 7.718, 70.407%; tC2Q: 0.232, 2.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_opreg_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][B]</td>
<td>z80_rst_shr_0_s6/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C22[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s6/Q</td>
</tr>
<tr>
<td>1.141</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23</td>
<td>z80_rst_shr_0_s8/AD[2]</td>
</tr>
<tr>
<td>1.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C23</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>4.058</td>
<td>2.400</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td style=" font-weight:bold;">TTRS80/z80_opreg_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>TTRS80/z80_opreg_reg_0_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>TTRS80/z80_opreg_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.547%; route: 3.067, 80.373%; tC2Q: 0.232, 6.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_int_mask_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][B]</td>
<td>z80_rst_shr_0_s6/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C22[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s6/Q</td>
</tr>
<tr>
<td>1.141</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23</td>
<td>z80_rst_shr_0_s8/AD[2]</td>
</tr>
<tr>
<td>1.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C23</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.812</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td style=" font-weight:bold;">TTRS80/z80_int_mask_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>TTRS80/z80_int_mask_reg_2_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>TTRS80/z80_int_mask_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 14.482%; route: 2.821, 79.019%; tC2Q: 0.232, 6.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_int_mask_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][B]</td>
<td>z80_rst_shr_0_s6/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C22[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s6/Q</td>
</tr>
<tr>
<td>1.141</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23</td>
<td>z80_rst_shr_0_s8/AD[2]</td>
</tr>
<tr>
<td>1.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C23</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.812</td>
<td>2.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td style=" font-weight:bold;">TTRS80/z80_int_mask_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>TTRS80/z80_int_mask_reg_3_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>TTRS80/z80_int_mask_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 14.482%; route: 2.821, 79.019%; tC2Q: 0.232, 6.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_opreg_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][B]</td>
<td>z80_rst_shr_0_s6/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C22[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s6/Q</td>
</tr>
<tr>
<td>1.141</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23</td>
<td>z80_rst_shr_0_s8/AD[2]</td>
</tr>
<tr>
<td>1.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C23</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.666</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td style=" font-weight:bold;">TTRS80/z80_opreg_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td>TTRS80/z80_opreg_reg_1_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[0][B]</td>
<td>TTRS80/z80_opreg_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 15.101%; route: 2.675, 78.123%; tC2Q: 0.232, 6.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_opreg_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][B]</td>
<td>z80_rst_shr_0_s6/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C22[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s6/Q</td>
</tr>
<tr>
<td>1.141</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23</td>
<td>z80_rst_shr_0_s8/AD[2]</td>
</tr>
<tr>
<td>1.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C23</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.666</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_opreg_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>TTRS80/z80_opreg_reg_3_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>TTRS80/z80_opreg_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 15.101%; route: 2.675, 78.123%; tC2Q: 0.232, 6.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_hires_options_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][B]</td>
<td>z80_rst_shr_0_s6/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C22[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s6/Q</td>
</tr>
<tr>
<td>1.141</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23</td>
<td>z80_rst_shr_0_s8/AD[2]</td>
</tr>
<tr>
<td>1.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C23</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.455</td>
<td>1.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_hires_options_reg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td>TTRS80/z80_hires_options_reg_4_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C37[2][A]</td>
<td>TTRS80/z80_hires_options_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.091%; route: 2.464, 76.688%; tC2Q: 0.232, 7.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_hires_options_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][B]</td>
<td>z80_rst_shr_0_s6/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C22[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s6/Q</td>
</tr>
<tr>
<td>1.141</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23</td>
<td>z80_rst_shr_0_s8/AD[2]</td>
</tr>
<tr>
<td>1.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C23</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.455</td>
<td>1.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" font-weight:bold;">TTRS80/z80_hires_options_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td>TTRS80/z80_hires_options_reg_5_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C37[1][B]</td>
<td>TTRS80/z80_hires_options_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.091%; route: 2.464, 76.688%; tC2Q: 0.232, 7.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_hires_options_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][B]</td>
<td>z80_rst_shr_0_s6/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C22[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s6/Q</td>
</tr>
<tr>
<td>1.141</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23</td>
<td>z80_rst_shr_0_s8/AD[2]</td>
</tr>
<tr>
<td>1.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C23</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.455</td>
<td>1.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" font-weight:bold;">TTRS80/z80_hires_options_reg_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td>TTRS80/z80_hires_options_reg_7_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C37[2][B]</td>
<td>TTRS80/z80_hires_options_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.091%; route: 2.464, 76.688%; tC2Q: 0.232, 7.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_hires_options_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][B]</td>
<td>z80_rst_shr_0_s6/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C22[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s6/Q</td>
</tr>
<tr>
<td>1.141</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23</td>
<td>z80_rst_shr_0_s8/AD[2]</td>
</tr>
<tr>
<td>1.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C23</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.439</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_hires_options_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>TTRS80/z80_hires_options_reg_2_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>TTRS80/z80_hires_options_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.170%; route: 2.448, 76.574%; tC2Q: 0.232, 7.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_hires_options_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][B]</td>
<td>z80_rst_shr_0_s6/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C22[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s6/Q</td>
</tr>
<tr>
<td>1.141</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23</td>
<td>z80_rst_shr_0_s8/AD[2]</td>
</tr>
<tr>
<td>1.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C23</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.439</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" font-weight:bold;">TTRS80/z80_hires_options_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td>TTRS80/z80_hires_options_reg_3_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[0][B]</td>
<td>TTRS80/z80_hires_options_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.170%; route: 2.448, 76.574%; tC2Q: 0.232, 7.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_hires_options_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][B]</td>
<td>z80_rst_shr_0_s6/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C22[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s6/Q</td>
</tr>
<tr>
<td>1.141</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23</td>
<td>z80_rst_shr_0_s8/AD[2]</td>
</tr>
<tr>
<td>1.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C23</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.439</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_hires_options_reg_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>TTRS80/z80_hires_options_reg_6_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>TTRS80/z80_hires_options_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.170%; route: 2.448, 76.574%; tC2Q: 0.232, 7.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_mod_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][B]</td>
<td>z80_rst_shr_0_s6/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C22[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s6/Q</td>
</tr>
<tr>
<td>1.141</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23</td>
<td>z80_rst_shr_0_s8/AD[2]</td>
</tr>
<tr>
<td>1.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C23</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.439</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td style=" font-weight:bold;">TTRS80/z80_mod_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[2][B]</td>
<td>TTRS80/z80_mod_reg_1_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C36[2][B]</td>
<td>TTRS80/z80_mod_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.170%; route: 2.448, 76.574%; tC2Q: 0.232, 7.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_mod_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][B]</td>
<td>z80_rst_shr_0_s6/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C22[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s6/Q</td>
</tr>
<tr>
<td>1.141</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23</td>
<td>z80_rst_shr_0_s8/AD[2]</td>
</tr>
<tr>
<td>1.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C23</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.439</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_mod_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>TTRS80/z80_mod_reg_3_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>TTRS80/z80_mod_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.170%; route: 2.448, 76.574%; tC2Q: 0.232, 7.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_opreg_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][B]</td>
<td>z80_rst_shr_0_s6/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C22[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s6/Q</td>
</tr>
<tr>
<td>1.141</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23</td>
<td>z80_rst_shr_0_s8/AD[2]</td>
</tr>
<tr>
<td>1.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C23</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.439</td>
<td>1.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_opreg_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>TTRS80/z80_opreg_reg_2_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>TTRS80/z80_opreg_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.170%; route: 2.448, 76.574%; tC2Q: 0.232, 7.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_opreg_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][B]</td>
<td>z80_rst_shr_0_s6/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C22[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s6/Q</td>
</tr>
<tr>
<td>1.141</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23</td>
<td>z80_rst_shr_0_s8/AD[2]</td>
</tr>
<tr>
<td>1.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C23</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.417</td>
<td>1.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" font-weight:bold;">TTRS80/z80_opreg_reg_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>TTRS80/z80_opreg_reg_7_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>TTRS80/z80_opreg_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.282%; route: 2.426, 76.411%; tC2Q: 0.232, 7.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_mod_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][B]</td>
<td>z80_rst_shr_0_s6/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C22[0][B]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s6/Q</td>
</tr>
<tr>
<td>1.141</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23</td>
<td>z80_rst_shr_0_s8/AD[2]</td>
</tr>
<tr>
<td>1.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C23</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.356</td>
<td>1.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_mod_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>TTRS80/z80_mod_reg_2_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>TTRS80/z80_mod_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.602%; route: 2.365, 75.947%; tC2Q: 0.232, 7.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/MREQ_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.559</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/MREQ_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td>TTRS80/T80a/MREQ_s1/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C29[1][A]</td>
<td>TTRS80/T80a/MREQ_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/RD_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.559</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/RD_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>TTRS80/T80a/RD_s1/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>TTRS80/T80a/RD_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/IORQ_t1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.559</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/IORQ_t1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][B]</td>
<td>TTRS80/T80a/IORQ_t1_s1/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C27[2][B]</td>
<td>TTRS80/T80a/IORQ_t1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/WR_t2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.559</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/WR_t2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>TTRS80/T80a/WR_t2_s1/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>TTRS80/T80a/WR_t2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/IORQ_int_inhibit_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.559</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/IORQ_int_inhibit_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td>TTRS80/T80a/IORQ_int_inhibit_0_s0/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C28[1][A]</td>
<td>TTRS80/T80a/IORQ_int_inhibit_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/IORQ_int_inhibit_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.559</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/IORQ_int_inhibit_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>TTRS80/T80a/IORQ_int_inhibit_1_s0/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>TTRS80/T80a/IORQ_int_inhibit_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/IORQ_int_inhibit_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.559</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[0][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/IORQ_int_inhibit_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[0][B]</td>
<td>TTRS80/T80a/IORQ_int_inhibit_2_s0/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C28[0][B]</td>
<td>TTRS80/T80a/IORQ_int_inhibit_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/MReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.559</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/MReq_Inhibit_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>TTRS80/T80a/MReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>TTRS80/T80a/MReq_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 82.380%; tC2Q: 0.232, 17.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/BusAck_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cass_in_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>250.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>TTRS80/T80a/u0/BusAck_s0/CLK</td>
</tr>
<tr>
<td>250.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>72</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/BusAck_s0/Q</td>
</tr>
<tr>
<td>250.935</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>TTRS80/cass_out_sel_Z_s2/I0</td>
</tr>
<tr>
<td>251.326</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C30[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/cass_out_sel_Z_s2/F</td>
</tr>
<tr>
<td>251.588</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td style=" font-weight:bold;">cass_in_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>251.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>275</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>251.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>cass_in_s0/CLK</td>
</tr>
<tr>
<td>251.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cass_in_s0</td>
</tr>
<tr>
<td>251.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>cass_in_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 27.839%; route: 0.812, 57.779%; tC2Q: 0.202, 14.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/IntE_FF1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IntE_FF1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[2][A]</td>
<td>TTRS80/T80a/u0/IntE_FF1_s1/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C29[2][A]</td>
<td>TTRS80/T80a/u0/IntE_FF1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/IntE_FF2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[1][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IntE_FF2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[1][B]</td>
<td>TTRS80/T80a/u0/IntE_FF2_s1/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C29[1][B]</td>
<td>TTRS80/T80a/u0/IntE_FF2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/Halt_FF_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/Halt_FF_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>TTRS80/T80a/u0/Halt_FF_s1/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>TTRS80/T80a/u0/Halt_FF_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/ACC_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/ACC_7_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C38[2][B]</td>
<td>TTRS80/T80a/u0/ACC_7_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C38[2][B]</td>
<td>TTRS80/T80a/u0/ACC_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/Auto_Wait_t2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/Auto_Wait_t2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>TTRS80/T80a/u0/Auto_Wait_t2_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>TTRS80/T80a/u0/Auto_Wait_t2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/Auto_Wait_t1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/Auto_Wait_t1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>TTRS80/T80a/u0/Auto_Wait_t1_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>TTRS80/T80a/u0/Auto_Wait_t1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/No_BTR_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C28[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/No_BTR_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C28[2][A]</td>
<td>TTRS80/T80a/u0/No_BTR_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C28[2][A]</td>
<td>TTRS80/T80a/u0/No_BTR_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/IntCycle_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[0][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IntCycle_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[0][B]</td>
<td>TTRS80/T80a/u0/IntCycle_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C29[0][B]</td>
<td>TTRS80/T80a/u0/IntCycle_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/Pre_XY_F_M_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/Pre_XY_F_M_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[1][A]</td>
<td>TTRS80/T80a/u0/Pre_XY_F_M_0_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C42[1][A]</td>
<td>TTRS80/T80a/u0/Pre_XY_F_M_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/Pre_XY_F_M_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/Pre_XY_F_M_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[0][A]</td>
<td>TTRS80/T80a/u0/Pre_XY_F_M_1_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C42[0][A]</td>
<td>TTRS80/T80a/u0/Pre_XY_F_M_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/Pre_XY_F_M_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[0][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/Pre_XY_F_M_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[0][B]</td>
<td>TTRS80/T80a/u0/Pre_XY_F_M_2_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C42[0][B]</td>
<td>TTRS80/T80a/u0/Pre_XY_F_M_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/TState_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/TState_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[2][B]</td>
<td>TTRS80/T80a/u0/TState_0_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C27[2][B]</td>
<td>TTRS80/T80a/u0/TState_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/TState_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/TState_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>TTRS80/T80a/u0/TState_1_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>TTRS80/T80a/u0/TState_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/TState_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/TState_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>TTRS80/T80a/u0/TState_2_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>TTRS80/T80a/u0/TState_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/MCycle_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[0][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[0][B]</td>
<td>TTRS80/T80a/u0/MCycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C40[0][B]</td>
<td>TTRS80/T80a/u0/MCycle_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/MCycle_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td>TTRS80/T80a/u0/MCycle_2_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C39[0][A]</td>
<td>TTRS80/T80a/u0/MCycle_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/I_RXDD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/I_RXDD_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>TTRS80/T80a/u0/I_RXDD_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>TTRS80/T80a/u0/I_RXDD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/XY_Ind_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/XY_Ind_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>TTRS80/T80a/u0/XY_Ind_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>TTRS80/T80a/u0/XY_Ind_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/PreserveC_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/PreserveC_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>TTRS80/T80a/u0/PreserveC_r_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C35[2][B]</td>
<td>TTRS80/T80a/u0/PreserveC_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/Save_ALU_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/Save_ALU_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>TTRS80/T80a/u0/Save_ALU_r_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C27[0][A]</td>
<td>TTRS80/T80a/u0/Save_ALU_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/ALU_Op_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/ALU_Op_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[0][B]</td>
<td>TTRS80/T80a/u0/ALU_Op_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C27[0][B]</td>
<td>TTRS80/T80a/u0/ALU_Op_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/ALU_Op_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/ALU_Op_r_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>TTRS80/T80a/u0/ALU_Op_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C31[0][A]</td>
<td>TTRS80/T80a/u0/ALU_Op_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/ALU_Op_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>314</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C29[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/ALU_Op_r_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>742</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C29[0][A]</td>
<td>TTRS80/T80a/u0/ALU_Op_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C29[0][A]</td>
<td>TTRS80/T80a/u0/ALU_Op_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.404</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.404</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.630</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.404</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.404</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.630</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_4_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.404</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.404</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.630</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.404</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.404</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.630</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.404</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.404</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.630</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.404</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.404</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.630</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.404</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.404</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.630</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.404</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.404</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.630</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>11.033</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.657</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>TTRS80/dsp_clka</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TTRS80/z80_dsp/dpb_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>TTRS80/dsp_clka</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>TTRS80/dsp_clka_s2/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>TTRS80/z80_dsp/dpb_inst_0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>TTRS80/dsp_clka</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>TTRS80/dsp_clka_s2/F</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>TTRS80/z80_dsp/dpb_inst_0/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.682</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.682</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.128</td>
<td>1.128</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>742</td>
<td>z80_clk</td>
<td>-16.065</td>
<td>0.423</td>
</tr>
<tr>
<td>731</td>
<td>clk_pixel</td>
<td>-1.475</td>
<td>0.261</td>
</tr>
<tr>
<td>314</td>
<td>Reset_s</td>
<td>-11.427</td>
<td>1.716</td>
</tr>
<tr>
<td>275</td>
<td>clk</td>
<td>-10.012</td>
<td>0.631</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>34.796</td>
<td>3.400</td>
</tr>
<tr>
<td>185</td>
<td>IR[2]</td>
<td>-14.087</td>
<td>2.657</td>
</tr>
<tr>
<td>179</td>
<td>IR[1]</td>
<td>-14.472</td>
<td>3.096</td>
</tr>
<tr>
<td>176</td>
<td>IR[0]</td>
<td>-13.383</td>
<td>2.887</td>
</tr>
<tr>
<td>171</td>
<td>IR[3]</td>
<td>-12.668</td>
<td>3.148</td>
</tr>
<tr>
<td>128</td>
<td>n4054_5</td>
<td>33.488</td>
<td>1.599</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R32C32</td>
<td>90.28%</td>
</tr>
<tr>
<td>R24C29</td>
<td>88.89%</td>
</tr>
<tr>
<td>R30C34</td>
<td>88.89%</td>
</tr>
<tr>
<td>R20C28</td>
<td>87.50%</td>
</tr>
<tr>
<td>R34C31</td>
<td>87.50%</td>
</tr>
<tr>
<td>R27C32</td>
<td>86.11%</td>
</tr>
<tr>
<td>R23C28</td>
<td>86.11%</td>
</tr>
<tr>
<td>R38C15</td>
<td>86.11%</td>
</tr>
<tr>
<td>R13C34</td>
<td>86.11%</td>
</tr>
<tr>
<td>R30C35</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
