/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [21:0] _02_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [23:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [8:0] celloutsig_0_37z;
  wire [32:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_42z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [26:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [18:0] celloutsig_1_2z;
  wire [25:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_12z[5] ? celloutsig_1_10z[2] : celloutsig_1_14z[9];
  assign celloutsig_0_16z = celloutsig_0_8z ? celloutsig_0_13z : celloutsig_0_7z;
  assign celloutsig_0_20z = celloutsig_0_16z ? celloutsig_0_7z : celloutsig_0_15z;
  assign celloutsig_0_23z = celloutsig_0_2z ? celloutsig_0_18z[0] : celloutsig_0_13z;
  assign celloutsig_0_24z = celloutsig_0_4z ? celloutsig_0_11z[4] : celloutsig_0_15z;
  assign celloutsig_0_10z = ~celloutsig_0_0z[1];
  assign celloutsig_0_29z = ~celloutsig_0_18z[3];
  assign celloutsig_0_39z = ~((celloutsig_0_13z | celloutsig_0_10z) & (celloutsig_0_20z | celloutsig_0_18z[6]));
  assign celloutsig_0_42z = ~((celloutsig_0_24z | celloutsig_0_6z[0]) & (celloutsig_0_28z[5] | celloutsig_0_5z));
  assign celloutsig_0_4z = ~((celloutsig_0_2z | celloutsig_0_0z[3]) & (in_data[13] | celloutsig_0_2z));
  assign celloutsig_0_51z = ~((celloutsig_0_21z[1] | celloutsig_0_10z) & (celloutsig_0_47z | celloutsig_0_39z));
  assign celloutsig_1_0z = ~((in_data[98] | in_data[177]) & (in_data[144] | in_data[121]));
  assign celloutsig_1_4z = ~((celloutsig_1_0z | in_data[168]) & (1'h1 | celloutsig_1_0z));
  assign celloutsig_0_5z = ~((celloutsig_0_2z | in_data[52]) & (_01_ | celloutsig_0_2z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z[6] | in_data[65]) & (celloutsig_0_0z[2] | in_data[55]));
  assign celloutsig_0_25z = ~((celloutsig_0_19z | celloutsig_0_0z[7]) & (celloutsig_0_11z[14] | in_data[31]));
  assign celloutsig_0_17z = ~(in_data[11] ^ celloutsig_0_10z);
  assign celloutsig_1_3z = { in_data[183:159], 1'h1 } + { celloutsig_1_2z[14:12], celloutsig_1_2z, 4'hf };
  assign celloutsig_1_14z = in_data[112:101] + { celloutsig_1_10z[26:16], celloutsig_1_13z };
  reg [21:0] _22_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _22_ <= 22'h000000;
    else _22_ <= { celloutsig_0_1z[3:2], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign { _02_[21:9], _00_, _02_[7:5], _01_, _02_[3:0] } = _22_;
  reg [2:0] _23_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _23_ <= 3'h0;
    else _23_ <= { celloutsig_0_51z, celloutsig_0_31z, celloutsig_0_12z };
  assign out_data[2:0] = _23_;
  assign celloutsig_0_1z = in_data[36:29] / { 1'h1, in_data[8:2] };
  assign celloutsig_0_28z = { celloutsig_0_0z[4:1], celloutsig_0_10z, celloutsig_0_19z } / { 1'h1, celloutsig_0_1z[4:1], celloutsig_0_8z };
  assign celloutsig_0_9z = { celloutsig_0_0z[7], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z } === { celloutsig_0_1z[1:0], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_47z = { celloutsig_0_26z[3:1], celloutsig_0_2z, celloutsig_0_42z, celloutsig_0_30z } && celloutsig_0_38z[11:3];
  assign celloutsig_1_5z = { in_data[143:136], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z } && in_data[131:121];
  assign celloutsig_0_8z = celloutsig_0_6z[2] & ~(celloutsig_0_4z);
  assign celloutsig_0_19z = celloutsig_0_6z[3] & ~(celloutsig_0_0z[0]);
  assign celloutsig_1_8z = { celloutsig_1_3z[23:18], 1'h1 } % { 1'h1, celloutsig_1_2z[10:5] };
  assign celloutsig_0_11z = in_data[39:16] % { 1'h1, celloutsig_0_1z[6:0], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_26z = { celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_25z } % { 1'h1, celloutsig_0_6z[5:4], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_37z = - { celloutsig_0_28z[4:1], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_20z };
  assign celloutsig_0_38z = - { celloutsig_0_11z[3:0], celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_37z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_31z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_1_10z = - in_data[143:117];
  assign celloutsig_1_12z = - { in_data[163:160], celloutsig_1_5z, celloutsig_1_4z, 1'h0 };
  assign celloutsig_0_6z = - { _02_[11:9], _00_, _02_[7:5], _01_, _02_[3:0] };
  assign celloutsig_1_13z = in_data[117:113] !== celloutsig_1_8z[6:2];
  assign celloutsig_0_12z = { celloutsig_0_1z[7:2], celloutsig_0_5z } !== celloutsig_0_0z[8:2];
  assign celloutsig_0_13z = _02_[21:18] !== { celloutsig_0_6z[7:6], celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[30:21] | in_data[35:26];
  assign celloutsig_0_30z = { celloutsig_0_28z[2:0], celloutsig_0_15z } | in_data[33:30];
  assign celloutsig_0_21z = { celloutsig_0_6z[6], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_5z } | celloutsig_0_11z[18:14];
  assign celloutsig_1_18z = | celloutsig_1_2z[7:2];
  assign celloutsig_0_14z = | { celloutsig_0_12z, celloutsig_0_10z, _02_[3:0], celloutsig_0_2z };
  assign celloutsig_0_15z = | _02_[12:10];
  assign celloutsig_0_31z = ^ { celloutsig_0_21z[1:0], celloutsig_0_17z };
  assign celloutsig_0_7z = ^ _02_[19:9];
  assign celloutsig_1_2z = { in_data[120:111], 1'h1, celloutsig_1_0z, 1'h1, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >> { in_data[163:147], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_18z = { _02_[12:9], _00_, _02_[7:5], _01_, _02_[3:1] } - { celloutsig_0_0z[2], celloutsig_0_2z, celloutsig_0_0z };
  assign { _02_[8], _02_[4] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z };
endmodule
