source_to_inst
==============

This is a TCL script that will take in Verilog and VHDL files and generate an instantiation template appropriately for the user to use in their design.