// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// debug
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of TX_message_V
//        bit 31~0 - TX_message_V[31:0] (Read/Write)
// 0x14 : reserved
// 0x18 : Data signal of RX_message_V
//        bit 31~0 - RX_message_V[31:0] (Read/Write)
// 0x1c : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XAXI_SPI_DRIVER_DEBUG_ADDR_TX_MESSAGE_V_DATA 0x10
#define XAXI_SPI_DRIVER_DEBUG_BITS_TX_MESSAGE_V_DATA 32
#define XAXI_SPI_DRIVER_DEBUG_ADDR_RX_MESSAGE_V_DATA 0x18
#define XAXI_SPI_DRIVER_DEBUG_BITS_RX_MESSAGE_V_DATA 32

