TODO:
- Finish multiplicative inverter (top module)
- VHDL-ify matrix operations described by delta and affine transforms
- Testbench individual submodules, then full module, compare to sbox