$date
	Wed Dec 21 07:59:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_xor_nand $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$var integer 32 $ i [31:0] $end
$scope module DUT $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! F $end
$var wire 1 % x $end
$var wire 1 & y $end
$var wire 1 ' z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
1&
1%
b0 $
0#
0"
0!
$end
#10
1!
0'
1#
b1 $
#20
0&
1'
1"
0#
b10 $
#30
0!
1&
0%
1'
1#
b11 $
#40
b100 $
