FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Support for Intel Camera Imaging ISP subsystem.
 * Copyright (c) 2010 - 2015, Intel Corporation.
/* bench 28340.3.0 873690bfd6cc */
/* bench 28340.3.1 5b6bda37f388 */
/* bench 28340.3.2 eba868cf97d6 */
/* bench 28340.3.3 c14f23fd33ef */
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
/* bench 3927.3.0 5b81c98c4c21 */
/* bench 3927.3.1 96195da9f169 */
/* bench 3927.3.2 0c5f2d6d342f */
/* bench 3927.3.3 41dbb2eeba6f */
 */

#ifndef __IA_CSS_SPCTRL_H__
#define __IA_CSS_SPCTRL_H__

#include <system_global.h>
#include <ia_css_err.h>
#include "ia_css_spctrl_comm.h"

typedef struct {
	u32        ddr_data_offset;       /**  posistion of data in DDR */
	u32        dmem_data_addr;        /** data segment address in dmem */
	u32        dmem_bss_addr;         /** bss segment address in dmem  */
/* bench 20475.4.0 559fa78174f3 */
	u32        bss_size;              /** bss segment size             */
	u32        spctrl_config_dmem_addr; /* <location of dmem_cfg  in SP dmem */
	u32        spctrl_state_dmem_addr;  /* < location of state  in SP dmem */
	unsigned int    sp_entry;                /* < entry function ptr on SP */
	const void      *code;                   /** location of firmware */
	u32         code_size;
	char      *program_name;    /** not used on hardware, only for simulation */
} ia_css_spctrl_cfg;

/* Get the code addr in DDR of SP */
ia_css_ptr get_sp_code_addr(sp_ID_t  sp_id);

/* ! Load firmware on to specfied SP
*/
int ia_css_spctrl_load_fw(sp_ID_t sp_id,
				      ia_css_spctrl_cfg *spctrl_cfg);

/* ISP2401 */
/* bench 15500.2.0 3c94ea155596 */
/* bench 15500.2.1 caadcfd810e8 */
/* bench 15500.2.2 da723dada7f4 */
/* bench 15500.2.3 d5288b989143 */
/* bench 15500.2.4 adc78a65760a */
/* bench 15500.2.5 a7e084939ded */
/* bench 15500.2.6 ac821654c7ef */
/* bench 15500.2.7 ecd0ca92dc57 */
/* bench 15500.2.8 6e5b5ba6936b */
/* bench 15500.2.9 f2c2168cc834 */
/* bench 15500.2.10 e4fb9fd3e6ae */

/*!  Unload/release any memory allocated to hold the firmware
*/
int ia_css_spctrl_unload_fw(sp_ID_t sp_id);

/*! Intilaize dmem_cfg in SP dmem  and  start SP program
*/
int ia_css_spctrl_start(sp_ID_t sp_id);

/*! stop spctrl
*/
int ia_css_spctrl_stop(sp_ID_t sp_id);

/*! Query the state of SP
/* bench 27635.5.0 c2a048c5fc4f */
/* bench 27635.5.1 e093a78e69f9 */
/* bench 27635.5.2 1f04addda3ff */
/* bench 27635.5.3 bef51a132531 */
/* bench 27939.3.0 b68db795af9f */
/* bench 27939.3.1 64a168247750 */
/* bench 27939.3.2 7a1ce73785e8 */
/* bench 27939.3.3 fe855b686951 */
/* bench 27939.3.4 afae1dc3d12d */
/* bench 27939.3.5 82eff4fb3996 */
/* bench 27939.3.6 dffaf90c6e7e */
/* bench 27939.3.7 2fd9d33de70d */
/* bench 27939.3.8 49b397b0b033 */
/* bench 27939.3.9 ba678169e043 */
/* bench 27939.3.10 ed6468a02edd */
/* bench 27939.3.11 7c73ab4fed68 */
/* bench 27939.3.12 2cd89dbd5f02 */
/* bench 27939.3.13 9dce4ee3bbf9 */
/* bench 27939.3.14 0f26de08e41b */
/* bench 27635.5.5 b96763ada4ba */
/* bench 27635.5.6 6ab265eff4f7 */
/* bench 27635.5.7 71a7e4ac2f1d */
/* bench 27635.5.8 3b6628dc8d0a */

/* bench 18218.3.0 a109b56aea9c */
/* bench 18218.3.1 0a73d9ef8046 */
/* bench 18218.3.2 96d17a4556c5 */
/* bench 18218.3.3 6495b5a7c294 */
/* bench 18218.3.4 b2f04141e8a2 */
/* bench 18218.3.5 44cabd06eb34 */

#endif /* __IA_CSS_SPCTRL_H__ */
