<!DOCTYPE html><html lang="en"><head><title>Static News</title><meta charSet="utf-8"/><meta name="description" content="Static delayed Hacker News."/><meta name="theme-color" media="(prefers-color-scheme: light)" content="white"/><meta name="theme-color" media="(prefers-color-scheme: dark)" content="#1d1f21"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><meta name="application-name" content="Static News"/><meta name="apple-mobile-web-app-title" content="Static News"/><meta name="apple-mobile-web-app-capable" content="yes"/><meta name="mobile-web-app-capable" content="yes"/><meta name="apple-mobile-web-app-status-bar-style" content="#1d1f21"/><link rel="preload" href="styles.css?v=1715677264332" as="style"/><link rel="stylesheet" href="styles.css?v=1715677264332"/></head><body><div id="container"><div id="inner"><header><a href="/">Static News</a><a href="/about">about</a></header><div id="content"><div><div id="title"><a href="https://chipsandcheese.com/2024/05/13/meteor-lakes-e-cores-crestmont-makes-incremental-progress/">Meteor Lake&#x27;s E-Cores: Crestmont Makes Incremental Progress</a>Â <span class="domain">(<a href="https://chipsandcheese.com">chipsandcheese.com</a>)</span></div><div class="subtext"><span>ingve</span> | <span>11 comments</span></div><br/><div><div id="40351527" class="c"><input type="checkbox" id="c-40351527" checked=""/><div class="controls bullet"><span class="by">phire</span><span>|</span><label class="collapse" for="c-40351527">[-]</label><label class="expand" for="c-40351527">[10 more]</label></div><br/><div class="children"><div class="content">Most people focus on Intel&#x27;s P6 derived line of uarches (Golden Cove, Redwood Cove), because those are the cores with the highest performance.<p>But I think the atom derived &quot;mont&quot; line (Gracemont, Crestmont) is much more interesting, because it&#x27;s where intel is innovating and experimenting with new approaches.<p>I suspect Intel is planning to drop their P-Core line entirely in the near future. If you look at the IPC numbers, Gracemont is actually roughly equal to Golden Cove on integer workloads, and it&#x27;s quite a bit smaller. If intel widened the FPU to 256bit, their &quot;mont&quot; cores would probably get roughly equal IPC on FPU workloads too.<p>Importantly &quot;mont&quot; uarch has one major advantage over the &quot;cove&quot; uarch, and that&#x27;s the clustered instruction decoding approach. Golden Cove finally managed to move to a 6-wide instruction decoder after being stuck with 4-wide instruction decoders for decades. And it can only sustain decode 6 instructions per cycle if there are no more than one complex instruction every 6 instructions. The uop cache goes a long way to compensating for this, but that takes up a lot of silicon.<p>And now Crestmont has perfected the approach of combining the instruction streams from two independent 3-wide instruction decoders. It can match the 6 instructions per cycle peeks of the coves, but with much simpler decoders. And because they are independent, it can handle one complex instruction every 6 instructions. It doesn&#x27;t even need a uop cache.<p>The best part is that it&#x27;s scalable. There is absolutely nothing stopping intel from adding a third instruction decode cluster to reach 9 instructions per cycle. Or a Fourth cluster. Or a Fifth...</div><br/><div id="40351910" class="c"><input type="checkbox" id="c-40351910" checked=""/><div class="controls bullet"><span class="by">pclmulqdq</span><span>|</span><a href="#40351527">parent</a><span>|</span><a href="#40351578">next</a><span>|</span><label class="collapse" for="c-40351910">[-]</label><label class="expand" for="c-40351910">[1 more]</label></div><br/><div class="children"><div class="content">There is a planned line of Xeons with a lot of *mont cores, targeting workloads like web hosting. It makes sense to not use the huge cores we now get from Intel and AMD for most workloads.</div><br/></div></div><div id="40351578" class="c"><input type="checkbox" id="c-40351578" checked=""/><div class="controls bullet"><span class="by">toast0</span><span>|</span><a href="#40351527">parent</a><span>|</span><a href="#40351910">prev</a><span>|</span><a href="#40351590">next</a><span>|</span><label class="collapse" for="c-40351578">[-]</label><label class="expand" for="c-40351578">[3 more]</label></div><br/><div class="children"><div class="content">&gt; Gracemont is actually roughly equal to Golden Cove on integer workloads, and it&#x27;s quite a bit smaller. If intel widened the FPU to 256bit, their &quot;mont&quot; cores would probably get roughly equal IPC on FPU workloads too.<p>How much smaller would their &#x27;core&#x27; cores be if they optimized them for a low max clock? Zen4c is roughly half the size and it&#x27;s nearly the same as Zen4, just with a low max clock (and a tweaked cache)</div><br/><div id="40351823" class="c"><input type="checkbox" id="c-40351823" checked=""/><div class="controls bullet"><span class="by">websg-x</span><span>|</span><a href="#40351527">root</a><span>|</span><a href="#40351578">parent</a><span>|</span><a href="#40351808">next</a><span>|</span><label class="collapse" for="c-40351823">[-]</label><label class="expand" for="c-40351823">[1 more]</label></div><br/><div class="children"><div class="content">because area density is not the point, power efficiency is. That where zen4c gone wrong.<p><a href="https:&#x2F;&#x2F;www.anandtech.com&#x2F;show&#x2F;10025" rel="nofollow">https:&#x2F;&#x2F;www.anandtech.com&#x2F;show&#x2F;10025</a><p>The clustered instruction decoders is more scalable and power efficient than the coventional approach.<p>The &quot;mont&quot; cores is just so much more interesting with much higher potentials.</div><br/></div></div><div id="40351808" class="c"><input type="checkbox" id="c-40351808" checked=""/><div class="controls bullet"><span class="by">phire</span><span>|</span><a href="#40351527">root</a><span>|</span><a href="#40351578">parent</a><span>|</span><a href="#40351823">prev</a><span>|</span><a href="#40351590">next</a><span>|</span><label class="collapse" for="c-40351808">[-]</label><label class="expand" for="c-40351808">[1 more]</label></div><br/><div class="children"><div class="content">Yeah, that&#x27;s a good question.<p>However, I&#x27;m not sure the size comparison of Zen4c to Zen4 is very useful, because AMD didn&#x27;t just optimise Zen4 for performance, they also optimised it for an earlier release date.<p>My understanding is that AMD could have made Zen4 quite a bit smaller, but capable of the same clock speed, if they were willing to spent a lot more time and effort optimising for area.<p>And while AMD has a reputation for not optimising their layout for area and relying on simpler floorpans and automated routing (at least until Zen4c), Intel has the opposite reputation of going overboard with their layout optimisations when they perhaps wen&#x27;t needed. So the &quot;cove&quot; cores are probably already area optimised. The delta of a Golden Cove core optimised for a lower clock speed <i>should</i> be much lower than the 35.4% delta that AMD got for Zen4c.</div><br/></div></div></div></div><div id="40351590" class="c"><input type="checkbox" id="c-40351590" checked=""/><div class="controls bullet"><span class="by">wmf</span><span>|</span><a href="#40351527">parent</a><span>|</span><a href="#40351578">prev</a><span>|</span><label class="collapse" for="c-40351590">[-]</label><label class="expand" for="c-40351590">[5 more]</label></div><br/><div class="children"><div class="content">I wonder if there are hints about &quot;rentable units&quot; in here. There are rumors that a future module can act as a single really wide core or two moderate cores.</div><br/><div id="40353037" class="c"><input type="checkbox" id="c-40353037" checked=""/><div class="controls bullet"><span class="by">gpderetta</span><span>|</span><a href="#40351527">root</a><span>|</span><a href="#40351590">parent</a><span>|</span><a href="#40351898">next</a><span>|</span><label class="collapse" for="c-40353037">[-]</label><label class="expand" for="c-40353037">[1 more]</label></div><br/><div class="children"><div class="content">POWER did it, but apparently it was mostly for software licensing reasons.</div><br/></div></div><div id="40351898" class="c"><input type="checkbox" id="c-40351898" checked=""/><div class="controls bullet"><span class="by">phire</span><span>|</span><a href="#40351527">root</a><span>|</span><a href="#40351590">parent</a><span>|</span><a href="#40353037">prev</a><span>|</span><label class="collapse" for="c-40351898">[-]</label><label class="expand" for="c-40351898">[3 more]</label></div><br/><div class="children"><div class="content">That&#x27;s a very old rumour. I first heard it 9 years ago, as a rumour for the upcoming Skylake uarch [0], based on an intel paper from 2012 [1]<p>For that reason, I&#x27;m inclined to dismiss it without too much thought. And the general industry trend seems to be moving away from SMT altogether, because it&#x27;s hard to justify when you have 8+ physical cores.<p>[0] <a href="https:&#x2F;&#x2F;wccftech.com&#x2F;intel-preparing-dirsuptive-skylake-microarchitecture-morphcore&#x2F;" rel="nofollow">https:&#x2F;&#x2F;wccftech.com&#x2F;intel-preparing-dirsuptive-skylake-micr...</a><p>[1] <a href="https:&#x2F;&#x2F;hps.ece.utexas.edu&#x2F;pub&#x2F;morphcore_micro2012.pdf" rel="nofollow">https:&#x2F;&#x2F;hps.ece.utexas.edu&#x2F;pub&#x2F;morphcore_micro2012.pdf</a></div><br/><div id="40352026" class="c"><input type="checkbox" id="c-40352026" checked=""/><div class="controls bullet"><span class="by">Earw0rm</span><span>|</span><a href="#40351527">root</a><span>|</span><a href="#40351898">parent</a><span>|</span><label class="collapse" for="c-40352026">[-]</label><label class="expand" for="c-40352026">[2 more]</label></div><br/><div class="children"><div class="content">And it&#x27;s very difficult to secure SMT from side channel attacks without sacrificing a big chunk of performance gain.</div><br/><div id="40352124" class="c"><input type="checkbox" id="c-40352124" checked=""/><div class="controls bullet"><span class="by">unnah</span><span>|</span><a href="#40351527">root</a><span>|</span><a href="#40352026">parent</a><span>|</span><label class="collapse" for="c-40352124">[-]</label><label class="expand" for="c-40352124">[1 more]</label></div><br/><div class="children"><div class="content">If you did partition all core resources between SMT threads, it seems like the end result would be exactly what was called &quot;rentable units&quot; above, i.e. you could convert a high-performance core into two lower-performance cores. Then again, it cannot be easy to ensure that there are no remaining side channels whatsoever.</div><br/></div></div></div></div></div></div></div></div></div></div></div></div></div></div></div></body></html>