{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 08 17:00:06 2019 " "Info: Processing started: Fri Nov 08 17:00:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTAN_COMB_LATCH_NODE" "c1\[0\] " "Warning: Node \"c1\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "c1\[1\] " "Warning: Node \"c1\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "c1\[2\] " "Warning: Node \"c1\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "c1\[3\] " "Warning: Node \"c1\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "c1\[4\] " "Warning: Node \"c1\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "c1\[5\] " "Warning: Node \"c1\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "c1\[6\] " "Warning: Node \"c1\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "c1\[7\] " "Warning: Node \"c1\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "c1\[8\] " "Warning: Node \"c1\[8\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "choice\[1\] " "Info: Assuming node \"choice\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_TSU_RESULT" "c1\[2\] choice\[0\] choice\[1\] 7.114 ns register " "Info: tsu for register \"c1\[2\]\" (data pin = \"choice\[0\]\", clock pin = \"choice\[1\]\") is 7.114 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.192 ns + Longest pin register " "Info: + Longest pin to register delay is 9.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns choice\[0\] 1 PIN PIN_B8 19 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_B8; Fanout = 19; PIN Node = 'choice\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "" { choice[0] } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.366 ns) 5.734 ns add~348 2 COMB LC_X35_Y25_N6 3 " "Info: 2: + IC(4.281 ns) + CELL(0.366 ns) = 5.734 ns; Loc. = LC_X35_Y25_N6; Fanout = 3; COMB Node = 'add~348'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "4.647 ns" { choice[0] add~348 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.341 ns) 7.123 ns add~304COUT1_358 3 COMB LC_X35_Y26_N2 2 " "Info: 3: + IC(1.048 ns) + CELL(0.341 ns) = 7.123 ns; Loc. = LC_X35_Y26_N2; Fanout = 2; COMB Node = 'add~304COUT1_358'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "1.389 ns" { add~348 add~304COUT1_358 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.365 ns) 7.488 ns add~307 4 COMB LC_X35_Y26_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.365 ns) = 7.488 ns; Loc. = LC_X35_Y26_N3; Fanout = 1; COMB Node = 'add~307'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "0.365 ns" { add~304COUT1_358 add~307 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.366 ns) 9.192 ns c1\[2\] 5 REG LC_X36_Y25_N6 1 " "Info: 5: + IC(1.338 ns) + CELL(0.366 ns) = 9.192 ns; Loc. = LC_X36_Y25_N6; Fanout = 1; REG Node = 'c1\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "1.704 ns" { add~307 c1[2] } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.525 ns ( 27.47 % ) " "Info: Total cell delay = 2.525 ns ( 27.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.667 ns ( 72.53 % ) " "Info: Total interconnect delay = 6.667 ns ( 72.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "9.192 ns" { choice[0] add~348 add~304COUT1_358 add~307 c1[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.192 ns" { choice[0] choice[0]~out0 add~348 add~304COUT1_358 add~307 c1[2] } { 0.000ns 0.000ns 4.281ns 1.048ns 0.000ns 1.338ns } { 0.000ns 1.087ns 0.366ns 0.341ns 0.365ns 0.366ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.666 ns + " "Info: + Micro setup delay of destination is 0.666 ns" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "choice\[1\] destination 2.744 ns - Shortest register " "Info: - Shortest clock path from clock \"choice\[1\]\" to destination register is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns choice\[1\] 1 CLK PIN_L2 38 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 38; CLK Node = 'choice\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "" { choice[1] } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(0.075 ns) 2.744 ns c1\[2\] 2 REG LC_X36_Y25_N6 1 " "Info: 2: + IC(1.944 ns) + CELL(0.075 ns) = 2.744 ns; Loc. = LC_X36_Y25_N6; Fanout = 1; REG Node = 'c1\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "2.019 ns" { choice[1] c1[2] } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 29.15 % ) " "Info: Total cell delay = 0.800 ns ( 29.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.944 ns ( 70.85 % ) " "Info: Total interconnect delay = 1.944 ns ( 70.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "2.744 ns" { choice[1] c1[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.744 ns" { choice[1] choice[1]~out0 c1[2] } { 0.000ns 0.000ns 1.944ns } { 0.000ns 0.725ns 0.075ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "9.192 ns" { choice[0] add~348 add~304COUT1_358 add~307 c1[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.192 ns" { choice[0] choice[0]~out0 add~348 add~304COUT1_358 add~307 c1[2] } { 0.000ns 0.000ns 4.281ns 1.048ns 0.000ns 1.338ns } { 0.000ns 1.087ns 0.366ns 0.341ns 0.365ns 0.366ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "2.744 ns" { choice[1] c1[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.744 ns" { choice[1] choice[1]~out0 c1[2] } { 0.000ns 0.000ns 1.944ns } { 0.000ns 0.725ns 0.075ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "choice\[1\] flag c1\[6\] 10.203 ns register " "Info: tco from clock \"choice\[1\]\" to destination pin \"flag\" through register \"c1\[6\]\" is 10.203 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "choice\[1\] source 2.708 ns + Longest register " "Info: + Longest clock path from clock \"choice\[1\]\" to source register is 2.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns choice\[1\] 1 CLK PIN_L2 38 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 38; CLK Node = 'choice\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "" { choice[1] } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.908 ns) + CELL(0.075 ns) 2.708 ns c1\[6\] 2 REG LC_X34_Y26_N2 1 " "Info: 2: + IC(1.908 ns) + CELL(0.075 ns) = 2.708 ns; Loc. = LC_X34_Y26_N2; Fanout = 1; REG Node = 'c1\[6\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "1.983 ns" { choice[1] c1[6] } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 29.54 % ) " "Info: Total cell delay = 0.800 ns ( 29.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.908 ns ( 70.46 % ) " "Info: Total interconnect delay = 1.908 ns ( 70.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "2.708 ns" { choice[1] c1[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.708 ns" { choice[1] choice[1]~out0 c1[6] } { 0.000ns 0.000ns 1.908ns } { 0.000ns 0.725ns 0.075ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.495 ns + Longest register pin " "Info: + Longest register to pin delay is 7.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c1\[6\] 1 REG LC_X34_Y26_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X34_Y26_N2; Fanout = 1; REG Node = 'c1\[6\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "" { c1[6] } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.366 ns) 1.643 ns process0~1138 2 COMB LC_X36_Y27_N8 2 " "Info: 2: + IC(1.277 ns) + CELL(0.366 ns) = 1.643 ns; Loc. = LC_X36_Y27_N8; Fanout = 2; COMB Node = 'process0~1138'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "1.643 ns" { c1[6] process0~1138 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.366 ns) 2.339 ns process0~1143 3 COMB LC_X36_Y27_N1 1 " "Info: 3: + IC(0.330 ns) + CELL(0.366 ns) = 2.339 ns; Loc. = LC_X36_Y27_N1; Fanout = 1; COMB Node = 'process0~1143'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "0.696 ns" { process0~1138 process0~1143 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.183 ns) 2.855 ns process0~0 4 COMB LC_X36_Y27_N0 1 " "Info: 4: + IC(0.333 ns) + CELL(0.183 ns) = 2.855 ns; Loc. = LC_X36_Y27_N0; Fanout = 1; COMB Node = 'process0~0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "0.516 ns" { process0~1143 process0~0 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(2.687 ns) 7.495 ns flag 5 PIN PIN_C13 0 " "Info: 5: + IC(1.953 ns) + CELL(2.687 ns) = 7.495 ns; Loc. = PIN_C13; Fanout = 0; PIN Node = 'flag'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "4.640 ns" { process0~0 flag } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.602 ns ( 48.06 % ) " "Info: Total cell delay = 3.602 ns ( 48.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.893 ns ( 51.94 % ) " "Info: Total interconnect delay = 3.893 ns ( 51.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "7.495 ns" { c1[6] process0~1138 process0~1143 process0~0 flag } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.495 ns" { c1[6] process0~1138 process0~1143 process0~0 flag } { 0.000ns 1.277ns 0.330ns 0.333ns 1.953ns } { 0.000ns 0.366ns 0.366ns 0.183ns 2.687ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "2.708 ns" { choice[1] c1[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.708 ns" { choice[1] choice[1]~out0 c1[6] } { 0.000ns 0.000ns 1.908ns } { 0.000ns 0.725ns 0.075ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "7.495 ns" { c1[6] process0~1138 process0~1143 process0~0 flag } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.495 ns" { c1[6] process0~1138 process0~1143 process0~0 flag } { 0.000ns 1.277ns 0.330ns 0.333ns 1.953ns } { 0.000ns 0.366ns 0.366ns 0.183ns 2.687ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "choice\[0\] flag 12.668 ns Longest " "Info: Longest tpd from source pin \"choice\[0\]\" to destination pin \"flag\" is 12.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns choice\[0\] 1 PIN PIN_B8 19 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_B8; Fanout = 19; PIN Node = 'choice\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "" { choice[0] } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.289 ns) + CELL(0.366 ns) 5.742 ns process0~1137 2 COMB LC_X35_Y25_N2 1 " "Info: 2: + IC(4.289 ns) + CELL(0.366 ns) = 5.742 ns; Loc. = LC_X35_Y25_N2; Fanout = 1; COMB Node = 'process0~1137'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "4.655 ns" { choice[0] process0~1137 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.075 ns) 6.816 ns process0~1138 3 COMB LC_X36_Y27_N8 2 " "Info: 3: + IC(0.999 ns) + CELL(0.075 ns) = 6.816 ns; Loc. = LC_X36_Y27_N8; Fanout = 2; COMB Node = 'process0~1138'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "1.074 ns" { process0~1137 process0~1138 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.366 ns) 7.512 ns process0~1143 4 COMB LC_X36_Y27_N1 1 " "Info: 4: + IC(0.330 ns) + CELL(0.366 ns) = 7.512 ns; Loc. = LC_X36_Y27_N1; Fanout = 1; COMB Node = 'process0~1143'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "0.696 ns" { process0~1138 process0~1143 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.183 ns) 8.028 ns process0~0 5 COMB LC_X36_Y27_N0 1 " "Info: 5: + IC(0.333 ns) + CELL(0.183 ns) = 8.028 ns; Loc. = LC_X36_Y27_N0; Fanout = 1; COMB Node = 'process0~0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "0.516 ns" { process0~1143 process0~0 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(2.687 ns) 12.668 ns flag 6 PIN PIN_C13 0 " "Info: 6: + IC(1.953 ns) + CELL(2.687 ns) = 12.668 ns; Loc. = PIN_C13; Fanout = 0; PIN Node = 'flag'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "4.640 ns" { process0~0 flag } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.764 ns ( 37.61 % ) " "Info: Total cell delay = 4.764 ns ( 37.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.904 ns ( 62.39 % ) " "Info: Total interconnect delay = 7.904 ns ( 62.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "12.668 ns" { choice[0] process0~1137 process0~1138 process0~1143 process0~0 flag } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "12.668 ns" { choice[0] choice[0]~out0 process0~1137 process0~1138 process0~1143 process0~0 flag } { 0.000ns 0.000ns 4.289ns 0.999ns 0.330ns 0.333ns 1.953ns } { 0.000ns 1.087ns 0.366ns 0.075ns 0.366ns 0.183ns 2.687ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "c1\[8\] choice\[1\] choice\[1\] -1.451 ns register " "Info: th for register \"c1\[8\]\" (data pin = \"choice\[1\]\", clock pin = \"choice\[1\]\") is -1.451 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "choice\[1\] destination 2.754 ns + Longest register " "Info: + Longest clock path from clock \"choice\[1\]\" to destination register is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns choice\[1\] 1 CLK PIN_L2 38 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 38; CLK Node = 'choice\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "" { choice[1] } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(0.075 ns) 2.754 ns c1\[8\] 2 REG LC_X36_Y27_N3 2 " "Info: 2: + IC(1.954 ns) + CELL(0.075 ns) = 2.754 ns; Loc. = LC_X36_Y27_N3; Fanout = 2; REG Node = 'c1\[8\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "2.029 ns" { choice[1] c1[8] } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 29.05 % ) " "Info: Total cell delay = 0.800 ns ( 29.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.954 ns ( 70.95 % ) " "Info: Total interconnect delay = 1.954 ns ( 70.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "2.754 ns" { choice[1] c1[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.754 ns" { choice[1] choice[1]~out0 c1[8] } { 0.000ns 0.000ns 1.954ns } { 0.000ns 0.725ns 0.075ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.205 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.205 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns choice\[1\] 1 CLK PIN_L2 38 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 38; CLK Node = 'choice\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "" { choice[1] } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.920 ns) + CELL(0.075 ns) 2.720 ns add~337 2 COMB LC_X35_Y26_N9 1 " "Info: 2: + IC(1.920 ns) + CELL(0.075 ns) = 2.720 ns; Loc. = LC_X35_Y26_N9; Fanout = 1; COMB Node = 'add~337'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "1.995 ns" { choice[1] add~337 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.280 ns) 4.205 ns c1\[8\] 3 REG LC_X36_Y27_N3 2 " "Info: 3: + IC(1.205 ns) + CELL(0.280 ns) = 4.205 ns; Loc. = LC_X36_Y27_N3; Fanout = 2; REG Node = 'c1\[8\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "1.485 ns" { add~337 c1[8] } "NODE_NAME" } "" } } { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/alu/ALU.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.080 ns ( 25.68 % ) " "Info: Total cell delay = 1.080 ns ( 25.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.125 ns ( 74.32 % ) " "Info: Total interconnect delay = 3.125 ns ( 74.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "4.205 ns" { choice[1] add~337 c1[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.205 ns" { choice[1] choice[1]~out0 add~337 c1[8] } { 0.000ns 0.000ns 1.920ns 1.205ns } { 0.000ns 0.725ns 0.075ns 0.280ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "2.754 ns" { choice[1] c1[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.754 ns" { choice[1] choice[1]~out0 c1[8] } { 0.000ns 0.000ns 1.954ns } { 0.000ns 0.725ns 0.075ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/alu/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/alu/" "" "4.205 ns" { choice[1] add~337 c1[8] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.205 ns" { choice[1] choice[1]~out0 add~337 c1[8] } { 0.000ns 0.000ns 1.920ns 1.205ns } { 0.000ns 0.725ns 0.075ns 0.280ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 08 17:00:06 2019 " "Info: Processing ended: Fri Nov 08 17:00:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
