$date
	Sat Oct 31 10:42:19 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module FFT $end
$var wire 1 " Clk $end
$var wire 1 # Enable $end
$var wire 1 $ Reset $end
$var wire 1 ! Q $end
$var reg 1 % Dato $end
$scope module FFD $end
$var wire 1 " Clk $end
$var wire 1 & Dato $end
$var wire 1 # Enable $end
$var wire 1 $ Reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
x$
x#
0"
x!
$end
#1
1"
1#
0$
#2
0"
#3
0&
1%
0!
1"
1$
#4
1&
0%
0"
0$
#5
1!
1"
#6
0"
#7
0&
1%
1"
#8
0"
#9
0!
1"
#10
0"
#11
1&
0%
1"
#12
0"
#13
1!
1"
#14
0"
#15
0&
1%
1"
#16
0"
#17
0!
1"
#18
0"
#19
1&
0%
1"
#20
0"
#21
1!
1"
#22
0"
#23
0&
1%
1"
#24
0"
#25
0!
1"
#26
0"
#27
1&
0%
1"
#28
0"
#29
1!
1"
#30
0"
#31
0&
1%
1"
#32
0"
#33
0!
1"
#34
0"
#35
1&
0%
1"
#36
0"
#37
1!
1"
#38
0"
#39
0&
1%
1"
#40
0"
#41
0!
1"
#42
0"
#43
1&
0%
1"
#44
0"
#45
1!
1"
#46
0"
#47
0&
1%
1"
#48
0"
#49
0!
1"
#50
0"
#51
1&
0%
1"
#52
0"
#53
1!
1"
#54
0"
#55
0&
1%
1"
#56
0"
#57
0!
1"
#58
0"
#59
1&
0%
1"
#60
0"
#61
1!
1"
#62
0"
#63
0&
1%
1"
#64
0"
#65
0!
1"
#66
0"
#67
1&
0%
1"
#68
0"
#69
1!
1"
#70
0"
#71
0&
1%
1"
#72
0"
#73
0!
1"
#74
0"
#75
1&
0%
1"
#76
0"
#77
1!
1"
#78
0"
#79
0&
1%
1"
#80
0"
#81
0!
1"
#82
0"
#83
1&
0%
1"
#84
0"
#85
1!
1"
#86
0"
#87
0&
1%
1"
#88
0"
#89
0!
1"
#90
0"
#91
1&
0%
1"
#92
0"
#93
1!
1"
#94
0"
#95
0&
1%
1"
#96
0"
#97
0!
1"
#98
0"
#99
1&
0%
1"
#100
0"
