/*
    Copyright (C) 1999-2008 by Mark D. Hill and David A. Wood for the
    Wisconsin Multifacet Project.  Contact: gems@cs.wisc.edu
    http://www.cs.wisc.edu/gems/

    --------------------------------------------------------------------

    This file is part of the Opal Timing-First Microarchitectural
    Simulator, a component of the Multifacet GEMS (General 
    Execution-driven Multiprocessor Simulator) software toolset 
    originally developed at the University of Wisconsin-Madison.

    Opal was originally developed by Carl Mauer based upon code by
    Craig Zilles.

    Substantial further development of Multifacet GEMS at the
    University of Wisconsin was performed by Alaa Alameldeen, Brad
    Beckmann, Jayaram Bobba, Ross Dickson, Dan Gibson, Pacia Harper,
    Derek Hower, Milo Martin, Michael Marty, Carl Mauer, Michelle Moravan,
    Kevin Moore, Andrew Phelps, Manoj Plakal, Daniel Sorin, Haris Volos, 
    Min Xu, and Luke Yen.
    --------------------------------------------------------------------

    If your use of this software contributes to a published paper, we
    request that you (1) cite our summary paper that appears on our
    website (http://www.cs.wisc.edu/gems/) and (2) e-mail a citation
    for your published paper to gems@cs.wisc.edu.

    If you redistribute derivatives of this software, we request that
    you notify us and either (1) ask people to register with us at our
    website (http://www.cs.wisc.edu/gems/) or (2) collect registration
    information and periodically send it to us.

    --------------------------------------------------------------------

    Multifacet GEMS is free software; you can redistribute it and/or
    modify it under the terms of version 2 of the GNU General Public
    License as published by the Free Software Foundation.

    Multifacet GEMS is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
    General Public License for more details.

    You should have received a copy of the GNU General Public License
    along with the Multifacet GEMS; if not, write to the Free Software
    Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA
    02111-1307, USA

    The GNU General Public License is contained in the file LICENSE.

### END HEADER ###
*/
#ifndef _CACHE_H_
#define _CACHE_H_
/*------------------------------------------------------------------------*/
/* Includes                                                               */
/*------------------------------------------------------------------------*/

#include "mshr.h"
#include "scheduler.h"
#include "confio.h"

/*------------------------------------------------------------------------*/
/* Macro declarations                                                     */
/*------------------------------------------------------------------------*/

const byte_t CACHE_BLK_VALID  = 0x1;
const byte_t CACHE_BLK_DIRTY  = 0x2;
const byte_t CACHE_BLK_LOCKED = 0x4;

/*------------------------------------------------------------------------*/
/* Class declaration(s)                                                   */
/*------------------------------------------------------------------------*/

/**
* Base virtual class of all cache.
*
* These caches don't control their bandwidth; that is controlled by either
* the "Scheduler" or an MSHR (each cache should be under the domain of one
* of these).
* 
* @see     generic_cache_template
* @author  zilles
* @version $Id: cache.h 1.34 03/07/10 18:07:47-00:00 milo@cottons.cs.wisc.edu $
*/

class cache_t {

public:
  /// constructor
  cache_t(const char *n, mshr_t *mshr, scheduler_t *eventQueue);

  /// Check tag in the tag array
  virtual bool TagCheck(pa_t a) = 0;

  /// Fill a cache block from mshr
  virtual pa_t Fill(pa_t a, bool dirty, bool *writeback, bool prefetched) = 0;

  /// processor read data
  virtual bool Read(pa_t a, waiter_t *w, bool data_request = true,
                    bool *primary = NULL) = 0;

  /// processor write data
  virtual bool Write(pa_t a, waiter_t *w) = 0;

  /// Prefetch data (request from processor)
  virtual void Prefetch(pa_t a) = 0;

  /// print out statistics
  virtual void printStats( pseq_t *pseq );

  /// Accessor
  const char  *GetName( void ) const { return name; }
  mshr_t      *getMSHR( void ) { return mshr; }
  scheduler_t *getEventQueue( void ) { return m_eventQueue; }

protected:
  /** cache name */
  const char  *name;

  /* MSHR (for handling misses) */
  mshr_t      *mshr;

  /** scheduler: local time domain for the caches */
  scheduler_t *m_eventQueue;

  /** @name per-cache stats */
  //@{
  /** total number of reads */
  uint64 reads;
  /** total number of read hits */
  uint64 read_hit;
  /** total number of read misses */
  uint64 read_miss;
  /** total number of read accesses */
  uint64 accesses;

  /** total number of writes */
  uint64 writes;
  /** total number of write hits */
  uint64 write_hit;
  /** number of writes missing at retire */
  uint64 write_miss;
  /** write prefetch count (writes which miss at address generate) */
  uint64 write_prefetches;

  /** total number of replacements at misses */
  uint64 replacements;
  /** total number of writebacks at misses */
  uint64 writebacks;
  //@}
};
  
/**
 * Represents a cache line in a generic cache.
 */
class generic_cache_block_t {
public:
  /** the tag of this cache block.
   *  the low order bits of this field contain the state of the cache block:
   *  CACHE_BLK_VALID, _DIRTY, or _LOCKED, so the mask for these bits is 0x7
   */
  pa_t      address_state;
  
  /** the cycle of the last access to this cache line */
  tick_t     last_access;

  /** prefetched block, reset after the first demand access */
  bool      prefetched;

};

/**
* level n cache.
*
* @see     cache_t
* @author  zilles
* @version $Id: cache.h 1.34 03/07/10 18:07:47-00:00 milo@cottons.cs.wisc.edu $
*/

/* this is a cache which can be used for any level cache. 
   Since lower levels of the cache hierarchies tend to be
   higher associativity, this cache is managed through
   hash-tables. The "ideal" flag turns a cache into always
   hit, and no traffic is generated throught it to lower
   level caches. */

template <class BlockType>
class generic_cache_template : public cache_t {
public:
  /**
   * @name constructor & destructor
   */
  //@{
  generic_cache_template(const char *n, mshr_t *m, scheduler_t *eventQueue,
             uint32 _set_bits, uint32 assoc, uint32 _block_bits,
             bool ideal): cache_t(n, m, eventQueue){
    n_sets = (1 << _set_bits);
    set_bits = _set_bits;
    set_mask = n_sets - 1;
    block_size = (1 << _block_bits);
    block_bits = _block_bits;
    block_mask = block_size - 1;
    m_assoc = assoc;
    
    DEBUG_OUT("Ln constructor: block size: %dB, %dx assoc, %d sets.  %dB total\n",
              block_size, m_assoc, n_sets,
              block_size * m_assoc * n_sets );
    #ifdef DEBUG_CACHE
      DEBUG_OUT("memop linesize %d 0x%0llx\n", 1 << DL1_BLOCK_BITS, MEMOP_BLOCK_MASK);
      DEBUG_OUT("%s: set_bits: %d (mask 0x%0x) block_bits: %d (mask 0x%0x)\n",
             name, set_bits, set_mask, block_bits, block_mask );
    #endif

    /* allocate cache blocks and initialize all entries to zeroes */
    cache = (BlockType *) malloc( sizeof(BlockType) * n_sets * m_assoc );
    /* tag == 0, last_access == 0, prefetched == false, user_data == NULL */
    bzero((void *)cache, sizeof(BlockType) * n_sets * m_assoc);

    m_ideal = ideal;
  } ;

  virtual ~generic_cache_template();
  //@}

  /// get block size in byte
  /*inline*/ uint32 getBlockSize() { return block_size; };

  /// comparing two PCs, return true if they are in the same line
  inline bool same_line(pa_t pc1, pa_t pc2) {
#ifdef DEBUG_GICA31
	DEBUG_OUT("%s %s %llx %llx\n",name,__func__,pc1, pc2);
#endif

    return (BlockAddress(pc1) == BlockAddress(pc2));
  };

  /// check tag array for an address
  inline bool TagCheck(pa_t a) {
    return TagSearch(a, false, false, /* block ptr */NULL, /* way */ NULL);
  };

  /// interface used by the procssor
  bool Read(pa_t a, waiter_t *w, bool data_request = true,
            bool *primary_bool = NULL){
 
#ifdef DEBUG_GICA3
	 DEBUG_OUT("%s %s %llx\n",name,__func__,a);
#endif

    /* always hit if ideal */
    if(m_ideal) return true;
    
    BlockType *b;
    bool hit = TagSearch( a, true, false, &b, NULL );
    if (hit) {
      
      DoWhenAccessHit(b, /* read */ true, /* data */ data_request);
      
    } else {
      
      DoWhenAccessMiss(a, /* read */ true, /* data */ data_request);
      
      /* check the pre-fetch/victim buffer to make sure we missed.
       * mshr->Miss() returns NULL if we got a hit in the
       * pre-fetch/victim buffer.
       */
      mshr_priority_t priority = (data_request) ? 
        DATA_DEMAND_PRIORITY : INST_DEMAND_PRIORITY;
      ASSERT(w);
      hit = (NULL == mshr->Miss(a, (cache_t *)this, priority, w, primary_bool));
    }
    
    return hit;
  };

  bool Write(pa_t a, waiter_t *w){

#ifdef DEBUG_GICA3
	 DEBUG_OUT("%s %s %llx\n",name,__func__,a);
#endif


  
    /* always hit if ideal */
    if(m_ideal) return true;
    
    BlockType *b;
    bool hit = TagSearch( a, true, true, &b, NULL );
    if (hit) {
      
      DoWhenAccessHit(b, /* read */ false, /* data */ true);
      
    } else {
      
      DoWhenAccessMiss(a, /* read */ false, /* data */ true);
      
      /* check the pre-fetch/victim buffer to make sure we missed */
      ASSERT(w);
      hit = (NULL == mshr->Miss(a, (cache_t *)this, STORE_DEMAND_PRIORITY, w));
    }

    return hit;
  };

  void Prefetch(pa_t a){
    ASSERT(TagCheck(a) == false);
    STAT_INC(write_prefetches); 
    mshr->Miss(a, (cache_t *)this, PREFETCH_PRIORITY, NULL);
  };

  void Warmup(pa_t a);

  /** This function is called when mshr is ready to fill the incoming
   *  cache line
   */
  pa_t Fill(pa_t a, bool dirty, bool *writeback, bool prefetched){
    uint32 index = Set(a);
    ASSERT(index < n_sets);

    ASSERT(!TagSearch(a, false, false, NULL, NULL));

    #ifdef DEBUG_CACHE
       DEBUG_OUT("%s: fill: 0x%0llx  ... dirty %d\n", name, a, dirty);
    #endif
  
    BlockType *set = &cache[index * m_assoc];
    uint32 lru = GetLRU(set);

    // trigger some actions before replace
    DoBeforeReplace(&set[lru], /* way */ lru);
    
    /* gather information about the block we're replacing */
    pa_t victim_addr = miss_t::MISS_NOT_ALLOCATED;
    if(IsValid(set[lru])) {
      victim_addr = getBlockAddress(set[lru]);
      if(IsDirty(set[lru])) *writeback = true;
    } 
    
    /* write new block into the cache */
    set[lru].address_state = BlockAddress(a) | CACHE_BLK_VALID |
      ((dirty)? CACHE_BLK_DIRTY:0);
    set[lru].last_access   = m_eventQueue->getCycle();
    set[lru].prefetched    = prefetched;
    
    // trigger some actions after fill
    DoAfterFill(&set[lru], lru);
    
    return victim_addr;
  };

  /** This function is called when upper level mshr want to access
   *  a cache line, and it is convienient to use a miss object
   */
  bool Access(miss_t *m){
    pa_t a    = m->m_address;
    pa_t ba   = BlockAddress(a);

    #ifdef DEBUG_CACHE
      DEBUG_OUT("%s: access: 0x%0llx  ... block 0x%0llx ... ",
                name, a, ba);
    #endif

    /* always hit if ideal */
    if(m_ideal) return true;

    BlockType *b = NULL;
    bool hit = TagSearch( a, /* setMRU */ true, /* setDirty */ m->m_dirty,
                          /* block_ptr */ &b, /* way_ptr */ NULL );
    if (hit) {
      DoWhenAccessHit(b, !m->m_dirty, /* always data for Access() */true);
      return true;
    }
    
    /* didn't find a match - request a fill from next level */
    ASSERT (m->m_descendent == NULL);
    mshr_priority_t p = m->m_priority;
    /* for lower level cache, we should upgrade prefetch priority */
    if (p == PREFETCH_PRIORITY) p = PREFETCH2CACHE_PRIORITY;
      #ifdef DEBUG_CACHE
          DEBUG_OUT(" MISSED!\n");
      #endif
      m->m_descendent = mshr->Miss(ba, static_cast<cache_t *>(this), p, m);

      DoWhenAccessMiss(a, !m->m_dirty, /* always "data" for Access() */true);

      return (m->m_descendent == NULL);
  };

  /** This function is called when upper level mshr want to oracle
   *  access a block
   */
  void OracleAccess(pa_t a);

  /// This interface is provided _only_ for saving the state (via confio)
  int  registerCheckpoint( confio_t *conf );
  
protected:

  /// interface used by simics
  static attr_value_t get_cache_data( void *ptr, void *obj );
  static set_error_t  set_cache_data( void *ptr, void *obj, attr_value_t *value );

  /// search for a block with address
  bool TagSearch(pa_t a, bool setMRU, bool setDirty,
                 BlockType** block, uint32* way);

  /// get LRU way of an address
  uint32       GetLRU(BlockType* set);

  /// handler called before a block is replaced
  virtual void DoBeforeReplace(BlockType *b, uint32 way);

  /// handler called after a block is filled
  virtual void DoAfterFill(BlockType *b, uint32 way);

  /// handler called when cache access hit
  virtual void DoWhenAccessHit(BlockType *b, bool read, bool data);

  /// handler called when cache access miss
  virtual void DoWhenAccessMiss(my_addr_t a, bool read, bool data);

  /** @name Cache line state accessors:
   *        gets the cache state (readable, writeable, etc.)
   */
  //@{

  /** get state bits of the block */
  inline uint32 getState(BlockType &cb) { return (cb.address_state & 0x7); }
  /** check if a block is valid */
  inline bool IsValid(BlockType &cb) { 
    return ((cb.address_state & CACHE_BLK_VALID) != 0); 
  }
  /** check if a block is dirty */
  inline bool IsDirty(BlockType &cb) { 
    return ((cb.address_state & CACHE_BLK_DIRTY) != 0);
  }

  /** convert the address 'a' to a location (set) in cache */
  inline uint32 Set(pa_t a) { return (set_mask & (pa_t) (a >> block_bits));  }

  /** convert the address 'a' to tag, it is shifted */
  inline pa_t   Tag(pa_t a) { return (a >> (set_bits + block_bits));  }

  /** convert the address 'a' to the block address, not shifted */
  inline pa_t   BlockAddress(pa_t a) { return (a & ~(pa_t)block_mask); }

  /** get the block address of a cache block */
  inline pa_t   getBlockAddress(BlockType &cb) { return (cb.address_state & ~0x7); }

  //@}  

  /**
   * @name Private Variables
   */
  //@{
  /* Cache sets */
  BlockType *cache;

  /** number of sets */
  uint32 n_sets;
  /** block size in bytes */
  uint32 block_size;
  /** cache associativity */
  uint32 m_assoc;

  /*
   * derived data for fast decoding
   */

  /** number of bits in the set */
  uint32 set_bits;
  uint32 set_mask;

  /** number of bits in the tags */
  uint32 block_bits;
  uint32 block_mask;

  /** ideal flag */
  bool m_ideal;
  //@}
};

/*------------------------------------------------------------------------*/
/* Global variables                                                       */
/*------------------------------------------------------------------------*/

/*------------------------------------------------------------------------*/
/* Global functions                                                       */
/*------------------------------------------------------------------------*/

/* workaround see: https://lists.cs.wisc.edu/archive/gems-users/2009-March/msg00116.shtml */
//**************************************************************************
template <class BlockType>
int generic_cache_template<BlockType>::registerCheckpoint( confio_t *conf )
{
  int rc;

  rc = conf->register_attribute( name,
                                 generic_cache_template<BlockType>::get_cache_data, (void *) this,
                                 generic_cache_template<BlockType>::set_cache_data, (void *) this );
  return rc;
}

//**************************************************************************
template <class BlockType>
void generic_cache_template<BlockType>::OracleAccess(pa_t a) {
  /* used when we want the execution of a particular load or store to
   * be prefetched perfectly.
   */
  uint32 index = Set(a);
  pa_t ba = BlockAddress(a);
  ASSERT(index < n_sets);
  STAT_INC(reads);

  /* search all sets until we find a match */
  BlockType *set = &cache[index * m_assoc];
  int replace_set = 0;
  for (uint32 i = 0 ; i < m_assoc ; i ++) {
    bool hit = IsValid(set[i]) && (getBlockAddress(set[i]) == ba);
    if (hit) { 
      STAT_INC(read_hit);
      return;
    } 
    if (set[i].last_access < set[replace_set].last_access) {
      replace_set = i;
    }
  }

  /* write new block into the cache */
  STAT_INC(read_miss);
  set[replace_set].address_state = ba | CACHE_BLK_VALID;
  set[replace_set].last_access = m_eventQueue->getCycle();
}

//**************************************************************************
template <class BlockType>
void generic_cache_template<BlockType>::Warmup(pa_t a) {

  uint32 index = Set(a);
  pa_t ba = BlockAddress(a);
  ASSERT(index < n_sets);

  /* search all sets until we find a match */
  BlockType *set = &cache[index * m_assoc];
  for (uint32 i = 0 ; i < m_assoc ; i ++) {
    bool hit = IsValid(set[i]) && (getBlockAddress(set[i]) == ba);
    if (hit) { 
      return;
    }
  }
  int replace_set = random() % m_assoc;
  /* write new block into the cache */
  set[replace_set].address_state = ba | CACHE_BLK_VALID;
}




#endif  /* _CACHE_H_ */
