// Seed: 1369637584
`timescale 1 ps / 1ps `default_nettype id_1 `timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1
);
  assign id_2 = 1;
  logic id_3;
  type_0 id_4 (
      .id_0(id_1),
      .id_1(1 << id_0)
  );
  logic id_5;
  logic id_6;
  type_1 #(
      .type_2(1)
  ) id_7 (
      1,
      id_3,
      1
  );
endmodule
