<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="ContainerTopic" />
<meta name="DC.Title" content="LVS Circuit Extraction" />
<meta name="abstract" content="Circuit extraction is part of the LVS flow. Circuit extraction occurs before LVS comparison and includes various modules such as connectivity extraction, short isolation, device recognition, netlist writing, ERC checking, and soft connection checking." />
<meta name="description" content="Circuit extraction is part of the LVS flow. Circuit extraction occurs before LVS comparison and includes various modules such as connectivity extraction, short isolation, device recognition, netlist writing, ERC checking, and soft connection checking." />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="idb57f5b46-08a9-4273-9042-90e92086081a" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>LVS Circuit Extraction</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="LVS Circuit Extraction" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="idb57f5b46-08a9-4273-9042-90e92086081a">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">LVS
Circuit Extraction</h1>
<div class="body MGCBody"><div class="abstract ContainerAbstract"><span class="shortdesc">Circuit
extraction is part of the LVS flow. Circuit extraction occurs before
LVS comparison and includes various modules such as connectivity extraction,
short isolation, device recognition, netlist writing, ERC checking,
and soft connection checking.</span>
</div>
<p class="p">Circuit extraction can be done
as a separate step or in the same run as LVS comparison. If performed
separately, you use the -spice command line option. If you perform circuit
extraction in the same run as LVS comparison, then there are two
methods:</p>
<ul class="ul"><li class="li" id="idb57f5b46-08a9-4273-9042-90e92086081a__idcb429ee2-14e2-4b56-9772-cf5a8630442c"><p class="p">Use the -lvs -spice options together
with the -hier or -flatten options. The -spice option specifies
the pathname of the extracted SPICE netlist.</p>
</li>
<li class="li" id="idb57f5b46-08a9-4273-9042-90e92086081a__idc5c45716-49ab-42a4-9481-e802283a7102"><p class="p">Use the -lvs option with the -hier
or -flatten option. In this case, your <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Layout System', 'svrf_ur'); return false;">Layout System</a> must
be geometric. The extracted SPICE netlist is written either to the <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Mask SVDB Directory', 'svrf_ur'); return false;">Mask SVDB Directory</a> as <span class="ph filepath">layout_primary.sp</span> or to
the current working directory as <span class="ph filepath">lvs_report_name.sp</span>.</p>
</li>
</ul>
<p class="p">If -lvs is specified without the -hier
or -flatten option, the SPICE parser creates temporary files in
the directory <span class="ph filepath">$MGC_HOME/tmp</span>. The environment
variable MGC_TMPDIR overrides <span class="ph filepath">$MGC_HOME/tmp</span>;
if MGC_TMPDIR is set then temporary files are written to that directory
instead. If neither environment variable is set, then temporary
files are written to the current working directory. </p>
<p class="p">Other
tasks that are performed during circuit extraction include soft connection
checking, <a class="xref fm:HeadingOnly" href="MGCChap_DeviceRecognition_ida758e963.html#ida758e963-e9e2-4866-a4de-ced2d12cc3cb__MGCChap_DeviceRecognition_ida758e963.xml#ida758e963-e9e2-4866-a4de-ced2d12cc3cb" title="Device recognition extracts instances of devices from collections of shapes in the layout, computes specified properties of these instances, and prepares the results for use by other processes.">Device Recognition</a>, <a class="xref fm:HeadingOnly" href="MGCChap_ElectricalRuleChecks_id1f6d46d3.html#id1f6d46d3-45db-4a56-a732-39b20e779963__MGCChap_ElectricalRuleChecks_id1f6d46d3.xml#id1f6d46d3-45db-4a56-a732-39b20e779963" title="Electrical rule check (ERC) operations in Calibre perform geometric checks based upon connectivity. ERC checking can be accomplished in two ways: in an LVS circuit extraction run or using Calibre nmLVS Reconnaissance ERC.">Electrical Rule Checks</a>, <a class="xref fm:HeadingOnly" href="Contain_DetectionSoftConnections_id7ab42a47.html#id7ab42a47-40e4-4f84-b40d-4ec5f7bcb650__Contain_DetectionSoftConnections_id7ab42a47.xml#id7ab42a47-40e4-4f84-b40d-4ec5f7bcb650" title="Conflicts in Sconnect connectivity are reported in the circuit extraction transcript and the circuit extraction report. In addition, SPICE comments are written into the extracted SPICE netlist in subcircuits where Sconnect conflicts occur.">Detection of Soft Connections</a>, and <a class="xref fm:HeadingOnly" href="Concept_ShortIsolation_id2e5915ce.html#id2e5915ce-e8aa-433f-8ddf-7952e2236c4e__Concept_ShortIsolation_id2e5915ce.xml#id2e5915ce-e8aa-433f-8ddf-7952e2236c4e" title="A text short occurs when a layout net has two different connectivity text objects associated with it. Such shorts can lead to problems with net name assignment, which impacts things like ERC checks and LVS comparison results. Short isolation is the process of identifying and fixing text short discrepancies. Text shorts are always reported in the run transcript when circuit extraction is performed. They also appear in a circuit extraction report when one is produced. Most importantly, Calibre offers three flows for finding shorts. The first is implemented through the LVS Isolate Shorts specification statement. The second is implemented through the Mask SVDB Directory SI option, and the third is implemented through the -recon -si command line options. The latter two methods support interactive short isolation in the Calibre Query Server Tcl shell. All flows support Calibre RVE short debugging.">Short Isolation</a>.</p>
<p class="p">The circuit extraction run transcript is similar to that produced
in a DRC run for modules pertaining to rule file compilation, hierarchical
database construction, and rule checking. See “<a class="xref fm:HeadingAndPage" href="Contain_SessionTranscripts_id85f73c4e.html#id85f73c4e-6692-4323-aaf9-1c0a8735ae0b__Contain_SessionTranscripts_id85f73c4e.xml#id85f73c4e-6692-4323-aaf9-1c0a8735ae0b" title="Calibre applications produce a transcript showing statistics for the different runtime modules.">Session Transcripts</a>” for
details. The device recognition, ERC, and short isolation modules
do not apply to DRC, so those sections of the transcript are unique
to LVS circuit extraction. See “<a class="xref fm:HeadingAndPage" href="Concept_HierarchicalCircuitExtractionTranscript_ida1374dc1.html#ida1374dc1-e443-4f75-a493-eded4283ed37__Concept_HierarchicalCircuitExtractionTranscript_ida1374dc1.xml#ida1374dc1-e443-4f75-a493-eded4283ed37" title="The hierarchical circuit extraction run transcript has certain features unique to it that you should be aware of.">Hierarchical Circuit Extraction Transcript</a>” for details.</p>
<p class="p">See “<a class="xref Link" href="../../calbr_solns_pv_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Best Practices', 'calbr_solns_pv_user'); return false;">LVS Best Practices</a>” in the <cite class="cite">Calibre Solutions for Physical Verification</cite> manual
for rule file setup instructions.</p>
</div>
<div class="related-links TopicTOC levels:1">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="../topics/Concept_HyperscalingLvsConnectivityExtraction_ide0fc54c5.html" title="Hyperscaling is enabled in Calibre nmLVS-H connectivity extraction through the -hyper command line option. The -hyper option can only be specified with the -turbo option. A minimum of four CPUs is recommended on the local host machine when running with ‑hyper.">Hyperscaling for LVS Connectivity Extraction</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_HcellsAndCircuitExtraction_id74d19042.html" title="Hierarchical circuit extraction (as with the -spice option) does not require an hcell list. Extraction is performed hierarchically, based on the original database hierarchy. Some cells may be expanded or flattened based upon internal heuristics that determine when it is more efficient to do so.">Hcells and Circuit Extraction</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_HierarchyModificationSuppressionInLvsConnectivityExtraction_id9ddf1203.html" title="The Layout Preserve Cell List statement allows you to protect certain layout cells from most hierarchy modifications, including automatic expansion, during connectivity extraction. Such preserved cells are treated as if they were hcells during connectivity extraction but are not used as hcells during LVS comparison. ">Hierarchy Modification Suppression in LVS Connectivity Extraction</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_SelectionExtractedNetlistNames_idedc7632f.html" title="Netlists extracted from the layout have a SPICE-like format. ">Selection of Extracted Netlist Names</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_ExtractionSubcircuits_idc9ef765c.html" title="When the hierarchical circuit extractor is used, unexpanded layout cells are extracted as SPICE subcircuits. If an extracted subcircuit contains no devices anywhere in its hierarchy, it is not called in the extracted netlist.">Extraction of Subcircuits</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_HierarchicalTreatmentNetLabels_id5f771100.html" title="If a net is named (texted) in the layout, then that name usually appears in the extracted SPICE netlist. However, if a net name is not valid for netlisting, then the internal net number appears instead. ">Hierarchical Treatment of Net Labels</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_NetlistingPortsPins_ide79aa0ab.html" title="A port is an entry point to a cell and forms the external interface of the cell. A port becomes an instance pin (or simply, a pin) when the cell is placed in the layout hierarchy and the port makes a connection outside the cell. In LVS and Calibre xRC applications, text and polygon objects on port layers can be read and netlisted as ports.">Netlisting of Ports and Pins</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_VirtualConnectStatements_id4588bf98.html" title="The virtual connect technique in layout verification uses the layout connectivity extractor to form a single net from two or more disjoint nets by virtue of net segments that share the same name after processing. ">Virtual Connect Statements</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_LvsConnectivityExtractionMessages_idf9d8f7db.html" title="Connectivity extraction messages are issued to the run transcript and the circuit extraction report.">LVS Connectivity Extraction Messages</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_DetectionSoftConnections_id7ab42a47.html" title="Conflicts in Sconnect connectivity are reported in the circuit extraction transcript and the circuit extraction report. In addition, SPICE comments are written into the extracted SPICE netlist in subcircuits where Sconnect conflicts occur.">Detection of Soft Connections</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_ShortIsolation_id2e5915ce.html" title="A text short occurs when a layout net has two different connectivity text objects associated with it. Such shorts can lead to problems with net name assignment, which impacts things like ERC checks and LVS comparison results. Short isolation is the process of identifying and fixing text short discrepancies. Text shorts are always reported in the run transcript when circuit extraction is performed. They also appear in a circuit extraction report when one is produced. Most importantly, Calibre offers three flows for finding shorts. The first is implemented through the LVS Isolate Shorts specification statement. The second is implemented through the Mask SVDB Directory SI option, and the third is implemented through the -recon -si command line options. The latter two methods support interactive short isolation in the Calibre Query Server Tcl shell. All flows support Calibre RVE short debugging.">Short Isolation</a></strong></li>
</ul>

<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_ConnectivityExtraction_id94526290.html" title="Connectivity extraction recognizes electrically-connected regions in the layout called nets. Nets are recognized from layout shapes through analysis of the relations between the shapes and other objects on various layers such as text objects.">Connectivity Extraction</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "LVS Circuit Extraction"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Contain_LvsCircuitExtraction_idb57f5b46.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>