INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/curti/OneDrive/Documents/UIUC/ECE 385/Vivado Projects/ece385-lab4-cjlam2-mwshi2/lab4_1.srcs/sources_1/new/HexDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDriver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/curti/OneDrive/Documents/UIUC/ECE 385/Vivado Projects/ece385-lab4-cjlam2-mwshi2/lab4_1.srcs/sources_1/new/RegisterA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/curti/OneDrive/Documents/UIUC/ECE 385/Vivado Projects/ece385-lab4-cjlam2-mwshi2/lab4_1.srcs/sources_1/new/RegisterB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/curti/OneDrive/Documents/UIUC/ECE 385/Vivado Projects/ece385-lab4-cjlam2-mwshi2/lab4_1.srcs/sources_1/new/Synchronizers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_debounce
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'q' is not allowed [C:/Users/curti/OneDrive/Documents/UIUC/ECE 385/Vivado Projects/ece385-lab4-cjlam2-mwshi2/lab4_1.srcs/sources_1/new/Synchronizers.sv:20]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/curti/OneDrive/Documents/UIUC/ECE 385/Vivado Projects/ece385-lab4-cjlam2-mwshi2/lab4_1.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/curti/OneDrive/Documents/UIUC/ECE 385/Vivado Projects/ece385-lab4-cjlam2-mwshi2/lab4_1.srcs/sources_1/new/ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/curti/OneDrive/Documents/UIUC/ECE 385/Vivado Projects/ece385-lab4-cjlam2-mwshi2/lab4_1.srcs/sources_1/new/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/curti/OneDrive/Documents/UIUC/ECE 385/Vivado Projects/ece385-lab4-cjlam2-mwshi2/lab4_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
