

================================================================
== Vitis HLS Report for 'dataflow_in_loop_height_loop'
================================================================
* Date:           Wed Sep 15 21:04:42 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        affine_scale
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min   |    max    | min | max |   Type   |
    +---------+---------+----------+-----------+-----+-----+----------+
    |       89|     1367|  0.890 us|  13.670 us|   64|  703|  dataflow|
    +---------+---------+----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |src_loop_proc_U0                        |src_loop_proc                        |       63|      702|  0.630 us|  7.020 us|   63|  702|     none|
        |dstout_loop_proc_U0                     |dstout_loop_proc                     |       24|      663|  0.240 us|  6.630 us|   24|  663|     none|
        |dstin_loop_proc_U0                      |dstin_loop_proc                      |       14|      653|  0.140 us|  6.530 us|   14|  653|     none|
        |dataflow_in_loop_height_loop_entry6_U0  |dataflow_in_loop_height_loop_entry6  |        0|        0|      0 ns|      0 ns|    0|    0|     none|
        +----------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     18|    -|
|FIFO             |        -|    -|    2277|   1564|    -|
|Instance         |        -|   12|    8408|   5256|    -|
|Memory           |        7|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        7|   12|   10688|   6865|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    5|      10|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                Instance                |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |dataflow_in_loop_height_loop_entry6_U0  |dataflow_in_loop_height_loop_entry6  |        0|   0|     2|   200|    0|
    |dstin_loop_proc_U0                      |dstin_loop_proc                      |        0|   0|   590|   352|    0|
    |dstout_loop_proc_U0                     |dstout_loop_proc                     |        0|  12|   687|   524|    0|
    |src_loop_proc_U0                        |src_loop_proc                        |        0|   0|  7129|  4180|    0|
    +----------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                   |                                     |        0|  12|  8408|  5256|    0|
    +----------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |               Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |dst_V_U  |dataflow_in_loop_height_loop_dst_V  |        3|  0|   0|    0|   640|   24|     1|        15360|
    |src_V_U  |dataflow_in_loop_height_loop_src_V  |        4|  0|   0|    0|   640|   32|     1|        20480|
    +---------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                    |        7|  0|   0|    0|  1280|   56|     2|        35840|
    +---------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |           Name          | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |a_c_U                    |        0|  99|   0|    -|     2|   20|       40|
    |alpha_c_U                |        0|  99|   0|    -|     3|    8|       24|
    |b_c_U                    |        0|  99|   0|    -|     2|   20|       40|
    |c_c_U                    |        0|  99|   0|    -|     2|   20|       40|
    |d_c_U                    |        0|  99|   0|    -|     2|   20|       40|
    |dstin_c_U                |        0|  99|   0|    -|     2|   64|      128|
    |dstout_c_U               |        0|  99|   0|    -|     3|   64|      192|
    |frame_size_c3_U          |        0|  99|   0|    -|     3|   32|       96|
    |frame_size_c_U           |        0|  99|   0|    -|     2|   32|       64|
    |id_c_U                   |        0|  99|   0|    -|     2|   32|       64|
    |m_c_U                    |        0|  99|   0|    -|     2|   32|       64|
    |mapchip_draw_xsize_c1_U  |        0|  99|   0|    -|     2|   32|       64|
    |mapchip_draw_xsize_c4_U  |        0|  99|   0|    -|     2|   32|       64|
    |mapchip_draw_xsize_c_U   |        0|  99|   0|    -|     2|   32|       64|
    |mapchip_maxheight_c_U    |        0|  99|   0|    -|     2|   32|       64|
    |mapchip_maxwidth_c_U     |        0|  99|   0|    -|     2|   32|       64|
    |n_c_U                    |        0|  99|   0|    -|     2|   32|       64|
    |srcin_c_U                |        0|  99|   0|    -|     2|   64|      128|
    |trunc_ln1345_c2_U        |        0|  99|   0|    -|     2|   32|       64|
    |trunc_ln1345_c5_U        |        0|  99|   0|    -|     2|   32|       64|
    |trunc_ln1345_c_U         |        0|  99|   0|    -|     2|   32|       64|
    |xstart_pos_c_U           |        0|  99|   0|    -|     2|   32|       64|
    |ystart_pos_c_U           |        0|  99|   0|    -|     2|   32|       64|
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |Total                    |        0|2277|   0|    0|    49|  760|     1624|
    +-------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                                  |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                            |       and|   0|  0|   2|           1|           1|
    |dataflow_in_loop_height_loop_entry6_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |dstin_loop_proc_U0_ap_start                              |       and|   0|  0|   2|           1|           1|
    |dstout_loop_proc_U0_ap_start                             |       and|   0|  0|   2|           1|           1|
    |src_loop_proc_U0_ap_start                                |       and|   0|  0|   2|           1|           1|
    |ap_sync_dataflow_in_loop_height_loop_entry6_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_dstin_loop_proc_U0_ap_ready                      |        or|   0|  0|   2|           1|           1|
    |ap_sync_src_loop_proc_U0_ap_ready                        |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                    |          |   0|  0|  18|           9|           9|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------+----+-----------+-----+-----------+
    |                             Name                            | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_dataflow_in_loop_height_loop_entry6_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_dstin_loop_proc_U0_ap_ready                      |   9|          2|    1|          2|
    |ap_sync_reg_src_loop_proc_U0_ap_ready                        |   9|          2|    1|          2|
    +-------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                        |  27|          6|    3|          6|
    +-------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+---+----+-----+-----------+
    |                             Name                            | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_dataflow_in_loop_height_loop_entry6_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_dstin_loop_proc_U0_ap_ready                      |  1|   0|    1|          0|
    |ap_sync_reg_src_loop_proc_U0_ap_ready                        |  1|   0|    1|          0|
    +-------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                        |  3|   0|    3|          0|
    +-------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_height_loop|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_height_loop|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_height_loop|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_height_loop|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_height_loop|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_height_loop|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_height_loop|  return value|
|mapchip_draw_xsize         |   in|   32|     ap_none|            mapchip_draw_xsize|        scalar|
|mapchip_draw_xsize_ap_vld  |   in|    1|     ap_none|            mapchip_draw_xsize|        scalar|
|mapchip_maxwidth           |   in|   32|     ap_none|              mapchip_maxwidth|        scalar|
|mapchip_maxwidth_ap_vld    |   in|    1|     ap_none|              mapchip_maxwidth|        scalar|
|d                          |   in|   20|     ap_none|                             d|        scalar|
|d_ap_vld                   |   in|    1|     ap_none|                             d|        scalar|
|a                          |   in|   20|     ap_none|                             a|        scalar|
|a_ap_vld                   |   in|    1|     ap_none|                             a|        scalar|
|c                          |   in|   20|     ap_none|                             c|        scalar|
|c_ap_vld                   |   in|    1|     ap_none|                             c|        scalar|
|b                          |   in|   20|     ap_none|                             b|        scalar|
|b_ap_vld                   |   in|    1|     ap_none|                             b|        scalar|
|m                          |   in|   32|     ap_none|                             m|        scalar|
|m_ap_vld                   |   in|    1|     ap_none|                             m|        scalar|
|trunc_ln1345               |   in|   32|     ap_none|                  trunc_ln1345|        scalar|
|trunc_ln1345_ap_vld        |   in|    1|     ap_none|                  trunc_ln1345|        scalar|
|mapchip_maxheight          |   in|   32|     ap_none|             mapchip_maxheight|        scalar|
|mapchip_maxheight_ap_vld   |   in|    1|     ap_none|             mapchip_maxheight|        scalar|
|n                          |   in|   32|     ap_none|                             n|        scalar|
|n_ap_vld                   |   in|    1|     ap_none|                             n|        scalar|
|id                         |   in|   32|     ap_none|                            id|        scalar|
|id_ap_vld                  |   in|    1|     ap_none|                            id|        scalar|
|ystart_pos                 |   in|   32|     ap_none|                    ystart_pos|        scalar|
|ystart_pos_ap_vld          |   in|    1|     ap_none|                    ystart_pos|        scalar|
|xstart_pos                 |   in|   32|     ap_none|                    xstart_pos|        scalar|
|xstart_pos_ap_vld          |   in|    1|     ap_none|                    xstart_pos|        scalar|
|srcin                      |   in|   64|     ap_none|                         srcin|        scalar|
|srcin_ap_vld               |   in|    1|     ap_none|                         srcin|        scalar|
|m_axi_src_AWVALID          |  out|    1|       m_axi|                           src|       pointer|
|m_axi_src_AWREADY          |   in|    1|       m_axi|                           src|       pointer|
|m_axi_src_AWADDR           |  out|   64|       m_axi|                           src|       pointer|
|m_axi_src_AWID             |  out|    1|       m_axi|                           src|       pointer|
|m_axi_src_AWLEN            |  out|   32|       m_axi|                           src|       pointer|
|m_axi_src_AWSIZE           |  out|    3|       m_axi|                           src|       pointer|
|m_axi_src_AWBURST          |  out|    2|       m_axi|                           src|       pointer|
|m_axi_src_AWLOCK           |  out|    2|       m_axi|                           src|       pointer|
|m_axi_src_AWCACHE          |  out|    4|       m_axi|                           src|       pointer|
|m_axi_src_AWPROT           |  out|    3|       m_axi|                           src|       pointer|
|m_axi_src_AWQOS            |  out|    4|       m_axi|                           src|       pointer|
|m_axi_src_AWREGION         |  out|    4|       m_axi|                           src|       pointer|
|m_axi_src_AWUSER           |  out|    1|       m_axi|                           src|       pointer|
|m_axi_src_WVALID           |  out|    1|       m_axi|                           src|       pointer|
|m_axi_src_WREADY           |   in|    1|       m_axi|                           src|       pointer|
|m_axi_src_WDATA            |  out|   32|       m_axi|                           src|       pointer|
|m_axi_src_WSTRB            |  out|    4|       m_axi|                           src|       pointer|
|m_axi_src_WLAST            |  out|    1|       m_axi|                           src|       pointer|
|m_axi_src_WID              |  out|    1|       m_axi|                           src|       pointer|
|m_axi_src_WUSER            |  out|    1|       m_axi|                           src|       pointer|
|m_axi_src_ARVALID          |  out|    1|       m_axi|                           src|       pointer|
|m_axi_src_ARREADY          |   in|    1|       m_axi|                           src|       pointer|
|m_axi_src_ARADDR           |  out|   64|       m_axi|                           src|       pointer|
|m_axi_src_ARID             |  out|    1|       m_axi|                           src|       pointer|
|m_axi_src_ARLEN            |  out|   32|       m_axi|                           src|       pointer|
|m_axi_src_ARSIZE           |  out|    3|       m_axi|                           src|       pointer|
|m_axi_src_ARBURST          |  out|    2|       m_axi|                           src|       pointer|
|m_axi_src_ARLOCK           |  out|    2|       m_axi|                           src|       pointer|
|m_axi_src_ARCACHE          |  out|    4|       m_axi|                           src|       pointer|
|m_axi_src_ARPROT           |  out|    3|       m_axi|                           src|       pointer|
|m_axi_src_ARQOS            |  out|    4|       m_axi|                           src|       pointer|
|m_axi_src_ARREGION         |  out|    4|       m_axi|                           src|       pointer|
|m_axi_src_ARUSER           |  out|    1|       m_axi|                           src|       pointer|
|m_axi_src_RVALID           |   in|    1|       m_axi|                           src|       pointer|
|m_axi_src_RREADY           |  out|    1|       m_axi|                           src|       pointer|
|m_axi_src_RDATA            |   in|   32|       m_axi|                           src|       pointer|
|m_axi_src_RLAST            |   in|    1|       m_axi|                           src|       pointer|
|m_axi_src_RID              |   in|    1|       m_axi|                           src|       pointer|
|m_axi_src_RUSER            |   in|    1|       m_axi|                           src|       pointer|
|m_axi_src_RRESP            |   in|    2|       m_axi|                           src|       pointer|
|m_axi_src_BVALID           |   in|    1|       m_axi|                           src|       pointer|
|m_axi_src_BREADY           |  out|    1|       m_axi|                           src|       pointer|
|m_axi_src_BRESP            |   in|    2|       m_axi|                           src|       pointer|
|m_axi_src_BID              |   in|    1|       m_axi|                           src|       pointer|
|m_axi_src_BUSER            |   in|    1|       m_axi|                           src|       pointer|
|frame_size                 |   in|   32|     ap_none|                    frame_size|        scalar|
|frame_size_ap_vld          |   in|    1|     ap_none|                    frame_size|        scalar|
|dstin                      |   in|   64|     ap_none|                         dstin|        scalar|
|dstin_ap_vld               |   in|    1|     ap_none|                         dstin|        scalar|
|m_axi_dst_AWVALID          |  out|    1|       m_axi|                           dst|       pointer|
|m_axi_dst_AWREADY          |   in|    1|       m_axi|                           dst|       pointer|
|m_axi_dst_AWADDR           |  out|   64|       m_axi|                           dst|       pointer|
|m_axi_dst_AWID             |  out|    1|       m_axi|                           dst|       pointer|
|m_axi_dst_AWLEN            |  out|   32|       m_axi|                           dst|       pointer|
|m_axi_dst_AWSIZE           |  out|    3|       m_axi|                           dst|       pointer|
|m_axi_dst_AWBURST          |  out|    2|       m_axi|                           dst|       pointer|
|m_axi_dst_AWLOCK           |  out|    2|       m_axi|                           dst|       pointer|
|m_axi_dst_AWCACHE          |  out|    4|       m_axi|                           dst|       pointer|
|m_axi_dst_AWPROT           |  out|    3|       m_axi|                           dst|       pointer|
|m_axi_dst_AWQOS            |  out|    4|       m_axi|                           dst|       pointer|
|m_axi_dst_AWREGION         |  out|    4|       m_axi|                           dst|       pointer|
|m_axi_dst_AWUSER           |  out|    1|       m_axi|                           dst|       pointer|
|m_axi_dst_WVALID           |  out|    1|       m_axi|                           dst|       pointer|
|m_axi_dst_WREADY           |   in|    1|       m_axi|                           dst|       pointer|
|m_axi_dst_WDATA            |  out|   32|       m_axi|                           dst|       pointer|
|m_axi_dst_WSTRB            |  out|    4|       m_axi|                           dst|       pointer|
|m_axi_dst_WLAST            |  out|    1|       m_axi|                           dst|       pointer|
|m_axi_dst_WID              |  out|    1|       m_axi|                           dst|       pointer|
|m_axi_dst_WUSER            |  out|    1|       m_axi|                           dst|       pointer|
|m_axi_dst_ARVALID          |  out|    1|       m_axi|                           dst|       pointer|
|m_axi_dst_ARREADY          |   in|    1|       m_axi|                           dst|       pointer|
|m_axi_dst_ARADDR           |  out|   64|       m_axi|                           dst|       pointer|
|m_axi_dst_ARID             |  out|    1|       m_axi|                           dst|       pointer|
|m_axi_dst_ARLEN            |  out|   32|       m_axi|                           dst|       pointer|
|m_axi_dst_ARSIZE           |  out|    3|       m_axi|                           dst|       pointer|
|m_axi_dst_ARBURST          |  out|    2|       m_axi|                           dst|       pointer|
|m_axi_dst_ARLOCK           |  out|    2|       m_axi|                           dst|       pointer|
|m_axi_dst_ARCACHE          |  out|    4|       m_axi|                           dst|       pointer|
|m_axi_dst_ARPROT           |  out|    3|       m_axi|                           dst|       pointer|
|m_axi_dst_ARQOS            |  out|    4|       m_axi|                           dst|       pointer|
|m_axi_dst_ARREGION         |  out|    4|       m_axi|                           dst|       pointer|
|m_axi_dst_ARUSER           |  out|    1|       m_axi|                           dst|       pointer|
|m_axi_dst_RVALID           |   in|    1|       m_axi|                           dst|       pointer|
|m_axi_dst_RREADY           |  out|    1|       m_axi|                           dst|       pointer|
|m_axi_dst_RDATA            |   in|   32|       m_axi|                           dst|       pointer|
|m_axi_dst_RLAST            |   in|    1|       m_axi|                           dst|       pointer|
|m_axi_dst_RID              |   in|    1|       m_axi|                           dst|       pointer|
|m_axi_dst_RUSER            |   in|    1|       m_axi|                           dst|       pointer|
|m_axi_dst_RRESP            |   in|    2|       m_axi|                           dst|       pointer|
|m_axi_dst_BVALID           |   in|    1|       m_axi|                           dst|       pointer|
|m_axi_dst_BREADY           |  out|    1|       m_axi|                           dst|       pointer|
|m_axi_dst_BRESP            |   in|    2|       m_axi|                           dst|       pointer|
|m_axi_dst_BID              |   in|    1|       m_axi|                           dst|       pointer|
|m_axi_dst_BUSER            |   in|    1|       m_axi|                           dst|       pointer|
|alpha                      |   in|    8|     ap_none|                         alpha|        scalar|
|alpha_ap_vld               |   in|    1|     ap_none|                         alpha|        scalar|
|dstout                     |   in|   64|     ap_none|                        dstout|        scalar|
|dstout_ap_vld              |   in|    1|     ap_none|                        dstout|        scalar|
+---------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dstout_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dstout"   --->   Operation 6 'read' 'dstout_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%alpha_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %alpha"   --->   Operation 7 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dstin_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dstin"   --->   Operation 8 'read' 'dstin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%frame_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %frame_size"   --->   Operation 9 'read' 'frame_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%srcin_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %srcin"   --->   Operation 10 'read' 'srcin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%xstart_pos_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xstart_pos"   --->   Operation 11 'read' 'xstart_pos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ystart_pos_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ystart_pos"   --->   Operation 12 'read' 'ystart_pos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%id_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %id"   --->   Operation 13 'read' 'id_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n"   --->   Operation 14 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mapchip_maxheight_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mapchip_maxheight"   --->   Operation 15 'read' 'mapchip_maxheight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln1345_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %trunc_ln1345"   --->   Operation 16 'read' 'trunc_ln1345_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%m_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m"   --->   Operation 17 'read' 'm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %b"   --->   Operation 18 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %c"   --->   Operation 19 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%a_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %a"   --->   Operation 20 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%d_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %d"   --->   Operation 21 'read' 'd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mapchip_maxwidth_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mapchip_maxwidth"   --->   Operation 22 'read' 'mapchip_maxwidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mapchip_draw_xsize_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mapchip_draw_xsize"   --->   Operation 23 'read' 'mapchip_draw_xsize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln1345_c5 = alloca i64 1"   --->   Operation 24 'alloca' 'trunc_ln1345_c5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mapchip_draw_xsize_c4 = alloca i64 1"   --->   Operation 25 'alloca' 'mapchip_draw_xsize_c4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%dstout_c = alloca i64 1"   --->   Operation 26 'alloca' 'dstout_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%alpha_c = alloca i64 1"   --->   Operation 27 'alloca' 'alpha_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%dstin_c = alloca i64 1"   --->   Operation 28 'alloca' 'dstin_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%frame_size_c3 = alloca i64 1"   --->   Operation 29 'alloca' 'frame_size_c3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%frame_size_c = alloca i64 1"   --->   Operation 30 'alloca' 'frame_size_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%srcin_c = alloca i64 1"   --->   Operation 31 'alloca' 'srcin_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%xstart_pos_c = alloca i64 1"   --->   Operation 32 'alloca' 'xstart_pos_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ystart_pos_c = alloca i64 1"   --->   Operation 33 'alloca' 'ystart_pos_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%id_c = alloca i64 1"   --->   Operation 34 'alloca' 'id_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%n_c = alloca i64 1"   --->   Operation 35 'alloca' 'n_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mapchip_maxheight_c = alloca i64 1"   --->   Operation 36 'alloca' 'mapchip_maxheight_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln1345_c2 = alloca i64 1"   --->   Operation 37 'alloca' 'trunc_ln1345_c2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln1345_c = alloca i64 1"   --->   Operation 38 'alloca' 'trunc_ln1345_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%m_c = alloca i64 1"   --->   Operation 39 'alloca' 'm_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%b_c = alloca i64 1"   --->   Operation 40 'alloca' 'b_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%c_c = alloca i64 1"   --->   Operation 41 'alloca' 'c_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%a_c = alloca i64 1"   --->   Operation 42 'alloca' 'a_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%d_c = alloca i64 1"   --->   Operation 43 'alloca' 'd_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mapchip_maxwidth_c = alloca i64 1"   --->   Operation 44 'alloca' 'mapchip_maxwidth_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mapchip_draw_xsize_c1 = alloca i64 1"   --->   Operation 45 'alloca' 'mapchip_draw_xsize_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mapchip_draw_xsize_c = alloca i64 1"   --->   Operation 46 'alloca' 'mapchip_draw_xsize_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%src_V = alloca i64 1" [affine_scale/affine_scale.cpp:89]   --->   Operation 47 'alloca' 'src_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%dst_V = alloca i64 1" [affine_scale/affine_scale.cpp:90]   --->   Operation 48 'alloca' 'dst_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 49 [1/1] (3.63ns)   --->   "%call_ln0 = call void @dataflow_in_loop_height_loop.entry6, i32 %mapchip_draw_xsize_read, i32 %mapchip_maxwidth_read, i20 %d_read, i20 %a_read, i20 %c_read, i20 %b_read, i32 %m_read, i32 %trunc_ln1345_read, i32 %mapchip_maxheight_read, i32 %n_read, i32 %id_read, i32 %ystart_pos_read, i32 %xstart_pos_read, i64 %srcin_read, i32 %frame_size_read, i64 %dstin_read, i8 %alpha_read, i64 %dstout_read, i32 %mapchip_draw_xsize_c, i32 %mapchip_draw_xsize_c1, i32 %mapchip_maxwidth_c, i20 %d_c, i20 %a_c, i20 %c_c, i20 %b_c, i32 %m_c, i32 %trunc_ln1345_c, i32 %trunc_ln1345_c2, i32 %mapchip_maxheight_c, i32 %n_c, i32 %id_c, i32 %ystart_pos_c, i32 %xstart_pos_c, i64 %srcin_c, i32 %frame_size_c, i32 %frame_size_c3, i64 %dstin_c, i8 %alpha_c, i64 %dstout_c"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln0 = call void @src_loop_proc, i32 %mapchip_draw_xsize_c, i32 %mapchip_maxwidth_c, i20 %d_c, i20 %a_c, i20 %c_c, i20 %b_c, i32 %m_c, i32 %trunc_ln1345_c, i32 %mapchip_maxheight_c, i32 %n_c, i32 %src_V, i32 %id_c, i32 %ystart_pos_c, i32 %xstart_pos_c, i64 %srcin_c, i32 %src, i32 %mapchip_draw_xsize_c4, i32 %trunc_ln1345_c5"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dstin_loop_proc, i32 %mapchip_draw_xsize_c1, i32 %trunc_ln1345_c2, i32 %frame_size_c, i64 %dstin_c, i32 %dst, i24 %dst_V"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln0 = call void @src_loop_proc, i32 %mapchip_draw_xsize_c, i32 %mapchip_maxwidth_c, i20 %d_c, i20 %a_c, i20 %c_c, i20 %b_c, i32 %m_c, i32 %trunc_ln1345_c, i32 %mapchip_maxheight_c, i32 %n_c, i32 %src_V, i32 %id_c, i32 %ystart_pos_c, i32 %xstart_pos_c, i64 %srcin_c, i32 %src, i32 %mapchip_draw_xsize_c4, i32 %trunc_ln1345_c5"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dstin_loop_proc, i32 %mapchip_draw_xsize_c1, i32 %trunc_ln1345_c2, i32 %frame_size_c, i64 %dstin_c, i32 %dst, i24 %dst_V"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dstout_loop_proc, i32 %mapchip_draw_xsize_c4, i32 %src_V, i24 %dst_V, i8 %alpha_c, i32 %trunc_ln1345_c5, i32 %frame_size_c3, i64 %dstout_c, i32 %dst"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst, void @empty_20, i32 0, i32 0, void @empty_2, i32 0, i32 307200, void @empty_18, void @empty_17, void @empty_2, i32 16, i32 16, i32 32, i32 32, void @empty_2, void @empty_2"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src, void @empty_20, i32 0, i32 0, void @empty_2, i32 0, i32 307200, void @empty_13, void @empty_17, void @empty_2, i32 16, i32 16, i32 32, i32 16, void @empty_2, void @empty_2"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln215 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_2"   --->   Operation 57 'specdataflowpipeline' 'specdataflowpipeline_ln215' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @mapchip_draw_xsize_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mapchip_draw_xsize_c, i32 %mapchip_draw_xsize_c"   --->   Operation 58 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @mapchip_draw_xsize_c1_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mapchip_draw_xsize_c1, i32 %mapchip_draw_xsize_c1"   --->   Operation 60 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @mapchip_maxwidth_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mapchip_maxwidth_c, i32 %mapchip_maxwidth_c"   --->   Operation 62 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_maxwidth_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @d_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i20 %d_c, i20 %d_c"   --->   Operation 64 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %d_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @a_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i20 %a_c, i20 %a_c"   --->   Operation 66 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %a_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @c_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i20 %c_c, i20 %c_c"   --->   Operation 68 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %c_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%empty_55 = specchannel i32 @_ssdm_op_SpecChannel, void @b_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i20 %b_c, i20 %b_c"   --->   Operation 70 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_56 = specchannel i32 @_ssdm_op_SpecChannel, void @m_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %m_c, i32 %m_c"   --->   Operation 72 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%empty_57 = specchannel i32 @_ssdm_op_SpecChannel, void @trunc_OC_ln1345_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %trunc_ln1345_c, i32 %trunc_ln1345_c"   --->   Operation 74 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trunc_ln1345_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%empty_58 = specchannel i32 @_ssdm_op_SpecChannel, void @trunc_OC_ln1345_c2_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %trunc_ln1345_c2, i32 %trunc_ln1345_c2"   --->   Operation 76 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trunc_ln1345_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%empty_59 = specchannel i32 @_ssdm_op_SpecChannel, void @mapchip_maxheight_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mapchip_maxheight_c, i32 %mapchip_maxheight_c"   --->   Operation 78 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_maxheight_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%empty_60 = specchannel i32 @_ssdm_op_SpecChannel, void @n_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %n_c, i32 %n_c"   --->   Operation 80 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%empty_61 = specchannel i32 @_ssdm_op_SpecChannel, void @id_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %id_c, i32 %id_c"   --->   Operation 82 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %id_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%empty_62 = specchannel i32 @_ssdm_op_SpecChannel, void @ystart_pos_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %ystart_pos_c, i32 %ystart_pos_c"   --->   Operation 84 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ystart_pos_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%empty_63 = specchannel i32 @_ssdm_op_SpecChannel, void @xstart_pos_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %xstart_pos_c, i32 %xstart_pos_c"   --->   Operation 86 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xstart_pos_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%empty_64 = specchannel i32 @_ssdm_op_SpecChannel, void @srcin_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %srcin_c, i64 %srcin_c"   --->   Operation 88 'specchannel' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %srcin_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%empty_65 = specchannel i32 @_ssdm_op_SpecChannel, void @frame_size_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %frame_size_c, i32 %frame_size_c"   --->   Operation 90 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%empty_66 = specchannel i32 @_ssdm_op_SpecChannel, void @frame_size_c3_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %frame_size_c3, i32 %frame_size_c3"   --->   Operation 92 'specchannel' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_size_c3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%empty_67 = specchannel i32 @_ssdm_op_SpecChannel, void @dstin_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %dstin_c, i64 %dstin_c"   --->   Operation 94 'specchannel' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstin_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%empty_68 = specchannel i32 @_ssdm_op_SpecChannel, void @alpha_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %alpha_c, i8 %alpha_c"   --->   Operation 96 'specchannel' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alpha_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%empty_69 = specchannel i32 @_ssdm_op_SpecChannel, void @dstout_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %dstout_c, i64 %dstout_c"   --->   Operation 98 'specchannel' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstout_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%empty_70 = specchannel i32 @_ssdm_op_SpecChannel, void @mapchip_draw_xsize_c4_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %mapchip_draw_xsize_c4, i32 %mapchip_draw_xsize_c4"   --->   Operation 100 'specchannel' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize_c4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%empty_71 = specchannel i32 @_ssdm_op_SpecChannel, void @trunc_OC_ln1345_c5_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %trunc_ln1345_c5, i32 %trunc_ln1345_c5"   --->   Operation 102 'specchannel' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trunc_ln1345_c5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dstout_loop_proc, i32 %mapchip_draw_xsize_c4, i32 %src_V, i24 %dst_V, i8 %alpha_c, i32 %trunc_ln1345_c5, i32 %frame_size_c3, i64 %dstout_c, i32 %dst"   --->   Operation 104 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 105 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mapchip_draw_xsize]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mapchip_maxwidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln1345]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mapchip_maxheight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ id]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ystart_pos]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xstart_pos]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ srcin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ frame_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dstin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dstout]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dstout_read                (read                ) [ 000000]
alpha_read                 (read                ) [ 000000]
dstin_read                 (read                ) [ 000000]
frame_size_read            (read                ) [ 000000]
srcin_read                 (read                ) [ 000000]
xstart_pos_read            (read                ) [ 000000]
ystart_pos_read            (read                ) [ 000000]
id_read                    (read                ) [ 000000]
n_read                     (read                ) [ 000000]
mapchip_maxheight_read     (read                ) [ 000000]
trunc_ln1345_read          (read                ) [ 000000]
m_read                     (read                ) [ 000000]
b_read                     (read                ) [ 000000]
c_read                     (read                ) [ 000000]
a_read                     (read                ) [ 000000]
d_read                     (read                ) [ 000000]
mapchip_maxwidth_read      (read                ) [ 000000]
mapchip_draw_xsize_read    (read                ) [ 000000]
trunc_ln1345_c5            (alloca              ) [ 001111]
mapchip_draw_xsize_c4      (alloca              ) [ 001111]
dstout_c                   (alloca              ) [ 011111]
alpha_c                    (alloca              ) [ 011111]
dstin_c                    (alloca              ) [ 011111]
frame_size_c3              (alloca              ) [ 011111]
frame_size_c               (alloca              ) [ 011111]
srcin_c                    (alloca              ) [ 011111]
xstart_pos_c               (alloca              ) [ 011111]
ystart_pos_c               (alloca              ) [ 011111]
id_c                       (alloca              ) [ 011111]
n_c                        (alloca              ) [ 011111]
mapchip_maxheight_c        (alloca              ) [ 011111]
trunc_ln1345_c2            (alloca              ) [ 011111]
trunc_ln1345_c             (alloca              ) [ 011111]
m_c                        (alloca              ) [ 011111]
b_c                        (alloca              ) [ 011111]
c_c                        (alloca              ) [ 011111]
a_c                        (alloca              ) [ 011111]
d_c                        (alloca              ) [ 011111]
mapchip_maxwidth_c         (alloca              ) [ 011111]
mapchip_draw_xsize_c1      (alloca              ) [ 011111]
mapchip_draw_xsize_c       (alloca              ) [ 011111]
src_V                      (alloca              ) [ 001111]
dst_V                      (alloca              ) [ 001111]
call_ln0                   (call                ) [ 000000]
call_ln0                   (call                ) [ 000000]
call_ln0                   (call                ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
specdataflowpipeline_ln215 (specdataflowpipeline) [ 000000]
empty                      (specchannel         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
empty_50                   (specchannel         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
empty_51                   (specchannel         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
empty_52                   (specchannel         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
empty_53                   (specchannel         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
empty_54                   (specchannel         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
empty_55                   (specchannel         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
empty_56                   (specchannel         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
empty_57                   (specchannel         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
empty_58                   (specchannel         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
empty_59                   (specchannel         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
empty_60                   (specchannel         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
empty_61                   (specchannel         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
empty_62                   (specchannel         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
empty_63                   (specchannel         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
empty_64                   (specchannel         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
empty_65                   (specchannel         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
empty_66                   (specchannel         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
empty_67                   (specchannel         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
empty_68                   (specchannel         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
empty_69                   (specchannel         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
empty_70                   (specchannel         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
empty_71                   (specchannel         ) [ 000000]
specinterface_ln0          (specinterface       ) [ 000000]
call_ln0                   (call                ) [ 000000]
ret_ln0                    (ret                 ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mapchip_draw_xsize">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_draw_xsize"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mapchip_maxwidth">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_maxwidth"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="trunc_ln1345">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln1345"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mapchip_maxheight">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_maxheight"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="n">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="id">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="id"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ystart_pos">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ystart_pos"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="xstart_pos">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xstart_pos"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="srcin">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="src">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="frame_size">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dstin">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dst">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="alpha">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dstout">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstout"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_height_loop.entry6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_loop_proc"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstin_loop_proc"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstout_loop_proc"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_draw_xsize_c_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_draw_xsize_c1_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_maxwidth_c_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_c_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_c_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_c_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_c_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_c_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_OC_ln1345_c_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_OC_ln1345_c2_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_maxheight_c_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_c_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="id_c_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ystart_pos_c_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xstart_pos_c_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcin_c_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size_c_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size_c3_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstin_c_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha_c_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstout_c_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapchip_draw_xsize_c4_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_OC_ln1345_c5_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="trunc_ln1345_c5_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="trunc_ln1345_c5/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="mapchip_draw_xsize_c4_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mapchip_draw_xsize_c4/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="dstout_c_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dstout_c/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="alpha_c_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="alpha_c/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="dstin_c_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dstin_c/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="frame_size_c3_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_size_c3/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="frame_size_c_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_size_c/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="srcin_c_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="srcin_c/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="xstart_pos_c_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xstart_pos_c/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="ystart_pos_c_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ystart_pos_c/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="id_c_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="id_c/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="n_c_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n_c/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="mapchip_maxheight_c_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mapchip_maxheight_c/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="trunc_ln1345_c2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="trunc_ln1345_c2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="trunc_ln1345_c_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="trunc_ln1345_c/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="m_c_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_c/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="b_c_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_c/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="c_c_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_c/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="a_c_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_c/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="d_c_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_c/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="mapchip_maxwidth_c_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mapchip_maxwidth_c/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="mapchip_draw_xsize_c1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mapchip_draw_xsize_c1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="mapchip_draw_xsize_c_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mapchip_draw_xsize_c/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="src_V_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_V/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="dst_V_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_V/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="dstout_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dstout_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="alpha_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="dstin_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="0"/>
<pin id="255" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dstin_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="frame_size_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_size_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="srcin_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcin_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="xstart_pos_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xstart_pos_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="ystart_pos_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ystart_pos_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="id_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="id_read/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="n_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="mapchip_maxheight_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapchip_maxheight_read/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln1345_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln1345_read/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="m_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_read/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="b_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="20" slack="0"/>
<pin id="314" dir="0" index="1" bw="20" slack="0"/>
<pin id="315" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="c_read_read_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="20" slack="0"/>
<pin id="320" dir="0" index="1" bw="20" slack="0"/>
<pin id="321" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="a_read_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="20" slack="0"/>
<pin id="326" dir="0" index="1" bw="20" slack="0"/>
<pin id="327" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="d_read_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="20" slack="0"/>
<pin id="332" dir="0" index="1" bw="20" slack="0"/>
<pin id="333" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="mapchip_maxwidth_read_read_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapchip_maxwidth_read/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="mapchip_draw_xsize_read_read_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mapchip_draw_xsize_read/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_src_loop_proc_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="0" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="1"/>
<pin id="351" dir="0" index="2" bw="32" slack="1"/>
<pin id="352" dir="0" index="3" bw="20" slack="1"/>
<pin id="353" dir="0" index="4" bw="20" slack="1"/>
<pin id="354" dir="0" index="5" bw="20" slack="1"/>
<pin id="355" dir="0" index="6" bw="20" slack="1"/>
<pin id="356" dir="0" index="7" bw="32" slack="1"/>
<pin id="357" dir="0" index="8" bw="32" slack="1"/>
<pin id="358" dir="0" index="9" bw="32" slack="1"/>
<pin id="359" dir="0" index="10" bw="32" slack="1"/>
<pin id="360" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="361" dir="0" index="12" bw="32" slack="1"/>
<pin id="362" dir="0" index="13" bw="32" slack="1"/>
<pin id="363" dir="0" index="14" bw="32" slack="1"/>
<pin id="364" dir="0" index="15" bw="64" slack="1"/>
<pin id="365" dir="0" index="16" bw="32" slack="0"/>
<pin id="366" dir="0" index="17" bw="32" slack="1"/>
<pin id="367" dir="0" index="18" bw="32" slack="1"/>
<pin id="368" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_dstout_loop_proc_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="0" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="3"/>
<pin id="374" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="375" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="376" dir="0" index="4" bw="8" slack="3"/>
<pin id="377" dir="0" index="5" bw="32" slack="3"/>
<pin id="378" dir="0" index="6" bw="32" slack="3"/>
<pin id="379" dir="0" index="7" bw="64" slack="3"/>
<pin id="380" dir="0" index="8" bw="32" slack="0"/>
<pin id="381" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_dstin_loop_proc_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="0" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="1"/>
<pin id="387" dir="0" index="2" bw="32" slack="1"/>
<pin id="388" dir="0" index="3" bw="32" slack="1"/>
<pin id="389" dir="0" index="4" bw="64" slack="1"/>
<pin id="390" dir="0" index="5" bw="32" slack="0"/>
<pin id="391" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="392" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="call_ln0_dataflow_in_loop_height_loop_entry6_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="0" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="0" index="2" bw="32" slack="0"/>
<pin id="399" dir="0" index="3" bw="20" slack="0"/>
<pin id="400" dir="0" index="4" bw="20" slack="0"/>
<pin id="401" dir="0" index="5" bw="20" slack="0"/>
<pin id="402" dir="0" index="6" bw="20" slack="0"/>
<pin id="403" dir="0" index="7" bw="32" slack="0"/>
<pin id="404" dir="0" index="8" bw="32" slack="0"/>
<pin id="405" dir="0" index="9" bw="32" slack="0"/>
<pin id="406" dir="0" index="10" bw="32" slack="0"/>
<pin id="407" dir="0" index="11" bw="32" slack="0"/>
<pin id="408" dir="0" index="12" bw="32" slack="0"/>
<pin id="409" dir="0" index="13" bw="32" slack="0"/>
<pin id="410" dir="0" index="14" bw="64" slack="0"/>
<pin id="411" dir="0" index="15" bw="32" slack="0"/>
<pin id="412" dir="0" index="16" bw="64" slack="0"/>
<pin id="413" dir="0" index="17" bw="8" slack="0"/>
<pin id="414" dir="0" index="18" bw="64" slack="0"/>
<pin id="415" dir="0" index="19" bw="32" slack="0"/>
<pin id="416" dir="0" index="20" bw="32" slack="0"/>
<pin id="417" dir="0" index="21" bw="32" slack="0"/>
<pin id="418" dir="0" index="22" bw="20" slack="0"/>
<pin id="419" dir="0" index="23" bw="20" slack="0"/>
<pin id="420" dir="0" index="24" bw="20" slack="0"/>
<pin id="421" dir="0" index="25" bw="20" slack="0"/>
<pin id="422" dir="0" index="26" bw="32" slack="0"/>
<pin id="423" dir="0" index="27" bw="32" slack="0"/>
<pin id="424" dir="0" index="28" bw="32" slack="0"/>
<pin id="425" dir="0" index="29" bw="32" slack="0"/>
<pin id="426" dir="0" index="30" bw="32" slack="0"/>
<pin id="427" dir="0" index="31" bw="32" slack="0"/>
<pin id="428" dir="0" index="32" bw="32" slack="0"/>
<pin id="429" dir="0" index="33" bw="32" slack="0"/>
<pin id="430" dir="0" index="34" bw="64" slack="0"/>
<pin id="431" dir="0" index="35" bw="32" slack="0"/>
<pin id="432" dir="0" index="36" bw="32" slack="0"/>
<pin id="433" dir="0" index="37" bw="64" slack="0"/>
<pin id="434" dir="0" index="38" bw="8" slack="0"/>
<pin id="435" dir="0" index="39" bw="64" slack="0"/>
<pin id="436" dir="1" index="40" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="456" class="1005" name="trunc_ln1345_c5_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1345_c5 "/>
</bind>
</comp>

<comp id="462" class="1005" name="mapchip_draw_xsize_c4_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mapchip_draw_xsize_c4 "/>
</bind>
</comp>

<comp id="468" class="1005" name="dstout_c_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="0"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="dstout_c "/>
</bind>
</comp>

<comp id="474" class="1005" name="alpha_c_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="alpha_c "/>
</bind>
</comp>

<comp id="480" class="1005" name="dstin_c_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="dstin_c "/>
</bind>
</comp>

<comp id="486" class="1005" name="frame_size_c3_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="frame_size_c3 "/>
</bind>
</comp>

<comp id="492" class="1005" name="frame_size_c_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="frame_size_c "/>
</bind>
</comp>

<comp id="498" class="1005" name="srcin_c_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="0"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="srcin_c "/>
</bind>
</comp>

<comp id="504" class="1005" name="xstart_pos_c_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="xstart_pos_c "/>
</bind>
</comp>

<comp id="510" class="1005" name="ystart_pos_c_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ystart_pos_c "/>
</bind>
</comp>

<comp id="516" class="1005" name="id_c_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="id_c "/>
</bind>
</comp>

<comp id="522" class="1005" name="n_c_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="n_c "/>
</bind>
</comp>

<comp id="528" class="1005" name="mapchip_maxheight_c_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mapchip_maxheight_c "/>
</bind>
</comp>

<comp id="534" class="1005" name="trunc_ln1345_c2_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="trunc_ln1345_c2 "/>
</bind>
</comp>

<comp id="540" class="1005" name="trunc_ln1345_c_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="trunc_ln1345_c "/>
</bind>
</comp>

<comp id="546" class="1005" name="m_c_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="m_c "/>
</bind>
</comp>

<comp id="552" class="1005" name="b_c_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="20" slack="0"/>
<pin id="554" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="b_c "/>
</bind>
</comp>

<comp id="558" class="1005" name="c_c_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="20" slack="0"/>
<pin id="560" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="c_c "/>
</bind>
</comp>

<comp id="564" class="1005" name="a_c_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="20" slack="0"/>
<pin id="566" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="a_c "/>
</bind>
</comp>

<comp id="570" class="1005" name="d_c_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="20" slack="0"/>
<pin id="572" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="d_c "/>
</bind>
</comp>

<comp id="576" class="1005" name="mapchip_maxwidth_c_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mapchip_maxwidth_c "/>
</bind>
</comp>

<comp id="582" class="1005" name="mapchip_draw_xsize_c1_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mapchip_draw_xsize_c1 "/>
</bind>
</comp>

<comp id="588" class="1005" name="mapchip_draw_xsize_c_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mapchip_draw_xsize_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="48" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="48" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="48" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="48" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="48" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="48" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="48" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="48" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="48" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="48" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="48" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="48" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="48" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="48" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="48" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="48" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="40" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="32" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="44" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="30" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="26" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="44" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="24" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="22" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="44" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="20" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="44" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="18" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="44" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="16" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="44" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="14" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="44" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="12" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="46" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="10" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="46" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="8" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="46" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="6" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="46" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="4" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="44" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="2" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="44" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="0" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="369"><net_src comp="52" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="370"><net_src comp="28" pin="0"/><net_sink comp="348" pin=16"/></net>

<net id="382"><net_src comp="56" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="383"><net_src comp="34" pin="0"/><net_sink comp="371" pin=8"/></net>

<net id="393"><net_src comp="54" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="34" pin="0"/><net_sink comp="384" pin=5"/></net>

<net id="437"><net_src comp="50" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="438"><net_src comp="342" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="439"><net_src comp="336" pin="2"/><net_sink comp="395" pin=2"/></net>

<net id="440"><net_src comp="330" pin="2"/><net_sink comp="395" pin=3"/></net>

<net id="441"><net_src comp="324" pin="2"/><net_sink comp="395" pin=4"/></net>

<net id="442"><net_src comp="318" pin="2"/><net_sink comp="395" pin=5"/></net>

<net id="443"><net_src comp="312" pin="2"/><net_sink comp="395" pin=6"/></net>

<net id="444"><net_src comp="306" pin="2"/><net_sink comp="395" pin=7"/></net>

<net id="445"><net_src comp="300" pin="2"/><net_sink comp="395" pin=8"/></net>

<net id="446"><net_src comp="294" pin="2"/><net_sink comp="395" pin=9"/></net>

<net id="447"><net_src comp="288" pin="2"/><net_sink comp="395" pin=10"/></net>

<net id="448"><net_src comp="282" pin="2"/><net_sink comp="395" pin=11"/></net>

<net id="449"><net_src comp="276" pin="2"/><net_sink comp="395" pin=12"/></net>

<net id="450"><net_src comp="270" pin="2"/><net_sink comp="395" pin=13"/></net>

<net id="451"><net_src comp="264" pin="2"/><net_sink comp="395" pin=14"/></net>

<net id="452"><net_src comp="258" pin="2"/><net_sink comp="395" pin=15"/></net>

<net id="453"><net_src comp="252" pin="2"/><net_sink comp="395" pin=16"/></net>

<net id="454"><net_src comp="246" pin="2"/><net_sink comp="395" pin=17"/></net>

<net id="455"><net_src comp="240" pin="2"/><net_sink comp="395" pin=18"/></net>

<net id="459"><net_src comp="140" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="348" pin=18"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="371" pin=5"/></net>

<net id="465"><net_src comp="144" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="348" pin=17"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="471"><net_src comp="148" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="395" pin=39"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="371" pin=7"/></net>

<net id="477"><net_src comp="152" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="395" pin=38"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="371" pin=4"/></net>

<net id="483"><net_src comp="156" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="395" pin=37"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="384" pin=4"/></net>

<net id="489"><net_src comp="160" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="395" pin=36"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="371" pin=6"/></net>

<net id="495"><net_src comp="164" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="395" pin=35"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="384" pin=3"/></net>

<net id="501"><net_src comp="168" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="395" pin=34"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="348" pin=15"/></net>

<net id="507"><net_src comp="172" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="395" pin=33"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="348" pin=14"/></net>

<net id="513"><net_src comp="176" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="395" pin=32"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="348" pin=13"/></net>

<net id="519"><net_src comp="180" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="395" pin=31"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="348" pin=12"/></net>

<net id="525"><net_src comp="184" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="395" pin=30"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="348" pin=10"/></net>

<net id="531"><net_src comp="188" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="395" pin=29"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="348" pin=9"/></net>

<net id="537"><net_src comp="192" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="395" pin=28"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="543"><net_src comp="196" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="395" pin=27"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="348" pin=8"/></net>

<net id="549"><net_src comp="200" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="395" pin=26"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="348" pin=7"/></net>

<net id="555"><net_src comp="204" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="395" pin=25"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="348" pin=6"/></net>

<net id="561"><net_src comp="208" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="395" pin=24"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="348" pin=5"/></net>

<net id="567"><net_src comp="212" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="395" pin=23"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="348" pin=4"/></net>

<net id="573"><net_src comp="216" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="395" pin=22"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="348" pin=3"/></net>

<net id="579"><net_src comp="220" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="395" pin=21"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="585"><net_src comp="224" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="395" pin=20"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="591"><net_src comp="228" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="395" pin=19"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="348" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: src | {}
	Port: dst | {4 5 }
 - Input state : 
	Port: dataflow_in_loop_height_loop : mapchip_draw_xsize | {1 }
	Port: dataflow_in_loop_height_loop : mapchip_maxwidth | {1 }
	Port: dataflow_in_loop_height_loop : d | {1 }
	Port: dataflow_in_loop_height_loop : a | {1 }
	Port: dataflow_in_loop_height_loop : c | {1 }
	Port: dataflow_in_loop_height_loop : b | {1 }
	Port: dataflow_in_loop_height_loop : m | {1 }
	Port: dataflow_in_loop_height_loop : trunc_ln1345 | {1 }
	Port: dataflow_in_loop_height_loop : mapchip_maxheight | {1 }
	Port: dataflow_in_loop_height_loop : n | {1 }
	Port: dataflow_in_loop_height_loop : id | {1 }
	Port: dataflow_in_loop_height_loop : ystart_pos | {1 }
	Port: dataflow_in_loop_height_loop : xstart_pos | {1 }
	Port: dataflow_in_loop_height_loop : srcin | {1 }
	Port: dataflow_in_loop_height_loop : src | {2 3 }
	Port: dataflow_in_loop_height_loop : frame_size | {1 }
	Port: dataflow_in_loop_height_loop : dstin | {1 }
	Port: dataflow_in_loop_height_loop : dst | {2 3 }
	Port: dataflow_in_loop_height_loop : alpha | {1 }
	Port: dataflow_in_loop_height_loop : dstout | {1 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |               grp_src_loop_proc_fu_348              |    0    |  33.348 |   7206  |   3733  |
|   call   |             grp_dstout_loop_proc_fu_371             |    12   | 32.1179 |   1149  |   495   |
|          |              grp_dstin_loop_proc_fu_384             |    0    |  4.764  |   632   |   205   |
|          | call_ln0_dataflow_in_loop_height_loop_entry6_fu_395 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |               dstout_read_read_fu_240               |    0    |    0    |    0    |    0    |
|          |                alpha_read_read_fu_246               |    0    |    0    |    0    |    0    |
|          |                dstin_read_read_fu_252               |    0    |    0    |    0    |    0    |
|          |             frame_size_read_read_fu_258             |    0    |    0    |    0    |    0    |
|          |                srcin_read_read_fu_264               |    0    |    0    |    0    |    0    |
|          |             xstart_pos_read_read_fu_270             |    0    |    0    |    0    |    0    |
|          |             ystart_pos_read_read_fu_276             |    0    |    0    |    0    |    0    |
|          |                 id_read_read_fu_282                 |    0    |    0    |    0    |    0    |
|   read   |                  n_read_read_fu_288                 |    0    |    0    |    0    |    0    |
|          |          mapchip_maxheight_read_read_fu_294         |    0    |    0    |    0    |    0    |
|          |            trunc_ln1345_read_read_fu_300            |    0    |    0    |    0    |    0    |
|          |                  m_read_read_fu_306                 |    0    |    0    |    0    |    0    |
|          |                  b_read_read_fu_312                 |    0    |    0    |    0    |    0    |
|          |                  c_read_read_fu_318                 |    0    |    0    |    0    |    0    |
|          |                  a_read_read_fu_324                 |    0    |    0    |    0    |    0    |
|          |                  d_read_read_fu_330                 |    0    |    0    |    0    |    0    |
|          |          mapchip_maxwidth_read_read_fu_336          |    0    |    0    |    0    |    0    |
|          |         mapchip_draw_xsize_read_read_fu_342         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                     |    12   | 70.2299 |   8987  |   4433  |
|----------|-----------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|dst_V|    3   |    0   |    0   |
|src_V|    4   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    7   |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         a_c_reg_564         |   20   |
|       alpha_c_reg_474       |    8   |
|         b_c_reg_552         |   20   |
|         c_c_reg_558         |   20   |
|         d_c_reg_570         |   20   |
|       dstin_c_reg_480       |   64   |
|       dstout_c_reg_468      |   64   |
|    frame_size_c3_reg_486    |   32   |
|     frame_size_c_reg_492    |   32   |
|         id_c_reg_516        |   32   |
|         m_c_reg_546         |   32   |
|mapchip_draw_xsize_c1_reg_582|   32   |
|mapchip_draw_xsize_c4_reg_462|   32   |
| mapchip_draw_xsize_c_reg_588|   32   |
| mapchip_maxheight_c_reg_528 |   32   |
|  mapchip_maxwidth_c_reg_576 |   32   |
|         n_c_reg_522         |   32   |
|       srcin_c_reg_498       |   64   |
|   trunc_ln1345_c2_reg_534   |   32   |
|   trunc_ln1345_c5_reg_456   |   32   |
|    trunc_ln1345_c_reg_540   |   32   |
|     xstart_pos_c_reg_504    |   32   |
|     ystart_pos_c_reg_510    |   32   |
+-----------------------------+--------+
|            Total            |   760  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |   70   |  8987  |  4433  |
|   Memory  |    7   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   760  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    7   |   12   |   70   |  9747  |  4433  |
+-----------+--------+--------+--------+--------+--------+
