// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Rx_Filter.v
// Created: 2026-02-04 22:38:44
// 
// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Rx_Filter
// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Rx Filter
// Hierarchy Level: 1
// Model version: 9.2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Rx_Filter
          (clk,
           reset,
           enb_1_8_0,
           dataIn_re,
           dataIn_im,
           validIn,
           startIn,
           dataOut_re,
           dataOut_im,
           validOut,
           startOut);


  input   clk;
  input   reset;
  input   enb_1_8_0;
  input   signed [15:0] dataIn_re;  // sfix16_En12
  input   signed [15:0] dataIn_im;  // sfix16_En12
  input   validIn;
  input   startIn;
  output  signed [15:0] dataOut_re;  // sfix16_En12
  output  signed [15:0] dataOut_im;  // sfix16_En12
  output  validOut;
  output  startOut;


  wire signed [15:0] Discrete_FIR_Filter_out1_re;  // sfix16_En11
  wire signed [15:0] Discrete_FIR_Filter_out1_im;  // sfix16_En11
  wire Discrete_FIR_Filter_out2;
  reg  [32:0] Delay_reg;  // ufix1 [33]
  wire Delay_out1;


  Discrete_FIR_Filter u_Discrete_FIR_Filter (.clk(clk),
                                             .reset(reset),
                                             .enb_1_8_0(enb_1_8_0),
                                             .dataIn_re(dataIn_re),  // sfix16_En12
                                             .dataIn_im(dataIn_im),  // sfix16_En12
                                             .validIn(validIn),
                                             .syncReset(startIn),
                                             .dataOut_re(Discrete_FIR_Filter_out1_re),  // sfix16_En11
                                             .dataOut_im(Discrete_FIR_Filter_out1_im),  // sfix16_En11
                                             .validOut(Discrete_FIR_Filter_out2)
                                             );

  DTConverter_block u_DTConverter (.dataIn1_re(dataIn_re),  // sfix16_En12
                                   .dataIn1_im(dataIn_im),  // sfix16_En12
                                   .dataIn2_re(Discrete_FIR_Filter_out1_re),  // sfix16_En11
                                   .dataIn2_im(Discrete_FIR_Filter_out1_im),  // sfix16_En11
                                   .dataOut_re(dataOut_re),  // sfix16_En12
                                   .dataOut_im(dataOut_im)  // sfix16_En12
                                   );

  assign validOut = Discrete_FIR_Filter_out2;

  always @(posedge clk or posedge reset)
    begin : Delay_process
      if (reset == 1'b1) begin
        Delay_reg <= {33{1'b0}};
      end
      else begin
        if (enb_1_8_0) begin
          Delay_reg[0] <= startIn;
          Delay_reg[32'sd32:32'sd1] <= Delay_reg[32'sd31:32'sd0];
        end
      end
    end

  assign Delay_out1 = Delay_reg[32];

  assign startOut = Delay_out1;

endmodule  // Rx_Filter

