// Seed: 957473869
module module_1 (
    access,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_0,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  static logic [-1 : 1] id_21;
  ;
  assign module_1.id_8 = 0;
  wire id_22;
  ;
  assign id_13 = id_13;
endmodule
module module_1 #(
    parameter id_8 = 32'd26,
    parameter id_9 = 32'd40
) (
    output wor id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    input tri id_4,
    input wand id_5,
    output wire id_6,
    output uwire id_7,
    input uwire _id_8,
    input uwire _id_9,
    input supply0 id_10,
    input tri id_11,
    input tri id_12,
    input supply1 id_13,
    output wire id_14,
    output wire id_15
);
  wire [id_9 : id_8] id_17 = id_1;
  xnor primCall (id_14, id_11, id_12, id_17, id_4, id_1, id_2);
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
