-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity chan_est_top_chan_est_top_Pipeline_zoh_fill is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    w_im_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    w_im_3_ce0 : OUT STD_LOGIC;
    w_im_3_we0 : OUT STD_LOGIC;
    w_im_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    w_im_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    w_im_2_ce0 : OUT STD_LOGIC;
    w_im_2_we0 : OUT STD_LOGIC;
    w_im_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    w_im_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    w_im_1_ce0 : OUT STD_LOGIC;
    w_im_1_we0 : OUT STD_LOGIC;
    w_im_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    w_im_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    w_im_ce0 : OUT STD_LOGIC;
    w_im_we0 : OUT STD_LOGIC;
    w_im_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    w_re_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    w_re_3_ce0 : OUT STD_LOGIC;
    w_re_3_we0 : OUT STD_LOGIC;
    w_re_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    w_re_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    w_re_2_ce0 : OUT STD_LOGIC;
    w_re_2_we0 : OUT STD_LOGIC;
    w_re_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    w_re_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    w_re_1_ce0 : OUT STD_LOGIC;
    w_re_1_we0 : OUT STD_LOGIC;
    w_re_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    w_re_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    w_re_ce0 : OUT STD_LOGIC;
    w_re_we0 : OUT STD_LOGIC;
    w_re_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    pilot_h_re_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    pilot_h_re_ce0 : OUT STD_LOGIC;
    pilot_h_re_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    pilot_h_im_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    pilot_h_im_ce0 : OUT STD_LOGIC;
    pilot_h_im_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    pilot_h_re_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    pilot_h_re_1_ce0 : OUT STD_LOGIC;
    pilot_h_re_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    pilot_h_im_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    pilot_h_im_1_ce0 : OUT STD_LOGIC;
    pilot_h_im_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of chan_est_top_chan_est_top_Pipeline_zoh_fill is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln266_fu_231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal PILOT_FOR_K_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal PILOT_FOR_K_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln266_fu_243_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln266_reg_271 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln266_reg_271_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln266_reg_271_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln266_reg_271_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal m_reg_288 : STD_LOGIC_VECTOR (7 downto 0);
    signal pilot_h_re_load_reg_313 : STD_LOGIC_VECTOR (15 downto 0);
    signal pilot_h_re_1_load_reg_319 : STD_LOGIC_VECTOR (15 downto 0);
    signal pilot_h_im_load_reg_325 : STD_LOGIC_VECTOR (15 downto 0);
    signal pilot_h_im_1_load_reg_331 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal idxprom79_fu_253_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_fu_50 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal add_ln266_fu_237_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_k_1 : STD_LOGIC_VECTOR (10 downto 0);
    signal PILOT_FOR_K_ce0_local : STD_LOGIC;
    signal pilot_h_re_ce0_local : STD_LOGIC;
    signal pilot_h_re_1_ce0_local : STD_LOGIC;
    signal pilot_h_im_ce0_local : STD_LOGIC;
    signal pilot_h_im_1_ce0_local : STD_LOGIC;
    signal w_re_we0_local : STD_LOGIC;
    signal w_re_ce0_local : STD_LOGIC;
    signal w_re_1_we0_local : STD_LOGIC;
    signal w_re_1_ce0_local : STD_LOGIC;
    signal w_re_2_we0_local : STD_LOGIC;
    signal w_re_2_ce0_local : STD_LOGIC;
    signal w_re_3_we0_local : STD_LOGIC;
    signal w_re_3_ce0_local : STD_LOGIC;
    signal w_im_we0_local : STD_LOGIC;
    signal w_im_ce0_local : STD_LOGIC;
    signal w_im_1_we0_local : STD_LOGIC;
    signal w_im_1_ce0_local : STD_LOGIC;
    signal w_im_2_we0_local : STD_LOGIC;
    signal w_im_2_ce0_local : STD_LOGIC;
    signal w_im_3_we0_local : STD_LOGIC;
    signal w_im_3_ce0_local : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component chan_est_top_chan_est_top_Pipeline_zoh_fill_PILOT_FOR_K_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component chan_est_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    PILOT_FOR_K_U : component chan_est_top_chan_est_top_Pipeline_zoh_fill_PILOT_FOR_K_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => PILOT_FOR_K_address0,
        ce0 => PILOT_FOR_K_ce0_local,
        q0 => PILOT_FOR_K_q0);

    flow_control_loop_pipe_sequential_init_U : component chan_est_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    k_fu_50_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln266_fu_231_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    k_fu_50 <= add_ln266_fu_237_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    k_fu_50 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                m_reg_288 <= PILOT_FOR_K_q0;
                    zext_ln266_reg_271(10 downto 0) <= zext_ln266_fu_243_p1(10 downto 0);
                    zext_ln266_reg_271_pp0_iter1_reg(10 downto 0) <= zext_ln266_reg_271(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                pilot_h_im_1_load_reg_331 <= pilot_h_im_1_q0;
                pilot_h_im_load_reg_325 <= pilot_h_im_q0;
                pilot_h_re_1_load_reg_319 <= pilot_h_re_1_q0;
                pilot_h_re_load_reg_313 <= pilot_h_re_q0;
                    zext_ln266_reg_271_pp0_iter2_reg(10 downto 0) <= zext_ln266_reg_271_pp0_iter1_reg(10 downto 0);
                    zext_ln266_reg_271_pp0_iter3_reg(10 downto 0) <= zext_ln266_reg_271_pp0_iter2_reg(10 downto 0);
            end if;
        end if;
    end process;
    zext_ln266_reg_271(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    zext_ln266_reg_271_pp0_iter1_reg(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    zext_ln266_reg_271_pp0_iter2_reg(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    zext_ln266_reg_271_pp0_iter3_reg(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    PILOT_FOR_K_address0 <= zext_ln266_fu_243_p1(10 - 1 downto 0);

    PILOT_FOR_K_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            PILOT_FOR_K_ce0_local <= ap_const_logic_1;
        else 
            PILOT_FOR_K_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln266_fu_237_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_k_1) + unsigned(ap_const_lv11_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln266_fu_231_p2)
    begin
        if (((icmp_ln266_fu_231_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_k_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, k_fu_50, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_k_1 <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_k_1 <= k_fu_50;
        end if; 
    end process;

    icmp_ln266_fu_231_p2 <= "1" when (ap_sig_allocacmp_k_1 = ap_const_lv11_400) else "0";
    idxprom79_fu_253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_reg_288),64));
    pilot_h_im_1_address0 <= idxprom79_fu_253_p1(8 - 1 downto 0);
    pilot_h_im_1_ce0 <= pilot_h_im_1_ce0_local;

    pilot_h_im_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pilot_h_im_1_ce0_local <= ap_const_logic_1;
        else 
            pilot_h_im_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pilot_h_im_address0 <= idxprom79_fu_253_p1(8 - 1 downto 0);
    pilot_h_im_ce0 <= pilot_h_im_ce0_local;

    pilot_h_im_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pilot_h_im_ce0_local <= ap_const_logic_1;
        else 
            pilot_h_im_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pilot_h_re_1_address0 <= idxprom79_fu_253_p1(8 - 1 downto 0);
    pilot_h_re_1_ce0 <= pilot_h_re_1_ce0_local;

    pilot_h_re_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pilot_h_re_1_ce0_local <= ap_const_logic_1;
        else 
            pilot_h_re_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    pilot_h_re_address0 <= idxprom79_fu_253_p1(8 - 1 downto 0);
    pilot_h_re_ce0 <= pilot_h_re_ce0_local;

    pilot_h_re_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pilot_h_re_ce0_local <= ap_const_logic_1;
        else 
            pilot_h_re_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_im_1_address0 <= zext_ln266_reg_271_pp0_iter3_reg(10 - 1 downto 0);
    w_im_1_ce0 <= w_im_1_ce0_local;

    w_im_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            w_im_1_ce0_local <= ap_const_logic_1;
        else 
            w_im_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_im_1_d0 <= pilot_h_im_1_load_reg_331;
    w_im_1_we0 <= w_im_1_we0_local;

    w_im_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            w_im_1_we0_local <= ap_const_logic_1;
        else 
            w_im_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_im_2_address0 <= zext_ln266_reg_271_pp0_iter3_reg(10 - 1 downto 0);
    w_im_2_ce0 <= w_im_2_ce0_local;

    w_im_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            w_im_2_ce0_local <= ap_const_logic_1;
        else 
            w_im_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_im_2_d0 <= pilot_h_im_load_reg_325;
    w_im_2_we0 <= w_im_2_we0_local;

    w_im_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            w_im_2_we0_local <= ap_const_logic_1;
        else 
            w_im_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_im_3_address0 <= zext_ln266_reg_271_pp0_iter3_reg(10 - 1 downto 0);
    w_im_3_ce0 <= w_im_3_ce0_local;

    w_im_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            w_im_3_ce0_local <= ap_const_logic_1;
        else 
            w_im_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_im_3_d0 <= pilot_h_im_1_load_reg_331;
    w_im_3_we0 <= w_im_3_we0_local;

    w_im_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            w_im_3_we0_local <= ap_const_logic_1;
        else 
            w_im_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_im_address0 <= zext_ln266_reg_271_pp0_iter3_reg(10 - 1 downto 0);
    w_im_ce0 <= w_im_ce0_local;

    w_im_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            w_im_ce0_local <= ap_const_logic_1;
        else 
            w_im_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_im_d0 <= pilot_h_im_load_reg_325;
    w_im_we0 <= w_im_we0_local;

    w_im_we0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            w_im_we0_local <= ap_const_logic_1;
        else 
            w_im_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_re_1_address0 <= zext_ln266_reg_271_pp0_iter3_reg(10 - 1 downto 0);
    w_re_1_ce0 <= w_re_1_ce0_local;

    w_re_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            w_re_1_ce0_local <= ap_const_logic_1;
        else 
            w_re_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_re_1_d0 <= pilot_h_re_1_load_reg_319;
    w_re_1_we0 <= w_re_1_we0_local;

    w_re_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            w_re_1_we0_local <= ap_const_logic_1;
        else 
            w_re_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_re_2_address0 <= zext_ln266_reg_271_pp0_iter3_reg(10 - 1 downto 0);
    w_re_2_ce0 <= w_re_2_ce0_local;

    w_re_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            w_re_2_ce0_local <= ap_const_logic_1;
        else 
            w_re_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_re_2_d0 <= pilot_h_re_load_reg_313;
    w_re_2_we0 <= w_re_2_we0_local;

    w_re_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            w_re_2_we0_local <= ap_const_logic_1;
        else 
            w_re_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_re_3_address0 <= zext_ln266_reg_271_pp0_iter3_reg(10 - 1 downto 0);
    w_re_3_ce0 <= w_re_3_ce0_local;

    w_re_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            w_re_3_ce0_local <= ap_const_logic_1;
        else 
            w_re_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_re_3_d0 <= pilot_h_re_1_load_reg_319;
    w_re_3_we0 <= w_re_3_we0_local;

    w_re_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            w_re_3_we0_local <= ap_const_logic_1;
        else 
            w_re_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_re_address0 <= zext_ln266_reg_271_pp0_iter3_reg(10 - 1 downto 0);
    w_re_ce0 <= w_re_ce0_local;

    w_re_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            w_re_ce0_local <= ap_const_logic_1;
        else 
            w_re_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_re_d0 <= pilot_h_re_load_reg_313;
    w_re_we0 <= w_re_we0_local;

    w_re_we0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            w_re_we0_local <= ap_const_logic_1;
        else 
            w_re_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln266_fu_243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_k_1),64));
end behav;
