#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar 20 14:41:28 2024
# Process ID: 5275
# Current directory: /home/ICer/xilinx_prj/latch
# Command line: vivado
# Log file: /home/ICer/xilinx_prj/latch/vivado.log
# Journal file: /home/ICer/xilinx_prj/latch/vivado.jou
#-----------------------------------------------------------
start_gui
create_project latch . -part xc7k70tfbv676-1
set_property compxlib.vcs_compiled_library_dir /home/ICer/xilinx_vcs_lib [current_project]
file mkdir /home/ICer/xilinx_prj/latch/latch.srcs/sources_1/new
close [ open /home/ICer/xilinx_prj/latch/latch.srcs/sources_1/new/mem.v w ]
add_files /home/ICer/xilinx_prj/latch/latch.srcs/sources_1/new/mem.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/ICer/xilinx_prj/latch/latch.srcs/sources_1/new/mem.v] -no_script -reset -force -quiet
remove_files  /home/ICer/xilinx_prj/latch/latch.srcs/sources_1/new/mem.v
file delete -force /home/ICer/xilinx_prj/latch/latch.srcs/sources_1/new/mem.v
close [ open /home/ICer/xilinx_prj/latch/latch.srcs/sources_1/new/ram_model.v w ]
add_files /home/ICer/xilinx_prj/latch/latch.srcs/sources_1/new/ram_model.v
close [ open /home/ICer/xilinx_prj/latch/latch.srcs/sources_1/new/tb_latch.sv w ]
add_files /home/ICer/xilinx_prj/latch/latch.srcs/sources_1/new/tb_latch.sv
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_latch [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
launch_simulation
source tb_latch.tcl
run all
relaunch_sim
run all
relaunch_sim
update_compile_order -fileset sources_1
current_wave_config {Untitled 1}
add_wave {{/tb_latch/u_dut/mem}} 
current_wave_config {Untitled 1}
add_wave {{/tb_latch/u_dut/mem[0]}} {{/tb_latch/u_dut/mem[1]}} {{/tb_latch/u_dut/mem[2]}} {{/tb_latch/u_dut/mem[3]}} {{/tb_latch/u_dut/mem[4]}} {{/tb_latch/u_dut/mem[5]}} {{/tb_latch/u_dut/mem[6]}} {{/tb_latch/u_dut/mem[7]}} {{/tb_latch/u_dut/mem[8]}} 
relaunch_sim
run all
export_ip_user_files -no_script -force
export_simulation  -lib_map_path "/home/ICer/xilinx_vcs_lib" -absolute_path -export_source_files -force -directory "/home/ICer/xilinx_prj/latch" -simulator vcs
close_sim
