module ClockDivider(clk, clk_vga, clk_cpu, clk_2cpu)
;
  input clk;
  output clk_vga;
  output clk_cpu;
  output clk_2cpu;
endmodule