m255
K4
z2
Z0 !s12c _opt9
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
Z2 !s12c _opt8
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
R2
R1
Z3 !s12c _opt7
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
R3
R1
!s12c _opt6
R1
!s12c _opt5
R1
!s12c _opt4
R1
Z4 !s12c _opt3
R1
R4
R1
R4
R1
R4
R1
Z5 !s12c _opt
R1
R5
R1
R5
R1
!s12c _opt2
R1
Z6 !s12c _opt1
R1
R6
R1
R6
R1
R6
R1
R6
R1
R6
R1
R6
R1
R6
R1
R6
R1
R6
R1
R6
R1
R6
R1
R6
R1
R6
R1
R6
R1
R6
R1
R6
R1
R6
R1
R6
R1
R5
R1
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/user/Desktop/RAL/tb/sim
T_opt9
!s11d _with_two_seqr/tb/sim/work C:/Users/user/Desktop/ral_testing/RAL_test 1 _with_two_seqr/tb/sim/work 1 C:/Users/user/Desktop/ral_testing/RAL_test 
!s11d _with_two_seqr/tb/sim/work 1 1 sfr_if 1 C:/Users/user/Desktop/ral_testing/RAL_test 
!s11d _with_two_seqr/tb/sim/work pkg 1 C:/Users/user/Desktop/ral_testing/RAL_test 1 pkg 
!s11d uvm_pkg C:/questasim64_2024.1/uvm-1.1d 1 sfr_if 1 C:/Users/user/Desktop/ral_testing/RAL_test 
!s110 1726039436
VZ8gd9Xj]A>0?DHQPG92_n0
04 6 4 work tb_top fast 0
=1-54e1add9d388-66e1458b-5c-38c0
R1
!s12f OEM100
!s12b OEM100
!s124 OEM100
o-quiet -auto_acc_if_foreign -work work +acc
Z7 tCvgOpt 0
n@_opt9
OL;O;2024.1;79
vdesign_sfr
Z8 2..\test\package.sv|..\top\top.sv
Z9 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z10 DXx6 mtiUvm 7 uvm_pkg 0 22 MiVhEBb9cnBN5^J=<XBKI2
Z11 DXx4 work 3 pkg 0 22 59S7B6@FWz_deB<kO`Neh1
Z12 DXx4 work 11 top_sv_unit 0 22 c@h327TQ>DZkc4mDD@IS71
Z13 !s110 1726039432
Z14 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 l5nMXjbZl]P0a4@oXB38S2
ISGhZRj3W`3NgzBedT98ci0
Z15 !s105 top_sv_unit
S1
Z16 dC:/Users/user/Desktop/ral_testing/RAL_test _with_two_seqr/tb/sim
Z17 w1725955613
8..\rtl/design.sv
Z18 F..\rtl/design.sv
!i122 231
L0 2 62
Z19 OL;L;2024.1;79
31
Z20 !s108 1726039432.000000
Z21 !s107 ..\rtl/design.sv|..\test/base_test.sv|..\rtl/interface.sv|..\test/package.sv|..\env/base_seq.sv|..\env/env.sv|..\env/agent.sv|..\env/moniter.sv|..\env/driver.sv|..\env/sequencer.sv|..\reg_lib/reg2axi_adapter.sv|..\reg_lib/reg_pkg.sv|..\env/seq_item.sv|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|C:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|..\top\top.sv|..\test\package.sv|
Z22 !s90 ..\test\package.sv|+incdir+..\env|+incdir+..\reg_lib|+incdir+..\test|+incdir+..\rtl|+incdir+..\TOP|..\top\top.sv|
!i113 0
Z23 o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z24 !s92 {+incdir+..\env} {+incdir+..\reg_lib} {+incdir+..\test} {+incdir+..\rtl} {+incdir+..\TOP} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R7
Xpkg
!i114 1
R8
!s115 sfr_if
R9
R10
R13
!i10b 1
!s100 M=F=FCDOC70Q2YkTi[KfG1
I59S7B6@FWz_deB<kO`Neh1
S1
R16
w1726039382
Z25 F..\test/package.sv
Z26 FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
FC:/questasim64_2024.1/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
F..\env/seq_item.sv
F..\reg_lib/reg_pkg.sv
F..\reg_lib/reg2axi_adapter.sv
F..\env/sequencer.sv
F..\env/driver.sv
F..\env/moniter.sv
F..\env/agent.sv
F..\env/env.sv
F..\env/base_seq.sv
!i122 231
Z27 L0 1 0
V59S7B6@FWz_deB<kO`Neh1
R19
r1
!s85 0
31
R20
R21
R22
!i113 0
R23
R24
R7
Ysfr_if
R8
R9
R10
R11
R12
R13
R14
r1
!s85 0
!i10b 1
!s100 8AZd^9jl7QUk?dOAXzmOX0
I_SGe0SEcV4>EncXd4COfE0
R15
S1
R16
w1725340925
8..\rtl/interface.sv
Z28 F..\rtl/interface.sv
!i122 231
R27
R19
31
R20
R21
R22
!i113 0
R23
R24
R7
vtb_top
R8
R9
R10
R11
R12
R13
R14
r1
!s85 0
!i10b 1
!s100 i7oGmc1C<NoKOC0OTU;WB3
IR_A0`?DJ^XDC5RTG>f6;R3
R15
S1
R16
w1725811784
Z29 8..\top\top.sv
Z30 F..\top\top.sv
!i122 231
L0 11 37
R19
31
R20
R21
R22
!i113 0
R23
R24
R7
Xtop_sv_unit
!i114 1
R8
R9
R10
R11
R13
Vc@h327TQ>DZkc4mDD@IS71
r1
!s85 0
!i10b 1
!s100 63NJ2?^:KJbdbd<CZ4_:]0
Ic@h327TQ>DZkc4mDD@IS71
!i103 1
S1
R16
R17
R29
R30
R25
R28
F..\test/base_test.sv
R26
R18
!i122 231
L0 5 0
R19
31
R20
R21
R22
!i113 0
R23
R24
R7
