<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3149" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3149{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_3149{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3149{left:808px;bottom:1141px;letter-spacing:-0.16px;}
#t4_3149{left:96px;bottom:1088px;}
#t5_3149{left:122px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t6_3149{left:122px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_3149{left:96px;bottom:1046px;}
#t8_3149{left:122px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t9_3149{left:122px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#ta_3149{left:122px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#tb_3149{left:122px;bottom:996px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#tc_3149{left:96px;bottom:972px;}
#td_3149{left:122px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#te_3149{left:122px;bottom:955px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tf_3149{left:70px;bottom:928px;}
#tg_3149{left:96px;bottom:932px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_3149{left:96px;bottom:907px;}
#ti_3149{left:122px;bottom:907px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_3149{left:122px;bottom:891px;letter-spacing:-0.13px;word-spacing:-0.99px;}
#tk_3149{left:311px;bottom:891px;letter-spacing:-0.15px;word-spacing:-1px;}
#tl_3149{left:535px;bottom:897px;}
#tm_3149{left:546px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#tn_3149{left:590px;bottom:891px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#to_3149{left:122px;bottom:874px;letter-spacing:-0.1px;word-spacing:-0.55px;}
#tp_3149{left:96px;bottom:849px;}
#tq_3149{left:122px;bottom:849px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#tr_3149{left:122px;bottom:833px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ts_3149{left:70px;bottom:806px;}
#tt_3149{left:96px;bottom:810px;letter-spacing:-0.16px;word-spacing:-0.74px;}
#tu_3149{left:96px;bottom:793px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#tv_3149{left:96px;bottom:776px;letter-spacing:-0.17px;}
#tw_3149{left:138px;bottom:783px;}
#tx_3149{left:70px;bottom:750px;}
#ty_3149{left:96px;bottom:753px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tz_3149{left:70px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#t10_3149{left:70px;bottom:712px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t11_3149{left:70px;bottom:685px;}
#t12_3149{left:96px;bottom:689px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t13_3149{left:96px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_3149{left:96px;bottom:655px;letter-spacing:-0.23px;}
#t15_3149{left:70px;bottom:629px;}
#t16_3149{left:96px;bottom:632px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t17_3149{left:96px;bottom:616px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t18_3149{left:96px;bottom:599px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t19_3149{left:70px;bottom:572px;}
#t1a_3149{left:96px;bottom:576px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1b_3149{left:96px;bottom:559px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1c_3149{left:70px;bottom:533px;}
#t1d_3149{left:96px;bottom:536px;letter-spacing:-0.15px;word-spacing:-1.31px;}
#t1e_3149{left:574px;bottom:536px;letter-spacing:-0.15px;word-spacing:-1.26px;}
#t1f_3149{left:653px;bottom:536px;letter-spacing:-0.13px;word-spacing:-1.29px;}
#t1g_3149{left:96px;bottom:519px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1h_3149{left:96px;bottom:503px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#t1i_3149{left:96px;bottom:486px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1j_3149{left:70px;bottom:459px;}
#t1k_3149{left:96px;bottom:463px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1l_3149{left:70px;bottom:436px;}
#t1m_3149{left:96px;bottom:440px;letter-spacing:-0.19px;word-spacing:-0.69px;}
#t1n_3149{left:96px;bottom:423px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1o_3149{left:70px;bottom:399px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1p_3149{left:70px;bottom:382px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1q_3149{left:70px;bottom:357px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1r_3149{left:70px;bottom:341px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1s_3149{left:70px;bottom:324px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1t_3149{left:70px;bottom:307px;letter-spacing:-0.14px;word-spacing:-1.36px;}
#t1u_3149{left:70px;bottom:290px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1v_3149{left:389px;bottom:297px;}
#t1w_3149{left:400px;bottom:290px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1x_3149{left:70px;bottom:273px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1y_3149{left:70px;bottom:209px;letter-spacing:-0.16px;}
#t1z_3149{left:92px;bottom:209px;letter-spacing:-0.11px;word-spacing:-0.3px;}
#t20_3149{left:92px;bottom:192px;letter-spacing:-0.11px;}
#t21_3149{left:70px;bottom:171px;letter-spacing:-0.1px;}
#t22_3149{left:92px;bottom:171px;letter-spacing:-0.11px;word-spacing:-0.12px;}
#t23_3149{left:92px;bottom:154px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t24_3149{left:70px;bottom:133px;letter-spacing:-0.14px;}
#t25_3149{left:92px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#t26_3149{left:362px;bottom:133px;letter-spacing:-0.04px;}
#t27_3149{left:378px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.29px;}
#t28_3149{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_3149{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3149{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3149{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3149{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3149{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3149{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3149{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;-webkit-text-stroke:0.3px #000;text-stroke:0.3px #000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3149" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3149Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3149" style="-webkit-user-select: none;"><object width="935" height="1210" data="3149/3149.svg" type="image/svg+xml" id="pdf3149" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3149" class="t s1_3149">Vol. 3A </span><span id="t2_3149" class="t s1_3149">4-49 </span>
<span id="t3_3149" class="t s2_3149">PAGING </span>
<span id="t4_3149" class="t s3_3149">— </span><span id="t5_3149" class="t s3_3149">If CR4.PCIDE = 0, the instruction invalidates all TLB entries associated with PCID 000H except those for </span>
<span id="t6_3149" class="t s3_3149">global pages. It also invalidates all entries in all paging-structure caches associated with PCID 000H. </span>
<span id="t7_3149" class="t s3_3149">— </span><span id="t8_3149" class="t s3_3149">If CR4.PCIDE = 1 and bit 63 of the instruction’s source operand is 0, the instruction invalidates all TLB </span>
<span id="t9_3149" class="t s3_3149">entries associated with the PCID specified in bits 11:0 of the instruction’s source operand except those for </span>
<span id="ta_3149" class="t s3_3149">global pages. It also invalidates all entries in all paging-structure caches associated with that PCID. It is not </span>
<span id="tb_3149" class="t s3_3149">required to invalidate entries in the TLBs and paging-structure caches that are associated with other PCIDs. </span>
<span id="tc_3149" class="t s3_3149">— </span><span id="td_3149" class="t s3_3149">If CR4.PCIDE = 1 and bit 63 of the instruction’s source operand is 1, the instruction is not required to </span>
<span id="te_3149" class="t s3_3149">invalidate any TLB entries or entries in paging-structure caches. </span>
<span id="tf_3149" class="t s4_3149">• </span><span id="tg_3149" class="t s3_3149">MOV to CR4. The behavior of the instruction depends on the bits being modified: </span>
<span id="th_3149" class="t s3_3149">— </span><span id="ti_3149" class="t s3_3149">The instruction invalidates all TLB entries (including global entries) and all entries in all paging-structure </span>
<span id="tj_3149" class="t s3_3149">caches (for all PCIDs) if (1) </span><span id="tk_3149" class="t s3_3149">it changes the value of CR4.PGE; </span>
<span id="tl_3149" class="t s5_3149">1 </span>
<span id="tm_3149" class="t s3_3149">or (2) </span><span id="tn_3149" class="t s3_3149">it changes the value of the CR4.PCIDE </span>
<span id="to_3149" class="t s3_3149">from 1 to 0. </span>
<span id="tp_3149" class="t s3_3149">— </span><span id="tq_3149" class="t s3_3149">The instruction invalidates all TLB entries and all entries in all paging-structure caches for the current PCID </span>
<span id="tr_3149" class="t s3_3149">if (1) it changes the value of CR4.PAE; or (2) it changes the value of CR4.SMEP from 0 to 1. </span>
<span id="ts_3149" class="t s4_3149">• </span><span id="tt_3149" class="t s3_3149">Task switch. If a task switch changes the value of CR3, it invalidates all TLB entries associated with PCID 000H </span>
<span id="tu_3149" class="t s3_3149">except those for global pages. It also invalidates all entries in all paging-structure caches associated with PCID </span>
<span id="tv_3149" class="t s3_3149">000H. </span>
<span id="tw_3149" class="t s5_3149">2 </span>
<span id="tx_3149" class="t s4_3149">• </span><span id="ty_3149" class="t s3_3149">VMX transitions. See Section 4.11.1. </span>
<span id="tz_3149" class="t s3_3149">The processor is always free to invalidate additional entries in the TLBs and paging-structure caches. The following </span>
<span id="t10_3149" class="t s3_3149">are some examples: </span>
<span id="t11_3149" class="t s4_3149">• </span><span id="t12_3149" class="t s3_3149">INVLPG may invalidate TLB entries for pages other than the one corresponding to its linear-address operand. It </span>
<span id="t13_3149" class="t s3_3149">may invalidate TLB entries and paging-structure-cache entries associated with PCIDs other than the current </span>
<span id="t14_3149" class="t s3_3149">PCID. </span>
<span id="t15_3149" class="t s4_3149">• </span><span id="t16_3149" class="t s3_3149">INVPCID may invalidate TLB entries for pages other than the one corresponding to the specified linear address. </span>
<span id="t17_3149" class="t s3_3149">It may invalidate TLB entries and paging-structure-cache entries associated with PCIDs other than the </span>
<span id="t18_3149" class="t s3_3149">specified PCID. </span>
<span id="t19_3149" class="t s4_3149">• </span><span id="t1a_3149" class="t s3_3149">MOV to CR0 may invalidate TLB entries even if CR0.PG is not changing. For example, this may occur if either </span>
<span id="t1b_3149" class="t s3_3149">CR0.CD or CR0.NW is modified. </span>
<span id="t1c_3149" class="t s4_3149">• </span><span id="t1d_3149" class="t s3_3149">MOV to CR3 may invalidate TLB entries for global pages. If CR4.PCIDE </span><span id="t1e_3149" class="t s3_3149">= 1 and bit </span><span id="t1f_3149" class="t s3_3149">63 of the instruction’s source </span>
<span id="t1g_3149" class="t s3_3149">operand is 0, it may invalidate TLB entries and entries in the paging-structure caches associated with PCIDs </span>
<span id="t1h_3149" class="t s3_3149">other than the PCID it is establishing. It may invalidate entries if CR4.PCIDE = 1 and bit 63 of the instruction’s </span>
<span id="t1i_3149" class="t s3_3149">source operand is 1. </span>
<span id="t1j_3149" class="t s4_3149">• </span><span id="t1k_3149" class="t s3_3149">MOV to CR4 may invalidate TLB entries when changing CR4.PSE or when changing CR4.SMEP from 1 to 0. </span>
<span id="t1l_3149" class="t s4_3149">• </span><span id="t1m_3149" class="t s3_3149">On a processor supporting Hyper-Threading Technology, invalidations performed on one logical processor may </span>
<span id="t1n_3149" class="t s3_3149">invalidate entries in the TLBs and paging-structure caches used by other logical processors. </span>
<span id="t1o_3149" class="t s3_3149">(Other instructions and operations may invalidate entries in the TLBs and the paging-structure caches, but the </span>
<span id="t1p_3149" class="t s3_3149">instructions identified above are recommended.) </span>
<span id="t1q_3149" class="t s3_3149">In addition to the instructions identified above, page faults invalidate entries in the TLBs and paging-structure </span>
<span id="t1r_3149" class="t s3_3149">caches. In particular, a page-fault exception resulting from an attempt to use a linear address will invalidate any </span>
<span id="t1s_3149" class="t s3_3149">TLB entries that are for a page number corresponding to that linear address and that are associated with the </span>
<span id="t1t_3149" class="t s3_3149">current PCID. It also invalidates all entries in the paging-structure caches that would be used for that linear address </span>
<span id="t1u_3149" class="t s3_3149">and that are associated with the current PCID. </span>
<span id="t1v_3149" class="t s5_3149">3 </span>
<span id="t1w_3149" class="t s3_3149">These invalidations ensure that the page-fault exception will not </span>
<span id="t1x_3149" class="t s3_3149">recur (if the faulting instruction is re-executed) if it would not be caused by the contents of the paging structures </span>
<span id="t1y_3149" class="t s6_3149">1. </span><span id="t1z_3149" class="t s6_3149">If CR4.PGE is changing from 0 to 1, there were no global TLB entries before the execution; if CR4.PGE is changing from 1 to 0, there </span>
<span id="t20_3149" class="t s6_3149">will be no global TLB entries after the execution. </span>
<span id="t21_3149" class="t s6_3149">2. </span><span id="t22_3149" class="t s6_3149">Task switches do not occur in IA-32e mode and thus cannot occur with 4-level paging. Since CR4.PCIDE can be set only with 4-level </span>
<span id="t23_3149" class="t s6_3149">paging, task switches occur only with CR4.PCIDE = 0. </span>
<span id="t24_3149" class="t s6_3149">3. </span><span id="t25_3149" class="t s6_3149">Unlike INVLPG, page faults need not invalidate </span><span id="t26_3149" class="t s7_3149">all </span><span id="t27_3149" class="t s6_3149">entries in the paging-structure caches, only those that would be used to translate </span>
<span id="t28_3149" class="t s6_3149">the faulting linear address. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
