// Seed: 2636635239
module module_0 ();
  assign id_1 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @(*) begin
    disable id_7;
    if (1) begin
      id_1 <= id_7;
    end
  end
  module_0();
endmodule
module module_2 (
    input  logic id_0,
    output logic id_1
);
  assign id_1 = id_0;
  assign id_1 = 1;
  module_0();
  initial begin
    id_1 <= 1;
    $display(1, 1);
  end
endmodule
