<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3912" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3912{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3912{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3912{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3912{left:69px;bottom:1083px;letter-spacing:0.14px;}
#t5_3912{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3912{left:69px;bottom:1059px;letter-spacing:-0.16px;word-spacing:-0.96px;}
#t7_3912{left:69px;bottom:1042px;letter-spacing:-0.17px;word-spacing:-1.12px;}
#t8_3912{left:69px;bottom:1025px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t9_3912{left:69px;bottom:957px;letter-spacing:0.17px;}
#ta_3912{left:150px;bottom:957px;letter-spacing:0.19px;word-spacing:0.06px;}
#tb_3912{left:69px;bottom:932px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_3912{left:69px;bottom:915px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_3912{left:69px;bottom:856px;letter-spacing:0.14px;}
#te_3912{left:151px;bottom:856px;letter-spacing:0.15px;word-spacing:0.01px;}
#tf_3912{left:69px;bottom:833px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tg_3912{left:69px;bottom:816px;letter-spacing:-0.19px;word-spacing:-1.11px;}
#th_3912{left:69px;bottom:799px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_3912{left:69px;bottom:740px;letter-spacing:0.14px;}
#tj_3912{left:151px;bottom:740px;letter-spacing:0.15px;word-spacing:0.01px;}
#tk_3912{left:69px;bottom:716px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#tl_3912{left:69px;bottom:700px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tm_3912{left:69px;bottom:675px;letter-spacing:-0.17px;}
#tn_3912{left:124px;bottom:675px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#to_3912{left:69px;bottom:651px;letter-spacing:-0.16px;}
#tp_3912{left:124px;bottom:651px;letter-spacing:-0.19px;word-spacing:-0.46px;}
#tq_3912{left:69px;bottom:626px;letter-spacing:-0.16px;}
#tr_3912{left:124px;bottom:626px;letter-spacing:-0.13px;word-spacing:-0.58px;}
#ts_3912{left:124px;bottom:609px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tt_3912{left:69px;bottom:585px;letter-spacing:-0.17px;}
#tu_3912{left:124px;bottom:585px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tv_3912{left:69px;bottom:561px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_3912{left:69px;bottom:544px;letter-spacing:-0.19px;word-spacing:-0.95px;}
#tx_3912{left:69px;bottom:527px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#ty_3912{left:69px;bottom:468px;letter-spacing:0.14px;}
#tz_3912{left:151px;bottom:468px;letter-spacing:0.16px;}
#t10_3912{left:69px;bottom:444px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t11_3912{left:69px;bottom:428px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t12_3912{left:69px;bottom:411px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_3912{left:69px;bottom:394px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_3912{left:69px;bottom:377px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_3912{left:69px;bottom:309px;letter-spacing:0.17px;}
#t16_3912{left:150px;bottom:309px;letter-spacing:0.21px;word-spacing:-0.04px;}
#t17_3912{left:69px;bottom:284px;letter-spacing:-0.17px;word-spacing:-0.92px;}
#t18_3912{left:69px;bottom:267px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t19_3912{left:69px;bottom:250px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1a_3912{left:69px;bottom:226px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1b_3912{left:69px;bottom:209px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_3912{left:69px;bottom:192px;letter-spacing:-0.15px;word-spacing:-0.71px;}
#t1d_3912{left:69px;bottom:176px;letter-spacing:-0.15px;word-spacing:-0.48px;}

.s1_3912{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3912{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3912{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3912{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3912{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3912" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3912Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3912" style="-webkit-user-select: none;"><object width="935" height="1210" data="3912/3912.svg" type="image/svg+xml" id="pdf3912" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3912" class="t s1_3912">23-20 </span><span id="t2_3912" class="t s1_3912">Vol. 3B </span>
<span id="t3_3912" class="t s2_3912">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_3912" class="t s3_3912">23.22.4 </span><span id="t5_3912" class="t s3_3912">Changes in Segment Descriptor Loads </span>
<span id="t6_3912" class="t s4_3912">On the Intel386 processor, loading a segment descriptor always causes a locked read and write to set the accessed </span>
<span id="t7_3912" class="t s4_3912">bit of the descriptor. On the P6 family, Pentium, and Intel486 processors, the locked read and write occur only if the </span>
<span id="t8_3912" class="t s4_3912">bit is not already set. </span>
<span id="t9_3912" class="t s5_3912">23.23 </span><span id="ta_3912" class="t s5_3912">DEBUG FACILITIES </span>
<span id="tb_3912" class="t s4_3912">The P6 family and Pentium processors include extensions to the Intel486 processor debugging support for break- </span>
<span id="tc_3912" class="t s4_3912">points. To use the new breakpoint features, it is necessary to set the DE flag in control register CR4. </span>
<span id="td_3912" class="t s3_3912">23.23.1 </span><span id="te_3912" class="t s3_3912">Differences in Debug Register DR6 </span>
<span id="tf_3912" class="t s4_3912">It is not possible to write a 1 to reserved bit 12 in debug status register DR6 on the P6 family and Pentium proces- </span>
<span id="tg_3912" class="t s4_3912">sors; however, it is possible to write a 1 in this bit on the Intel486 processor. See Table 10-1 for the different setting </span>
<span id="th_3912" class="t s4_3912">of this register following a power-up or hardware reset. </span>
<span id="ti_3912" class="t s3_3912">23.23.2 </span><span id="tj_3912" class="t s3_3912">Differences in Debug Register DR7 </span>
<span id="tk_3912" class="t s4_3912">The P6 family and Pentium processors determines the type of breakpoint access by the R/W0 through R/W3 fields </span>
<span id="tl_3912" class="t s4_3912">in debug control register DR7 as follows: </span>
<span id="tm_3912" class="t s4_3912">00 </span><span id="tn_3912" class="t s4_3912">Break on instruction execution only. </span>
<span id="to_3912" class="t s4_3912">01 </span><span id="tp_3912" class="t s4_3912">Break on data writes only. </span>
<span id="tq_3912" class="t s4_3912">10 </span><span id="tr_3912" class="t s4_3912">Undefined if the DE flag in control register CR4 is cleared; break on I/O reads or writes but not instruction </span>
<span id="ts_3912" class="t s4_3912">fetches if the DE flag in control register CR4 is set. </span>
<span id="tt_3912" class="t s4_3912">11 </span><span id="tu_3912" class="t s4_3912">Break on data reads or writes but not instruction fetches. </span>
<span id="tv_3912" class="t s4_3912">On the P6 family and Pentium processors, reserved bits 11, 12, 14, and 15 are hard-wired to 0. On the Intel486 </span>
<span id="tw_3912" class="t s4_3912">processor, however, bit 12 can be set. See Table 10-1 for the different settings of this register following a power-up </span>
<span id="tx_3912" class="t s4_3912">or hardware reset. </span>
<span id="ty_3912" class="t s3_3912">23.23.3 </span><span id="tz_3912" class="t s3_3912">Debug Registers DR4 and DR5 </span>
<span id="t10_3912" class="t s4_3912">Although the DR4 and DR5 registers are documented as reserved, previous generations of processors aliased refer- </span>
<span id="t11_3912" class="t s4_3912">ences to these registers to debug registers DR6 and DR7, respectively. When debug extensions are not enabled </span>
<span id="t12_3912" class="t s4_3912">(the DE flag in control register CR4 is cleared), the P6 family and Pentium processors remain compatible with </span>
<span id="t13_3912" class="t s4_3912">existing software by allowing these aliased references. When debug extensions are enabled (the DE flag is set), </span>
<span id="t14_3912" class="t s4_3912">attempts to reference registers DR4 or DR5 will result in an invalid-opcode exception (#UD). </span>
<span id="t15_3912" class="t s5_3912">23.24 </span><span id="t16_3912" class="t s5_3912">RECOGNITION OF BREAKPOINTS </span>
<span id="t17_3912" class="t s4_3912">For the Pentium processor, it is recommended that debuggers execute the LGDT instruction before returning to the </span>
<span id="t18_3912" class="t s4_3912">program being debugged to ensure that breakpoints are detected. This operation does not need to be performed </span>
<span id="t19_3912" class="t s4_3912">on the P6 family, Intel486, or Intel386 processors. </span>
<span id="t1a_3912" class="t s4_3912">The implementation of test registers on the Intel486 processor used for testing the cache and TLB has been rede- </span>
<span id="t1b_3912" class="t s4_3912">signed using MSRs on the P6 family and Pentium processors. (Note that MSRs used for this function are different </span>
<span id="t1c_3912" class="t s4_3912">on the P6 family and Pentium processors.) The MOV to and from test register instructions generate invalid-opcode </span>
<span id="t1d_3912" class="t s4_3912">exceptions (#UD) on the P6 family processors. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
