# Prova Finale Reti Logiche 2020
# Description
The project required the design and developement of a synthesisable logical circuit which implements a histogram equalization algorithm for image processing.
