# Single Cycle MIPS

Implementation of  Single Cycle MIPS in System Verilog
