
*** Running vivado
    with args -log ahd_6463_risc_v.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ahd_6463_risc_v.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ahd_6463_risc_v.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1344.730 ; gain = 0.023 ; free physical = 323 ; free virtual = 9781
Command: synth_design -top ahd_6463_risc_v -part xc7a35tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26674
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1713.562 ; gain = 368.832 ; free physical = 345 ; free virtual = 9232
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ahd_6463_risc_v' [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/ahd_32i_risc_v.v:25]
INFO: [Synth 8-3876] $readmem data file 'data.mem' is read successfully [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/ahd_32i_risc_v.v:112]
INFO: [Synth 8-6157] synthesizing module 'register_file' [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/reg_file.v:2]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/reg_file.v:2]
INFO: [Synth 8-6157] synthesizing module 'mem_instr' [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/mem_instr.v:3]
INFO: [Synth 8-3876] $readmem data file 'instr.mem' is read successfully [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/mem_instr.v:15]
INFO: [Synth 8-6155] done synthesizing module 'mem_instr' (0#1) [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/mem_instr.v:3]
INFO: [Synth 8-6157] synthesizing module 'mem_data' [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/mem_data.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mem_data' (0#1) [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/mem_data.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ahd_6463_risc_v' (0#1) [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/ahd_32i_risc_v.v:25]
WARNING: [Synth 8-6014] Unused sequential element addr1_reg was removed.  [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/reg_file.v:27]
WARNING: [Synth 8-6014] Unused sequential element addr2_reg was removed.  [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/reg_file.v:28]
WARNING: [Synth 8-6014] Unused sequential element addr3_reg was removed.  [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/reg_file.v:29]
WARNING: [Synth 8-7137] Register out_buf_1_reg in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/reg_file.v:31]
WARNING: [Synth 8-7137] Register out_buf_2_reg in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/reg_file.v:32]
WARNING: [Synth 8-7137] Register curr_pc_reg in module ahd_6463_risc_v has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/ahd_32i_risc_v.v:123]
WARNING: [Synth 8-7137] Register PROCESS_STATE_reg in module ahd_6463_risc_v has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/ahd_32i_risc_v.v:120]
WARNING: [Synth 8-7137] Register data_addr_MEM_reg in module ahd_6463_risc_v has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/ahd_32i_risc_v.v:80]
WARNING: [Synth 8-7137] Register opcode_reg in module ahd_6463_risc_v has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/ahd_32i_risc_v.v:136]
WARNING: [Synth 8-7137] Register addr_bus_DST1_reg in module ahd_6463_risc_v has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/ahd_32i_risc_v.v:56]
WARNING: [Synth 8-7137] Register data_bus_DST1_reg in module ahd_6463_risc_v has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/ahd_32i_risc_v.v:59]
WARNING: [Synth 8-3848] Net led_out in module/entity ahd_6463_risc_v does not have driver. [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/ahd_32i_risc_v.v:27]
WARNING: [Synth 8-3848] Net addr_bus_SRC1 in module/entity ahd_6463_risc_v does not have driver. [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/ahd_32i_risc_v.v:33]
WARNING: [Synth 8-3848] Net data_WRITE in module/entity ahd_6463_risc_v does not have driver. [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/ahd_32i_risc_v.v:66]
WARNING: [Synth 8-3848] Net data_WE_CTRL in module/entity ahd_6463_risc_v does not have driver. [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/ahd_32i_risc_v.v:67]
WARNING: [Synth 8-3848] Net intsr_addr_MEM in module/entity ahd_6463_risc_v does not have driver. [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/ahd_32i_risc_v.v:70]
WARNING: [Synth 8-3848] Net intsr_WRITE in module/entity ahd_6463_risc_v does not have driver. [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/ahd_32i_risc_v.v:72]
WARNING: [Synth 8-3848] Net intsr_WE_CTRL in module/entity ahd_6463_risc_v does not have driver. [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/ahd_32i_risc_v.v:73]
WARNING: [Synth 8-7129] Port addr[12] in module mem_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module mem_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[10] in module mem_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[9] in module mem_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module mem_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[7] in module mem_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[6] in module mem_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[5] in module mem_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module mem_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[31] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[30] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[29] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[28] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[27] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[26] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[25] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[24] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[23] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[22] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[21] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[20] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[19] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[18] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[17] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[16] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[15] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[14] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[13] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[12] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[11] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[10] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[9] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[8] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[7] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[6] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[5] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[4] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[3] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[2] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[1] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[0] in module ahd_6463_risc_v is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1783.531 ; gain = 438.801 ; free physical = 271 ; free virtual = 9162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1798.375 ; gain = 453.645 ; free physical = 279 ; free virtual = 9168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-3
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1806.379 ; gain = 461.648 ; free physical = 278 ; free virtual = 9167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1823.293 ; gain = 478.562 ; free physical = 256 ; free virtual = 9153
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 38    
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   7 Input   32 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   7 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 32    
	   2 Input    1 Bit        Muxes := 6     
	   8 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element MEM_DATA/memory_cell_reg was removed. 
WARNING: [Synth 8-7129] Port en in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[31] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[30] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[29] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[28] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[27] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[26] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[25] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[24] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[23] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[22] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[21] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[20] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[19] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[18] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[17] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[16] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[15] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[14] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[13] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[12] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[11] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[10] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[9] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[8] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[7] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[6] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[5] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[4] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[3] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[2] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[1] in module ahd_6463_risc_v is either unconnected or has no load
WARNING: [Synth 8-7129] Port led_out[0] in module ahd_6463_risc_v is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1935.730 ; gain = 591.000 ; free physical = 201 ; free virtual = 9042
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1935.730 ; gain = 591.000 ; free physical = 200 ; free virtual = 9041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1935.730 ; gain = 591.000 ; free physical = 200 ; free virtual = 9041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1935.730 ; gain = 591.000 ; free physical = 213 ; free virtual = 9039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1935.730 ; gain = 591.000 ; free physical = 213 ; free virtual = 9039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1935.730 ; gain = 591.000 ; free physical = 213 ; free virtual = 9039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1935.730 ; gain = 591.000 ; free physical = 213 ; free virtual = 9039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1935.730 ; gain = 591.000 ; free physical = 213 ; free virtual = 9039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1935.730 ; gain = 591.000 ; free physical = 213 ; free virtual = 9039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |    32|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    32|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1935.730 ; gain = 591.000 ; free physical = 213 ; free virtual = 9039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 95 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1935.730 ; gain = 591.000 ; free physical = 213 ; free virtual = 9039
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1935.738 ; gain = 591.000 ; free physical = 213 ; free virtual = 9039
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1938.699 ; gain = 0.000 ; free physical = 482 ; free virtual = 9312
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2024.324 ; gain = 0.000 ; free physical = 391 ; free virtual = 9233
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b8d80304
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 95 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 2024.324 ; gain = 679.594 ; free physical = 391 ; free virtual = 9232
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1560.287; main = 1327.797; forked = 374.374
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2913.809; main = 2024.328; forked = 978.074
INFO: [Common 17-1381] The checkpoint '/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.runs/synth_1/ahd_6463_risc_v.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ahd_6463_risc_v_utilization_synth.rpt -pb ahd_6463_risc_v_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 10:54:10 2023...
