/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [13:0] celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire [17:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~(celloutsig_1_0z & celloutsig_1_2z[1]);
  assign celloutsig_0_6z = ~(celloutsig_0_4z[5] & celloutsig_0_1z);
  assign celloutsig_1_9z = ~celloutsig_1_2z[0];
  assign celloutsig_0_0z = ~((in_data[3] | in_data[90]) & in_data[7]);
  assign celloutsig_1_0z = ~((in_data[188] | in_data[140]) & in_data[131]);
  assign celloutsig_1_4z = in_data[178] ^ celloutsig_1_0z;
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } + { in_data[165:164], celloutsig_1_0z, celloutsig_1_0z };
  reg [6:0] _07_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _07_ <= 7'h00;
    else _07_ <= { celloutsig_0_14z[2], celloutsig_0_15z, celloutsig_0_11z };
  assign out_data[6:0] = _07_;
  assign celloutsig_1_12z = { celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, celloutsig_1_7z[16:11] };
  assign celloutsig_1_19z = { celloutsig_1_2z[2:0], celloutsig_1_8z } / { 1'h1, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_13z };
  assign celloutsig_0_7z = in_data[54:39] / { 1'h1, celloutsig_0_4z[9:4], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_8z = { in_data[55:51], celloutsig_0_5z, celloutsig_0_5z } / { 1'h1, celloutsig_0_7z[6:1] };
  assign celloutsig_0_15z = { celloutsig_0_4z[8:5], celloutsig_0_12z } / { 1'h1, celloutsig_0_10z[3], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_15z = { celloutsig_1_7z[6:1], celloutsig_1_2z } == { celloutsig_1_7z[14:6], celloutsig_1_10z };
  assign celloutsig_1_8z = { in_data[116:112], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z } == { in_data[141:126], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_13z = ! { in_data[120:104], celloutsig_1_9z };
  assign celloutsig_0_11z = ! { in_data[1:0], celloutsig_0_6z };
  assign celloutsig_0_3z = ! { in_data[10:1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_15z } % { 1'h1, celloutsig_1_12z[5:4] };
  assign celloutsig_0_21z = { celloutsig_0_14z[0], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_15z } % { 1'h1, celloutsig_0_10z[6:1], celloutsig_0_8z };
  assign celloutsig_0_4z = { in_data[28:20], celloutsig_0_1z, celloutsig_0_3z } % { 1'h1, in_data[28:23], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_7z[2:0], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_9z } * { celloutsig_0_7z[9:6], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_8z[4:1], celloutsig_0_3z } * in_data[69:65];
  assign celloutsig_1_7z = { celloutsig_1_2z[2:0], celloutsig_1_0z, celloutsig_1_5z } * in_data[116:99];
  assign celloutsig_0_5z = | celloutsig_0_4z[6:1];
  assign celloutsig_0_2z = | { in_data[41:36], celloutsig_0_0z };
  assign celloutsig_0_12z = ^ { celloutsig_0_9z[2:0], celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_1z = ^ in_data[78:60];
  assign celloutsig_0_9z = { celloutsig_0_8z[3:0], celloutsig_0_1z } >> { celloutsig_0_4z[4:3], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_5z = { celloutsig_1_2z[2:0], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } - in_data[185:172];
  assign { out_data[130:128], out_data[99:96], out_data[45:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z };
endmodule
