 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10000
        -max_paths 1000
Design : mem_ex_hazard
Version: D-2010.03-SP5
Date   : Tue Mar 15 11:55:43 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: rd_mem[3] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[3] (in)                           0.00       0.00 f
  U5/Z (XOR2_X2)                           0.08       0.08 f
  U21/ZN (NOR3_X2)                         0.06       0.14 r
  U3/ZN (NAND4_X2)                         0.04       0.18 f
  U2/ZN (NOR4_X2)                          0.06       0.23 r
  rs2_hazard (out)                         0.00       0.23 r
  data arrival time                                   0.23

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: rs2_ex[3] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2_ex[3] (in)                           0.00       0.00 f
  U5/Z (XOR2_X2)                           0.07       0.07 f
  U21/ZN (NOR3_X2)                         0.06       0.13 r
  U3/ZN (NAND4_X2)                         0.04       0.17 f
  U2/ZN (NOR4_X2)                          0.06       0.22 r
  rs2_hazard (out)                         0.00       0.22 r
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: rd_mem[4] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[4] (in)                           0.00       0.00 f
  U6/Z (XOR2_X2)                           0.08       0.08 f
  U21/ZN (NOR3_X2)                         0.04       0.11 r
  U3/ZN (NAND4_X2)                         0.04       0.15 f
  U2/ZN (NOR4_X2)                          0.06       0.21 r
  rs2_hazard (out)                         0.00       0.21 r
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: rd_mem[3] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[3] (in)                           0.00       0.00 f
  U5/Z (XOR2_X2)                           0.08       0.08 f
  U21/ZN (NOR3_X2)                         0.06       0.14 r
  U3/ZN (NAND4_X2)                         0.04       0.18 f
  U22/ZN (NOR2_X2)                         0.03       0.20 r
  store_hazard (out)                       0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: rs2_ex[4] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2_ex[4] (in)                           0.00       0.00 f
  U6/Z (XOR2_X2)                           0.07       0.07 f
  U21/ZN (NOR3_X2)                         0.04       0.11 r
  U3/ZN (NAND4_X2)                         0.04       0.14 f
  U2/ZN (NOR4_X2)                          0.06       0.20 r
  rs2_hazard (out)                         0.00       0.20 r
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: rs2_ex[3] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2_ex[3] (in)                           0.00       0.00 r
  U5/Z (XOR2_X2)                           0.07       0.07 r
  U21/ZN (NOR3_X2)                         0.03       0.10 f
  U3/ZN (NAND4_X2)                         0.07       0.16 r
  U2/ZN (NOR4_X2)                          0.03       0.19 f
  rs2_hazard (out)                         0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: rs2_ex[3] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2_ex[3] (in)                           0.00       0.00 f
  U5/Z (XOR2_X2)                           0.07       0.07 f
  U21/ZN (NOR3_X2)                         0.06       0.13 r
  U3/ZN (NAND4_X2)                         0.04       0.17 f
  U22/ZN (NOR2_X2)                         0.03       0.19 r
  store_hazard (out)                       0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: rd_mem[3] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[3] (in)                           0.00       0.00 r
  U5/Z (XOR2_X2)                           0.06       0.07 r
  U21/ZN (NOR3_X2)                         0.03       0.10 f
  U3/ZN (NAND4_X2)                         0.07       0.16 r
  U2/ZN (NOR4_X2)                          0.03       0.19 f
  rs2_hazard (out)                         0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: rs2_ex[4] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2_ex[4] (in)                           0.00       0.00 r
  U6/Z (XOR2_X2)                           0.07       0.07 r
  U21/ZN (NOR3_X2)                         0.02       0.09 f
  U3/ZN (NAND4_X2)                         0.07       0.16 r
  U2/ZN (NOR4_X2)                          0.03       0.19 f
  rs2_hazard (out)                         0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: rd_mem[4] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[4] (in)                           0.00       0.00 r
  U6/Z (XOR2_X2)                           0.06       0.07 r
  U21/ZN (NOR3_X2)                         0.02       0.09 f
  U3/ZN (NAND4_X2)                         0.07       0.15 r
  U2/ZN (NOR4_X2)                          0.03       0.18 f
  rs2_hazard (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rd_mem[4] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[4] (in)                           0.00       0.00 f
  U6/Z (XOR2_X2)                           0.08       0.08 f
  U21/ZN (NOR3_X2)                         0.04       0.11 r
  U3/ZN (NAND4_X2)                         0.04       0.15 f
  U22/ZN (NOR2_X2)                         0.03       0.18 r
  store_hazard (out)                       0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rs2_ex[3] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2_ex[3] (in)                           0.00       0.00 r
  U5/Z (XOR2_X2)                           0.07       0.07 r
  U21/ZN (NOR3_X2)                         0.03       0.10 f
  U3/ZN (NAND4_X2)                         0.07       0.16 r
  U22/ZN (NOR2_X2)                         0.01       0.18 f
  store_hazard (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rd_mem[3] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[3] (in)                           0.00       0.00 r
  U5/Z (XOR2_X2)                           0.06       0.07 r
  U21/ZN (NOR3_X2)                         0.03       0.10 f
  U3/ZN (NAND4_X2)                         0.07       0.16 r
  U22/ZN (NOR2_X2)                         0.01       0.18 f
  store_hazard (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rd_mem[3] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[3] (in)                           0.00       0.00 r
  U5/Z (XOR2_X2)                           0.02       0.02 f
  U21/ZN (NOR3_X2)                         0.06       0.08 r
  U3/ZN (NAND4_X2)                         0.04       0.12 f
  U2/ZN (NOR4_X2)                          0.06       0.18 r
  rs2_hazard (out)                         0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: rs2_ex[3] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2_ex[3] (in)                           0.00       0.00 r
  U5/Z (XOR2_X2)                           0.01       0.02 f
  U21/ZN (NOR3_X2)                         0.06       0.08 r
  U3/ZN (NAND4_X2)                         0.04       0.12 f
  U2/ZN (NOR4_X2)                          0.06       0.17 r
  rs2_hazard (out)                         0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: rs2_ex[4] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2_ex[4] (in)                           0.00       0.00 r
  U6/Z (XOR2_X2)                           0.07       0.07 r
  U21/ZN (NOR3_X2)                         0.02       0.09 f
  U3/ZN (NAND4_X2)                         0.07       0.16 r
  U22/ZN (NOR2_X2)                         0.01       0.17 f
  store_hazard (out)                       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: rs2_ex[4] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2_ex[4] (in)                           0.00       0.00 f
  U6/Z (XOR2_X2)                           0.07       0.07 f
  U21/ZN (NOR3_X2)                         0.04       0.11 r
  U3/ZN (NAND4_X2)                         0.04       0.14 f
  U22/ZN (NOR2_X2)                         0.03       0.17 r
  store_hazard (out)                       0.00       0.17 r
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: rd_mem[4] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[4] (in)                           0.00       0.00 r
  U6/Z (XOR2_X2)                           0.06       0.07 r
  U21/ZN (NOR3_X2)                         0.02       0.09 f
  U3/ZN (NAND4_X2)                         0.07       0.15 r
  U22/ZN (NOR2_X2)                         0.01       0.17 f
  store_hazard (out)                       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: rd_mem[3] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[3] (in)                           0.00       0.00 f
  U5/Z (XOR2_X2)                           0.04       0.04 r
  U21/ZN (NOR3_X2)                         0.03       0.07 f
  U3/ZN (NAND4_X2)                         0.07       0.14 r
  U2/ZN (NOR4_X2)                          0.03       0.17 f
  rs2_hazard (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: rd_mem[4] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[4] (in)                           0.00       0.00 f
  U6/Z (XOR2_X2)                           0.04       0.04 r
  U21/ZN (NOR3_X2)                         0.02       0.06 f
  U3/ZN (NAND4_X2)                         0.07       0.13 r
  U2/ZN (NOR4_X2)                          0.03       0.16 f
  rs2_hazard (out)                         0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: rs2_ex[3] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2_ex[3] (in)                           0.00       0.00 f
  U5/Z (XOR2_X2)                           0.03       0.03 r
  U21/ZN (NOR3_X2)                         0.03       0.06 f
  U3/ZN (NAND4_X2)                         0.07       0.13 r
  U2/ZN (NOR4_X2)                          0.03       0.16 f
  rs2_hazard (out)                         0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: regWrite_mem
              (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWrite_mem (in)                        0.00       0.00 r
  U18/ZN (INV_X4)                          0.01       0.01 f
  U21/ZN (NOR3_X2)                         0.05       0.06 r
  U3/ZN (NAND4_X2)                         0.04       0.10 f
  U2/ZN (NOR4_X2)                          0.06       0.15 r
  rs2_hazard (out)                         0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: rd_mem[4] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[4] (in)                           0.00       0.00 f
  U11/Z (XOR2_X2)                          0.08       0.08 f
  U10/ZN (NOR4_X2)                         0.08       0.15 r
  rs1_hazard (out)                         0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: rs2_ex[4] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2_ex[4] (in)                           0.00       0.00 f
  U6/Z (XOR2_X2)                           0.03       0.03 r
  U21/ZN (NOR3_X2)                         0.02       0.06 f
  U3/ZN (NAND4_X2)                         0.07       0.12 r
  U2/ZN (NOR4_X2)                          0.03       0.15 f
  rs2_hazard (out)                         0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: rd_mem[4] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[4] (in)                           0.00       0.00 r
  U6/Z (XOR2_X2)                           0.02       0.02 f
  U21/ZN (NOR3_X2)                         0.04       0.06 r
  U3/ZN (NAND4_X2)                         0.04       0.10 f
  U2/ZN (NOR4_X2)                          0.06       0.15 r
  rs2_hazard (out)                         0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: rs2_ex[1] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2_ex[1] (in)                           0.00       0.00 r
  U7/ZN (XNOR2_X2)                         0.06       0.06 r
  U3/ZN (NAND4_X2)                         0.04       0.10 f
  U2/ZN (NOR4_X2)                          0.06       0.15 r
  rs2_hazard (out)                         0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: rd_mem[3] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[3] (in)                           0.00       0.00 f
  U5/Z (XOR2_X2)                           0.04       0.04 r
  U21/ZN (NOR3_X2)                         0.03       0.07 f
  U3/ZN (NAND4_X2)                         0.07       0.14 r
  U22/ZN (NOR2_X2)                         0.01       0.15 f
  store_hazard (out)                       0.00       0.15 f
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: rs2_ex[0] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2_ex[0] (in)                           0.00       0.00 r
  U8/ZN (XNOR2_X2)                         0.06       0.06 r
  U3/ZN (NAND4_X2)                         0.04       0.09 f
  U2/ZN (NOR4_X2)                          0.06       0.15 r
  rs2_hazard (out)                         0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: rs2_ex[4] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2_ex[4] (in)                           0.00       0.00 r
  U6/Z (XOR2_X2)                           0.01       0.02 f
  U21/ZN (NOR3_X2)                         0.04       0.05 r
  U3/ZN (NAND4_X2)                         0.04       0.09 f
  U2/ZN (NOR4_X2)                          0.06       0.15 r
  rs2_hazard (out)                         0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: rd_mem[1] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[1] (in)                           0.00       0.00 r
  U7/ZN (XNOR2_X2)                         0.05       0.05 r
  U3/ZN (NAND4_X2)                         0.04       0.09 f
  U2/ZN (NOR4_X2)                          0.06       0.15 r
  rs2_hazard (out)                         0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: rd_mem[3] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[3] (in)                           0.00       0.00 r
  U5/Z (XOR2_X2)                           0.02       0.02 f
  U21/ZN (NOR3_X2)                         0.06       0.08 r
  U3/ZN (NAND4_X2)                         0.04       0.12 f
  U22/ZN (NOR2_X2)                         0.03       0.15 r
  store_hazard (out)                       0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: rd_mem[0] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[0] (in)                           0.00       0.00 r
  U8/ZN (XNOR2_X2)                         0.05       0.05 r
  U3/ZN (NAND4_X2)                         0.04       0.09 f
  U2/ZN (NOR4_X2)                          0.06       0.14 r
  rs2_hazard (out)                         0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: rs2_ex[1] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2_ex[1] (in)                           0.00       0.00 f
  U7/ZN (XNOR2_X2)                         0.06       0.06 f
  U3/ZN (NAND4_X2)                         0.06       0.11 r
  U2/ZN (NOR4_X2)                          0.03       0.14 f
  rs2_hazard (out)                         0.00       0.14 f
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: rd_mem[4] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[4] (in)                           0.00       0.00 f
  U6/Z (XOR2_X2)                           0.04       0.04 r
  U21/ZN (NOR3_X2)                         0.02       0.06 f
  U3/ZN (NAND4_X2)                         0.07       0.13 r
  U22/ZN (NOR2_X2)                         0.01       0.14 f
  store_hazard (out)                       0.00       0.14 f
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: rs2_ex[3] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2_ex[3] (in)                           0.00       0.00 f
  U5/Z (XOR2_X2)                           0.03       0.03 r
  U21/ZN (NOR3_X2)                         0.03       0.06 f
  U3/ZN (NAND4_X2)                         0.07       0.13 r
  U22/ZN (NOR2_X2)                         0.01       0.14 f
  store_hazard (out)                       0.00       0.14 f
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: rs2_ex[2] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2_ex[2] (in)                           0.00       0.00 r
  U9/ZN (XNOR2_X2)                         0.06       0.06 r
  U3/ZN (NAND4_X2)                         0.03       0.09 f
  U2/ZN (NOR4_X2)                          0.06       0.14 r
  rs2_hazard (out)                         0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: rs1_ex[4] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs1_ex[4] (in)                           0.00       0.00 f
  U11/Z (XOR2_X2)                          0.07       0.07 f
  U10/ZN (NOR4_X2)                         0.08       0.14 r
  rs1_hazard (out)                         0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: rs2_ex[3] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2_ex[3] (in)                           0.00       0.00 r
  U5/Z (XOR2_X2)                           0.01       0.02 f
  U21/ZN (NOR3_X2)                         0.06       0.08 r
  U3/ZN (NAND4_X2)                         0.04       0.12 f
  U22/ZN (NOR2_X2)                         0.03       0.14 r
  store_hazard (out)                       0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: rd_mem[1] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[1] (in)                           0.00       0.00 f
  U7/ZN (XNOR2_X2)                         0.05       0.05 f
  U3/ZN (NAND4_X2)                         0.06       0.11 r
  U2/ZN (NOR4_X2)                          0.03       0.14 f
  rs2_hazard (out)                         0.00       0.14 f
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: rd_mem[2] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[2] (in)                           0.00       0.00 r
  U9/ZN (XNOR2_X2)                         0.05       0.05 r
  U3/ZN (NAND4_X2)                         0.03       0.08 f
  U2/ZN (NOR4_X2)                          0.06       0.14 r
  rs2_hazard (out)                         0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: jumpNonReg_ex
              (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  jumpNonReg_ex (in)                       0.00       0.00 f
  U12/ZN (OR3_X2)                          0.08       0.09 f
  U10/ZN (NOR4_X2)                         0.05       0.14 r
  rs1_hazard (out)                         0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: rs2_ex[0] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2_ex[0] (in)                           0.00       0.00 f
  U8/ZN (XNOR2_X2)                         0.06       0.06 f
  U3/ZN (NAND4_X2)                         0.05       0.11 r
  U2/ZN (NOR4_X2)                          0.03       0.14 f
  rs2_hazard (out)                         0.00       0.14 f
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: rs2_ex[4] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2_ex[4] (in)                           0.00       0.00 f
  U6/Z (XOR2_X2)                           0.03       0.03 r
  U21/ZN (NOR3_X2)                         0.02       0.06 f
  U3/ZN (NAND4_X2)                         0.07       0.12 r
  U22/ZN (NOR2_X2)                         0.01       0.14 f
  store_hazard (out)                       0.00       0.14 f
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: rs2_ex[1] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2_ex[1] (in)                           0.00       0.00 f
  U7/ZN (XNOR2_X2)                         0.04       0.04 r
  U3/ZN (NAND4_X2)                         0.04       0.08 f
  U2/ZN (NOR4_X2)                          0.06       0.13 r
  rs2_hazard (out)                         0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: rs1_ex[3] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs1_ex[3] (in)                           0.00       0.00 f
  U14/ZN (XNOR2_X2)                        0.06       0.06 f
  U13/ZN (NAND4_X2)                        0.06       0.11 r
  U10/ZN (NOR4_X2)                         0.02       0.13 f
  rs1_hazard (out)                         0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: rs2_ex[0] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2_ex[0] (in)                           0.00       0.00 f
  U8/ZN (XNOR2_X2)                         0.04       0.04 r
  U3/ZN (NAND4_X2)                         0.04       0.08 f
  U2/ZN (NOR4_X2)                          0.06       0.13 r
  rs2_hazard (out)                         0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: rd_mem[0] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[0] (in)                           0.00       0.00 f
  U8/ZN (XNOR2_X2)                         0.05       0.05 f
  U3/ZN (NAND4_X2)                         0.05       0.10 r
  U2/ZN (NOR4_X2)                          0.03       0.13 f
  rs2_hazard (out)                         0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: regWrite_mem
              (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  regWrite_mem (in)                        0.00       0.00 f
  U18/ZN (INV_X4)                          0.01       0.02 r
  U21/ZN (NOR3_X2)                         0.02       0.04 f
  U3/ZN (NAND4_X2)                         0.07       0.10 r
  U2/ZN (NOR4_X2)                          0.03       0.13 f
  rs2_hazard (out)                         0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: store_ex (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  store_ex (in)                            0.00       0.00 f
  U12/ZN (OR3_X2)                          0.08       0.08 f
  U10/ZN (NOR4_X2)                         0.05       0.13 r
  rs1_hazard (out)                         0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: rd_mem[3] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[3] (in)                           0.00       0.00 f
  U14/ZN (XNOR2_X2)                        0.05       0.05 f
  U13/ZN (NAND4_X2)                        0.06       0.11 r
  U10/ZN (NOR4_X2)                         0.02       0.13 f
  rs1_hazard (out)                         0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: rs2_ex[1] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2_ex[1] (in)                           0.00       0.00 f
  U7/ZN (XNOR2_X2)                         0.06       0.06 f
  U3/ZN (NAND4_X2)                         0.06       0.11 r
  U22/ZN (NOR2_X2)                         0.01       0.13 f
  store_hazard (out)                       0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: rs2_ex[2] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2_ex[2] (in)                           0.00       0.00 f
  U9/ZN (XNOR2_X2)                         0.06       0.06 f
  U3/ZN (NAND4_X2)                         0.04       0.10 r
  U2/ZN (NOR4_X2)                          0.03       0.13 f
  rs2_hazard (out)                         0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: rs1_ex[2] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs1_ex[2] (in)                           0.00       0.00 f
  U15/ZN (XNOR2_X2)                        0.06       0.06 f
  U13/ZN (NAND4_X2)                        0.05       0.11 r
  U10/ZN (NOR4_X2)                         0.02       0.13 f
  rs1_hazard (out)                         0.00       0.13 f
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: rd_mem[1] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[1] (in)                           0.00       0.00 f
  U7/ZN (XNOR2_X2)                         0.03       0.03 r
  U3/ZN (NAND4_X2)                         0.04       0.07 f
  U2/ZN (NOR4_X2)                          0.06       0.13 r
  rs2_hazard (out)                         0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: rs2_ex[2] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2_ex[2] (in)                           0.00       0.00 f
  U9/ZN (XNOR2_X2)                         0.04       0.04 r
  U3/ZN (NAND4_X2)                         0.03       0.07 f
  U2/ZN (NOR4_X2)                          0.06       0.13 r
  rs2_hazard (out)                         0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: rd_mem[1] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[1] (in)                           0.00       0.00 f
  U7/ZN (XNOR2_X2)                         0.05       0.05 f
  U3/ZN (NAND4_X2)                         0.06       0.11 r
  U22/ZN (NOR2_X2)                         0.01       0.12 f
  store_hazard (out)                       0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: rd_mem[0] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[0] (in)                           0.00       0.00 f
  U8/ZN (XNOR2_X2)                         0.03       0.03 r
  U3/ZN (NAND4_X2)                         0.04       0.07 f
  U2/ZN (NOR4_X2)                          0.06       0.12 r
  rs2_hazard (out)                         0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: regWrite_mem
              (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWrite_mem (in)                        0.00       0.00 r
  U18/ZN (INV_X4)                          0.01       0.01 f
  U21/ZN (NOR3_X2)                         0.05       0.06 r
  U3/ZN (NAND4_X2)                         0.04       0.10 f
  U22/ZN (NOR2_X2)                         0.03       0.12 r
  store_hazard (out)                       0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: rd_mem[2] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[2] (in)                           0.00       0.00 f
  U9/ZN (XNOR2_X2)                         0.05       0.05 f
  U3/ZN (NAND4_X2)                         0.04       0.09 r
  U2/ZN (NOR4_X2)                          0.03       0.12 f
  rs2_hazard (out)                         0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: rd_mem[2] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[2] (in)                           0.00       0.00 f
  U15/ZN (XNOR2_X2)                        0.05       0.05 f
  U13/ZN (NAND4_X2)                        0.05       0.10 r
  U10/ZN (NOR4_X2)                         0.02       0.12 f
  rs1_hazard (out)                         0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: rd_mem[4] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[4] (in)                           0.00       0.00 r
  U6/Z (XOR2_X2)                           0.02       0.02 f
  U21/ZN (NOR3_X2)                         0.04       0.06 r
  U3/ZN (NAND4_X2)                         0.04       0.10 f
  U22/ZN (NOR2_X2)                         0.03       0.12 r
  store_hazard (out)                       0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: rs1_ex[3] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1_ex[3] (in)                           0.00       0.00 r
  U14/ZN (XNOR2_X2)                        0.06       0.06 r
  U13/ZN (NAND4_X2)                        0.03       0.09 f
  U10/ZN (NOR4_X2)                         0.03       0.12 r
  rs1_hazard (out)                         0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: rs2_ex[1] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2_ex[1] (in)                           0.00       0.00 r
  U7/ZN (XNOR2_X2)                         0.06       0.06 r
  U3/ZN (NAND4_X2)                         0.04       0.10 f
  U22/ZN (NOR2_X2)                         0.03       0.12 r
  store_hazard (out)                       0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: rs2_ex[0] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2_ex[0] (in)                           0.00       0.00 f
  U8/ZN (XNOR2_X2)                         0.06       0.06 f
  U3/ZN (NAND4_X2)                         0.05       0.11 r
  U22/ZN (NOR2_X2)                         0.01       0.12 f
  store_hazard (out)                       0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: rs1_ex[2] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1_ex[2] (in)                           0.00       0.00 r
  U15/ZN (XNOR2_X2)                        0.06       0.06 r
  U13/ZN (NAND4_X2)                        0.03       0.09 f
  U10/ZN (NOR4_X2)                         0.03       0.12 r
  rs1_hazard (out)                         0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: rs1_ex[1] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs1_ex[1] (in)                           0.00       0.00 f
  U16/ZN (XNOR2_X2)                        0.06       0.06 f
  U13/ZN (NAND4_X2)                        0.04       0.10 r
  U10/ZN (NOR4_X2)                         0.02       0.12 f
  rs1_hazard (out)                         0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: rs2_ex[0] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2_ex[0] (in)                           0.00       0.00 r
  U8/ZN (XNOR2_X2)                         0.06       0.06 r
  U3/ZN (NAND4_X2)                         0.04       0.09 f
  U22/ZN (NOR2_X2)                         0.03       0.12 r
  store_hazard (out)                       0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: rd_mem[2] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[2] (in)                           0.00       0.00 f
  U9/ZN (XNOR2_X2)                         0.03       0.03 r
  U3/ZN (NAND4_X2)                         0.03       0.06 f
  U2/ZN (NOR4_X2)                          0.06       0.12 r
  rs2_hazard (out)                         0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: rs2_ex[4] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2_ex[4] (in)                           0.00       0.00 r
  U6/Z (XOR2_X2)                           0.01       0.02 f
  U21/ZN (NOR3_X2)                         0.04       0.05 r
  U3/ZN (NAND4_X2)                         0.04       0.09 f
  U22/ZN (NOR2_X2)                         0.03       0.12 r
  store_hazard (out)                       0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: rs1_ex[1] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1_ex[1] (in)                           0.00       0.00 r
  U16/ZN (XNOR2_X2)                        0.06       0.06 r
  U13/ZN (NAND4_X2)                        0.03       0.09 f
  U10/ZN (NOR4_X2)                         0.03       0.12 r
  rs1_hazard (out)                         0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: rd_mem[3] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[3] (in)                           0.00       0.00 r
  U14/ZN (XNOR2_X2)                        0.05       0.05 r
  U13/ZN (NAND4_X2)                        0.03       0.09 f
  U10/ZN (NOR4_X2)                         0.03       0.12 r
  rs1_hazard (out)                         0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: rd_mem[1] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[1] (in)                           0.00       0.00 r
  U7/ZN (XNOR2_X2)                         0.05       0.05 r
  U3/ZN (NAND4_X2)                         0.04       0.09 f
  U22/ZN (NOR2_X2)                         0.03       0.12 r
  store_hazard (out)                       0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: rd_mem[2] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[2] (in)                           0.00       0.00 r
  U15/ZN (XNOR2_X2)                        0.05       0.05 r
  U13/ZN (NAND4_X2)                        0.03       0.09 f
  U10/ZN (NOR4_X2)                         0.03       0.12 r
  rs1_hazard (out)                         0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: rd_mem[0] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[0] (in)                           0.00       0.00 f
  U8/ZN (XNOR2_X2)                         0.05       0.05 f
  U3/ZN (NAND4_X2)                         0.05       0.10 r
  U22/ZN (NOR2_X2)                         0.01       0.12 f
  store_hazard (out)                       0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: regWrite_mem
              (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  regWrite_mem (in)                        0.00       0.00 f
  U18/ZN (INV_X4)                          0.01       0.02 r
  U21/ZN (NOR3_X2)                         0.02       0.04 f
  U3/ZN (NAND4_X2)                         0.07       0.10 r
  U22/ZN (NOR2_X2)                         0.01       0.12 f
  store_hazard (out)                       0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: rd_mem[1] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[1] (in)                           0.00       0.00 f
  U16/ZN (XNOR2_X2)                        0.05       0.05 f
  U13/ZN (NAND4_X2)                        0.04       0.09 r
  U10/ZN (NOR4_X2)                         0.02       0.12 f
  rs1_hazard (out)                         0.00       0.12 f
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: rd_mem[0] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[0] (in)                           0.00       0.00 r
  U8/ZN (XNOR2_X2)                         0.05       0.05 r
  U3/ZN (NAND4_X2)                         0.04       0.09 f
  U22/ZN (NOR2_X2)                         0.03       0.12 r
  store_hazard (out)                       0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: rd_mem[1] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[1] (in)                           0.00       0.00 r
  U16/ZN (XNOR2_X2)                        0.05       0.05 r
  U13/ZN (NAND4_X2)                        0.03       0.08 f
  U10/ZN (NOR4_X2)                         0.03       0.11 r
  rs1_hazard (out)                         0.00       0.11 r
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: rs2_ex[2] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2_ex[2] (in)                           0.00       0.00 r
  U9/ZN (XNOR2_X2)                         0.06       0.06 r
  U3/ZN (NAND4_X2)                         0.03       0.09 f
  U22/ZN (NOR2_X2)                         0.03       0.11 r
  store_hazard (out)                       0.00       0.11 r
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: rs2_ex[2] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2_ex[2] (in)                           0.00       0.00 f
  U9/ZN (XNOR2_X2)                         0.06       0.06 f
  U3/ZN (NAND4_X2)                         0.04       0.10 r
  U22/ZN (NOR2_X2)                         0.01       0.11 f
  store_hazard (out)                       0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: rs1_ex[0] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1_ex[0] (in)                           0.00       0.00 r
  U17/ZN (XNOR2_X2)                        0.06       0.06 r
  U13/ZN (NAND4_X2)                        0.02       0.08 f
  U10/ZN (NOR4_X2)                         0.03       0.11 r
  rs1_hazard (out)                         0.00       0.11 r
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: rs1_ex[0] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs1_ex[0] (in)                           0.00       0.00 f
  U17/ZN (XNOR2_X2)                        0.06       0.06 f
  U13/ZN (NAND4_X2)                        0.03       0.09 r
  U10/ZN (NOR4_X2)                         0.02       0.11 f
  rs1_hazard (out)                         0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: load_mem (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  load_mem (in)                            0.00       0.00 f
  U12/ZN (OR3_X2)                          0.06       0.06 f
  U10/ZN (NOR4_X2)                         0.05       0.11 r
  rs1_hazard (out)                         0.00       0.11 r
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: rd_mem[2] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[2] (in)                           0.00       0.00 r
  U9/ZN (XNOR2_X2)                         0.05       0.05 r
  U3/ZN (NAND4_X2)                         0.03       0.08 f
  U22/ZN (NOR2_X2)                         0.03       0.11 r
  store_hazard (out)                       0.00       0.11 r
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: rd_mem[0] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[0] (in)                           0.00       0.00 r
  U17/ZN (XNOR2_X2)                        0.05       0.05 r
  U13/ZN (NAND4_X2)                        0.02       0.08 f
  U10/ZN (NOR4_X2)                         0.03       0.11 r
  rs1_hazard (out)                         0.00       0.11 r
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: rd_mem[2] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[2] (in)                           0.00       0.00 f
  U9/ZN (XNOR2_X2)                         0.05       0.05 f
  U3/ZN (NAND4_X2)                         0.04       0.09 r
  U22/ZN (NOR2_X2)                         0.01       0.11 f
  store_hazard (out)                       0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: rd_mem[0] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[0] (in)                           0.00       0.00 f
  U17/ZN (XNOR2_X2)                        0.05       0.05 f
  U13/ZN (NAND4_X2)                        0.03       0.09 r
  U10/ZN (NOR4_X2)                         0.02       0.11 f
  rs1_hazard (out)                         0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: rs2_ex[1] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2_ex[1] (in)                           0.00       0.00 r
  U7/ZN (XNOR2_X2)                         0.02       0.02 f
  U3/ZN (NAND4_X2)                         0.06       0.08 r
  U2/ZN (NOR4_X2)                          0.03       0.11 f
  rs2_hazard (out)                         0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: rs1_ex[3] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs1_ex[3] (in)                           0.00       0.00 f
  U14/ZN (XNOR2_X2)                        0.04       0.04 r
  U13/ZN (NAND4_X2)                        0.03       0.08 f
  U10/ZN (NOR4_X2)                         0.03       0.11 r
  rs1_hazard (out)                         0.00       0.11 r
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: rs2_ex[1] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2_ex[1] (in)                           0.00       0.00 f
  U7/ZN (XNOR2_X2)                         0.04       0.04 r
  U3/ZN (NAND4_X2)                         0.04       0.08 f
  U22/ZN (NOR2_X2)                         0.03       0.11 r
  store_hazard (out)                       0.00       0.11 r
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: rs1_ex[2] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs1_ex[2] (in)                           0.00       0.00 f
  U15/ZN (XNOR2_X2)                        0.04       0.04 r
  U13/ZN (NAND4_X2)                        0.03       0.07 f
  U10/ZN (NOR4_X2)                         0.03       0.10 r
  rs1_hazard (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: rd_mem[1] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[1] (in)                           0.00       0.00 r
  U7/ZN (XNOR2_X2)                         0.01       0.01 f
  U3/ZN (NAND4_X2)                         0.06       0.07 r
  U2/ZN (NOR4_X2)                          0.03       0.10 f
  rs2_hazard (out)                         0.00       0.10 f
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: rs2_ex[0] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2_ex[0] (in)                           0.00       0.00 f
  U8/ZN (XNOR2_X2)                         0.04       0.04 r
  U3/ZN (NAND4_X2)                         0.04       0.08 f
  U22/ZN (NOR2_X2)                         0.03       0.10 r
  store_hazard (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: rs1_ex[4] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1_ex[4] (in)                           0.00       0.00 r
  U11/Z (XOR2_X2)                          0.07       0.07 r
  U10/ZN (NOR4_X2)                         0.03       0.10 f
  rs1_hazard (out)                         0.00       0.10 f
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: rs1_ex[1] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs1_ex[1] (in)                           0.00       0.00 f
  U16/ZN (XNOR2_X2)                        0.04       0.04 r
  U13/ZN (NAND4_X2)                        0.03       0.07 f
  U10/ZN (NOR4_X2)                         0.03       0.10 r
  rs1_hazard (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: rd_mem[4] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[4] (in)                           0.00       0.00 r
  U11/Z (XOR2_X2)                          0.07       0.07 r
  U10/ZN (NOR4_X2)                         0.03       0.10 f
  rs1_hazard (out)                         0.00       0.10 f
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: rs2_ex[0] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2_ex[0] (in)                           0.00       0.00 r
  U8/ZN (XNOR2_X2)                         0.02       0.02 f
  U3/ZN (NAND4_X2)                         0.05       0.07 r
  U2/ZN (NOR4_X2)                          0.03       0.10 f
  rs2_hazard (out)                         0.00       0.10 f
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: rd_mem[3] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[3] (in)                           0.00       0.00 f
  U14/ZN (XNOR2_X2)                        0.03       0.03 r
  U13/ZN (NAND4_X2)                        0.03       0.07 f
  U10/ZN (NOR4_X2)                         0.03       0.10 r
  rs1_hazard (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: rd_mem[1] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[1] (in)                           0.00       0.00 f
  U7/ZN (XNOR2_X2)                         0.03       0.03 r
  U3/ZN (NAND4_X2)                         0.04       0.07 f
  U22/ZN (NOR2_X2)                         0.03       0.10 r
  store_hazard (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: rs2_ex[2] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs2_ex[2] (in)                           0.00       0.00 f
  U9/ZN (XNOR2_X2)                         0.04       0.04 r
  U3/ZN (NAND4_X2)                         0.03       0.07 f
  U22/ZN (NOR2_X2)                         0.03       0.10 r
  store_hazard (out)                       0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: rd_mem[2] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[2] (in)                           0.00       0.00 f
  U15/ZN (XNOR2_X2)                        0.03       0.03 r
  U13/ZN (NAND4_X2)                        0.03       0.07 f
  U10/ZN (NOR4_X2)                         0.03       0.10 r
  rs1_hazard (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: rs1_ex[0] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs1_ex[0] (in)                           0.00       0.00 f
  U17/ZN (XNOR2_X2)                        0.04       0.04 r
  U13/ZN (NAND4_X2)                        0.02       0.07 f
  U10/ZN (NOR4_X2)                         0.03       0.10 r
  rs1_hazard (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: rd_mem[4] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[4] (in)                           0.00       0.00 r
  U11/Z (XOR2_X2)                          0.02       0.02 f
  U10/ZN (NOR4_X2)                         0.08       0.10 r
  rs1_hazard (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: rs1_ex[3] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1_ex[3] (in)                           0.00       0.00 r
  U14/ZN (XNOR2_X2)                        0.02       0.02 f
  U13/ZN (NAND4_X2)                        0.06       0.07 r
  U10/ZN (NOR4_X2)                         0.02       0.10 f
  rs1_hazard (out)                         0.00       0.10 f
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: rd_mem[0] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[0] (in)                           0.00       0.00 r
  U8/ZN (XNOR2_X2)                         0.01       0.01 f
  U3/ZN (NAND4_X2)                         0.05       0.06 r
  U2/ZN (NOR4_X2)                          0.03       0.09 f
  rs2_hazard (out)                         0.00       0.09 f
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: rd_mem[0] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[0] (in)                           0.00       0.00 f
  U8/ZN (XNOR2_X2)                         0.03       0.03 r
  U3/ZN (NAND4_X2)                         0.04       0.07 f
  U22/ZN (NOR2_X2)                         0.03       0.09 r
  store_hazard (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: rd_mem[1] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[1] (in)                           0.00       0.00 f
  U16/ZN (XNOR2_X2)                        0.03       0.03 r
  U13/ZN (NAND4_X2)                        0.03       0.06 f
  U10/ZN (NOR4_X2)                         0.03       0.09 r
  rs1_hazard (out)                         0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: rs1_ex[4] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1_ex[4] (in)                           0.00       0.00 r
  U11/Z (XOR2_X2)                          0.01       0.02 f
  U10/ZN (NOR4_X2)                         0.08       0.09 r
  rs1_hazard (out)                         0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: rd_mem[3] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[3] (in)                           0.00       0.00 r
  U14/ZN (XNOR2_X2)                        0.01       0.01 f
  U13/ZN (NAND4_X2)                        0.06       0.07 r
  U10/ZN (NOR4_X2)                         0.02       0.09 f
  rs1_hazard (out)                         0.00       0.09 f
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: rs2_ex[1] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2_ex[1] (in)                           0.00       0.00 r
  U7/ZN (XNOR2_X2)                         0.02       0.02 f
  U3/ZN (NAND4_X2)                         0.06       0.08 r
  U22/ZN (NOR2_X2)                         0.01       0.09 f
  store_hazard (out)                       0.00       0.09 f
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: rd_mem[2] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[2] (in)                           0.00       0.00 f
  U9/ZN (XNOR2_X2)                         0.03       0.03 r
  U3/ZN (NAND4_X2)                         0.03       0.06 f
  U22/ZN (NOR2_X2)                         0.03       0.09 r
  store_hazard (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: rs2_ex[2] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2_ex[2] (in)                           0.00       0.00 r
  U9/ZN (XNOR2_X2)                         0.02       0.02 f
  U3/ZN (NAND4_X2)                         0.04       0.06 r
  U2/ZN (NOR4_X2)                          0.03       0.09 f
  rs2_hazard (out)                         0.00       0.09 f
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: rs1_ex[2] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1_ex[2] (in)                           0.00       0.00 r
  U15/ZN (XNOR2_X2)                        0.02       0.02 f
  U13/ZN (NAND4_X2)                        0.05       0.07 r
  U10/ZN (NOR4_X2)                         0.02       0.09 f
  rs1_hazard (out)                         0.00       0.09 f
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: rd_mem[0] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[0] (in)                           0.00       0.00 f
  U17/ZN (XNOR2_X2)                        0.03       0.03 r
  U13/ZN (NAND4_X2)                        0.02       0.06 f
  U10/ZN (NOR4_X2)                         0.03       0.09 r
  rs1_hazard (out)                         0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: rd_mem[1] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[1] (in)                           0.00       0.00 r
  U7/ZN (XNOR2_X2)                         0.01       0.01 f
  U3/ZN (NAND4_X2)                         0.06       0.07 r
  U22/ZN (NOR2_X2)                         0.01       0.09 f
  store_hazard (out)                       0.00       0.09 f
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: rd_mem[2] (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[2] (in)                           0.00       0.00 r
  U9/ZN (XNOR2_X2)                         0.01       0.01 f
  U3/ZN (NAND4_X2)                         0.04       0.06 r
  U2/ZN (NOR4_X2)                          0.03       0.09 f
  rs2_hazard (out)                         0.00       0.09 f
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: rd_mem[2] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[2] (in)                           0.00       0.00 r
  U15/ZN (XNOR2_X2)                        0.01       0.01 f
  U13/ZN (NAND4_X2)                        0.05       0.06 r
  U10/ZN (NOR4_X2)                         0.02       0.09 f
  rs1_hazard (out)                         0.00       0.09 f
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: rs2_ex[0] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2_ex[0] (in)                           0.00       0.00 r
  U8/ZN (XNOR2_X2)                         0.02       0.02 f
  U3/ZN (NAND4_X2)                         0.05       0.07 r
  U22/ZN (NOR2_X2)                         0.01       0.08 f
  store_hazard (out)                       0.00       0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: rs1_ex[1] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1_ex[1] (in)                           0.00       0.00 r
  U16/ZN (XNOR2_X2)                        0.02       0.02 f
  U13/ZN (NAND4_X2)                        0.04       0.06 r
  U10/ZN (NOR4_X2)                         0.02       0.08 f
  rs1_hazard (out)                         0.00       0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: rd_mem[0] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[0] (in)                           0.00       0.00 r
  U8/ZN (XNOR2_X2)                         0.01       0.01 f
  U3/ZN (NAND4_X2)                         0.05       0.06 r
  U22/ZN (NOR2_X2)                         0.01       0.08 f
  store_hazard (out)                       0.00       0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: rd_mem[1] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[1] (in)                           0.00       0.00 r
  U16/ZN (XNOR2_X2)                        0.01       0.01 f
  U13/ZN (NAND4_X2)                        0.04       0.06 r
  U10/ZN (NOR4_X2)                         0.02       0.08 f
  rs1_hazard (out)                         0.00       0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: rd_mem[4] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rd_mem[4] (in)                           0.00       0.00 f
  U11/Z (XOR2_X2)                          0.04       0.04 r
  U10/ZN (NOR4_X2)                         0.03       0.07 f
  rs1_hazard (out)                         0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.92


  Startpoint: rs2_ex[2] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs2_ex[2] (in)                           0.00       0.00 r
  U9/ZN (XNOR2_X2)                         0.02       0.02 f
  U3/ZN (NAND4_X2)                         0.04       0.06 r
  U22/ZN (NOR2_X2)                         0.01       0.07 f
  store_hazard (out)                       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: regWrite_mem
              (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  regWrite_mem (in)                        0.00       0.00 r
  U18/ZN (INV_X4)                          0.01       0.01 f
  U10/ZN (NOR4_X2)                         0.06       0.07 r
  rs1_hazard (out)                         0.00       0.07 r
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: rs1_ex[0] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rs1_ex[0] (in)                           0.00       0.00 r
  U17/ZN (XNOR2_X2)                        0.02       0.02 f
  U13/ZN (NAND4_X2)                        0.03       0.05 r
  U10/ZN (NOR4_X2)                         0.02       0.07 f
  rs1_hazard (out)                         0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: rd_mem[2] (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[2] (in)                           0.00       0.00 r
  U9/ZN (XNOR2_X2)                         0.01       0.01 f
  U3/ZN (NAND4_X2)                         0.04       0.06 r
  U22/ZN (NOR2_X2)                         0.01       0.07 f
  store_hazard (out)                       0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: rd_mem[0] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  rd_mem[0] (in)                           0.00       0.00 r
  U17/ZN (XNOR2_X2)                        0.01       0.01 f
  U13/ZN (NAND4_X2)                        0.03       0.05 r
  U10/ZN (NOR4_X2)                         0.02       0.07 f
  rs1_hazard (out)                         0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: load_mem (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  load_mem (in)                            0.00       0.00 f
  U2/ZN (NOR4_X2)                          0.07       0.07 r
  rs2_hazard (out)                         0.00       0.07 r
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: rs1_ex[4] (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rs1_ex[4] (in)                           0.00       0.00 f
  U11/Z (XOR2_X2)                          0.03       0.03 r
  U10/ZN (NOR4_X2)                         0.03       0.07 f
  rs1_hazard (out)                         0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: jumpNonReg_ex
              (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  jumpNonReg_ex (in)                       0.00       0.00 r
  U12/ZN (OR3_X2)                          0.04       0.05 r
  U10/ZN (NOR4_X2)                         0.02       0.07 f
  rs1_hazard (out)                         0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: store_ex (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  store_ex (in)                            0.00       0.00 r
  U12/ZN (OR3_X2)                          0.04       0.04 r
  U10/ZN (NOR4_X2)                         0.02       0.06 f
  rs1_hazard (out)                         0.00       0.06 f
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.93


  Startpoint: jumpNonReg_ex
              (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  jumpNonReg_ex (in)                       0.00       0.00 f
  U2/ZN (NOR4_X2)                          0.06       0.06 r
  rs2_hazard (out)                         0.00       0.06 r
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: load_mem (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  load_mem (in)                            0.00       0.00 r
  U12/ZN (OR3_X2)                          0.04       0.04 r
  U10/ZN (NOR4_X2)                         0.02       0.06 f
  rs1_hazard (out)                         0.00       0.06 f
  data arrival time                                   0.06

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (MET)                                         0.94


  Startpoint: regWrite_mem
              (input port clocked by clk)
  Endpoint: rs1_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  regWrite_mem (in)                        0.00       0.00 f
  U18/ZN (INV_X4)                          0.01       0.02 r
  U10/ZN (NOR4_X2)                         0.02       0.04 f
  rs1_hazard (out)                         0.00       0.04 f
  data arrival time                                   0.04

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.04
  -----------------------------------------------------------
  slack (MET)                                         0.96


  Startpoint: store_ex (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  store_ex (in)                            0.00       0.00 r
  U20/ZN (INV_X4)                          0.01       0.01 f
  U22/ZN (NOR2_X2)                         0.03       0.03 r
  store_hazard (out)                       0.00       0.03 r
  data arrival time                                   0.03

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.03
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: RType_ex (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  RType_ex (in)                            0.00       0.00 r
  U19/ZN (INV_X4)                          0.01       0.01 f
  U2/ZN (NOR4_X2)                          0.02       0.03 r
  rs2_hazard (out)                         0.00       0.03 r
  data arrival time                                   0.03

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.03
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: RType_ex (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  RType_ex (in)                            0.00       0.00 f
  U19/ZN (INV_X4)                          0.01       0.01 r
  U2/ZN (NOR4_X2)                          0.01       0.02 f
  rs2_hazard (out)                         0.00       0.02 f
  data arrival time                                   0.02

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.02
  -----------------------------------------------------------
  slack (MET)                                         0.97


  Startpoint: store_ex (input port clocked by clk)
  Endpoint: store_hazard
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  store_ex (in)                            0.00       0.00 f
  U20/ZN (INV_X4)                          0.01       0.01 r
  U22/ZN (NOR2_X2)                         0.01       0.02 f
  store_hazard (out)                       0.00       0.02 f
  data arrival time                                   0.02

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.02
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: jumpNonReg_ex
              (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  jumpNonReg_ex (in)                       0.00       0.00 r
  U2/ZN (NOR4_X2)                          0.02       0.02 f
  rs2_hazard (out)                         0.00       0.02 f
  data arrival time                                   0.02

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.02
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: load_mem (input port clocked by clk)
  Endpoint: rs2_hazard (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_ex_hazard      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  load_mem (in)                            0.00       0.00 r
  U2/ZN (NOR4_X2)                          0.02       0.02 f
  rs2_hazard (out)                         0.00       0.02 f
  data arrival time                                   0.02

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.02
  -----------------------------------------------------------
  slack (MET)                                         0.98


1
