# FIFO
FIFO memory designed in Verilog and verified in SystemVerilog and UVM.
