Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: ramcon.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ramcon.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ramcon"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : ramcon
Automatic FSM Extraction           : NO
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Matze/Amiga/Hardwarehacks/gb_a1k_tk/Logik/RAM_Control/RAM_Control_VHDL/ramcon - vector_io.vhd" in Library work.
Entity <ramcon> compiled.
Entity <ramcon> (Architecture <ramcon_behav>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ramcon> in library <work> (architecture <ramcon_behav>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ramcon> in library <work> (Architecture <ramcon_behav>).
WARNING:Xst:819 - "C:/Users/Matze/Amiga/Hardwarehacks/gb_a1k_tk/Logik/RAM_Control/RAM_Control_VHDL/ramcon - vector_io.vhd" line 244: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ARAM_HIGH>, <ARAM_LOW>, <UDQ0_SIG>, <UDQ1_SIG>, <LDQ0_SIG>, <LDQ1_SIG>
Entity <ramcon> analyzed. Unit <ramcon> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ramcon>.
    Related source file is "C:/Users/Matze/Amiga/Hardwarehacks/gb_a1k_tk/Logik/RAM_Control/RAM_Control_VHDL/ramcon - vector_io.vhd".
WARNING:Xst:647 - Input <WE_FLASH> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <D30> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <ARAM<12>> is never assigned.
WARNING:Xst:647 - Input <TBI40> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OE_FLASH> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <UDQ0>.
    Found 1-bit register for signal <UDQ1>.
    Found 1-bit register for signal <LDQ0>.
    Found 1-bit register for signal <LDQ1>.
    Found 1-bit register for signal <CE_B0>.
    Found 1-bit register for signal <CE_B1>.
    Found 1-bit register for signal <WE>.
    Found 1-bit register for signal <CAS>.
    Found 1-bit register for signal <RAS>.
    Found 1-bit register for signal <BA0>.
    Found 1-bit register for signal <BA1>.
    Found 1-bit register for signal <OERAM_40>.
    Found 1-bit register for signal <OE40_RAM>.
    Found 12-bit register for signal <ARAM<11:0>>.
    Found 1-bit tristate buffer for signal <TA40>.
    Found 6-bit register for signal <CQ>.
    Found 3-bit comparator greatequal for signal <CQ_D$cmp_ge0000> created at line 437.
    Found 3-bit comparator greatequal for signal <CQ_D$cmp_ge0001> created at line 377.
    Found 8-bit comparator greatequal for signal <CQ_D$cmp_ge0002> created at line 336.
    Found 8-bit comparator lessequal for signal <CQ_D$cmp_le0000> created at line 338.
    Found 3-bit up counter for signal <NQ>.
    Found 8-bit comparator greatequal for signal <REFRESH$cmp_ge0000> created at line 195.
    Found 8-bit up counter for signal <RQ>.
    Found 1-bit register for signal <TA40_FB>.
    Found 1-bit register for signal <TRANSFER>.
    Summary:
	inferred   2 Counter(s).
	inferred  27 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   1 Tristate(s).
Unit <ramcon> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 3-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 28
 1-bit register                                        : 27
 6-bit register                                        : 1
# Comparators                                          : 5
 3-bit comparator greatequal                           : 2
 8-bit comparator greatequal                           : 2
 8-bit comparator lessequal                            : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 3-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ramcon> ...
  implementation constraint: INIT=r	 : CQ_2
  implementation constraint: INIT=r	 : CQ_3
  implementation constraint: INIT=r	 : CQ_4
  implementation constraint: INIT=r	 : CQ_0
  implementation constraint: INIT=r	 : CQ_1
  implementation constraint: INIT=r	 : CQ_5

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ramcon.ngr
Top Level Output File Name         : ramcon
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 81

Cell Usage :
# BELS                             : 692
#      AND2                        : 190
#      AND3                        : 56
#      AND4                        : 3
#      AND5                        : 2
#      AND6                        : 5
#      AND8                        : 1
#      GND                         : 1
#      INV                         : 292
#      OR2                         : 113
#      OR3                         : 13
#      OR4                         : 2
#      VCC                         : 1
#      XOR2                        : 13
# FlipFlops/Latches                : 44
#      FDC                         : 30
#      FDP                         : 14
# IO Buffers                       : 73
#      IBUF                        : 42
#      OBUF                        : 30
#      OBUFE                       : 1
=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.69 secs
 
--> 

Total memory usage is 289828 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

