<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2023.2 (64-bit)                                     -->
<!--                                                                              -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.                        -->
<!-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z020_1" gui_info="dashboard1=hw_ila_1[xc7z020_1/hw_ila_1/Waveform=ILA_WAVE_1;xc7z020_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7z020_1/hw_ila_1/Status=ILA_STATUS_1;xc7z020_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7z020_1/hw_ila_1/Settings=ILA_SETTINGS_1;],dashboard2=hw_ila_2[xc7z020_1/hw_ila_2/Capture Setup=ILA_CAPTURE_1;xc7z020_1/hw_ila_2/Settings=ILA_SETTINGS_1;xc7z020_1/hw_ila_2/Waveform=ILA_WAVE_1;xc7z020_1/hw_ila_2/Status=ILA_STATUS_1;xc7z020_1/hw_ila_2/Trigger Setup=ILA_TRIGGER_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z020_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/design_1_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="design_1_i/DMA_Loop_PsRd_0/inst/AXI_ILA" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="design_1_i/DMA_Loop_top_0/inst/AXI_ILA" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="design_1_i/DMA_Loop_PsRd_0/inst/axi_rready" gui_info="Trigger Setup=0"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[31]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[30]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[29]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[28]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[27]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[26]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[25]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[24]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[23]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[22]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[21]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[20]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[19]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[18]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[17]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[16]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[15]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[14]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[13]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[12]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[11]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[10]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[9]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[8]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[7]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[6]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[5]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[4]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[3]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[2]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[1]"/>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_araddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_arvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bR"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bR"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/DMA_Loop_PsRd_0/inst/axi_rready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[31]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[30]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[29]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[28]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[27]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[26]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[25]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[24]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[23]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[22]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[21]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[20]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[19]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[18]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[17]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[16]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[15]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[14]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[13]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[12]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[11]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[10]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[9]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[8]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[7]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[6]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[5]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[4]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[3]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[2]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[1]"/>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_araddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_arvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/DMA_Loop_top_0/inst/axi_rready"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
