div.vhd,vhdl,xil_defaultlib,../../../../Project.srcs/sources_1/ip/div/sim/div.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
