ies<!---

This file is used to generate your project datasheet. Please fill in the information below and delete any unused
sections.

You can also include images in this folder and reference them in the markdown. Each image must be less than
512 kb in size, and the combined size of all images must be less than 1 MB.
-->

## How it works

A series of AND gates are used to delay a sigbal between the IN0 and the outputs.

## How to test

Starting at OUT0 the draly is 4 gates, 8 gates, 16 gates, 32 and 64 gates respectivley.

## External hardware

Monitor signals OUT0 thru OUT5 with an oscilascope to measure delay.
