 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_2x1_LBDR_output
Version: J-2014.09-SP2
Date   : Thu Jun  2 15:21:33 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[2]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  MUX_LBDR_output_sel_in[2] (in)           0.00       0.00 f
  U26/Z (EO)                               1.13       1.13 f
  U25/Z (OR2)                              1.14       2.27 f
  U19/Z (NR2)                              0.55       2.82 r
  Req_N_out (out)                          0.00       2.82 r
  data arrival time                                   2.82
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_5x1_LBDR_input
Version: J-2014.09-SP2
Date   : Thu Jun  2 15:21:34 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_input_sel_in[0]
              (input port)
  Endpoint: empty_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_input_sel_in[0] (in)            0.00       0.00 r
  U78/Z (IV)                               0.33       0.33 f
  U77/Z (NR3)                              3.90       4.23 r
  U56/Z (AO2)                              0.55       4.78 f
  U53/Z (ND3)                              0.65       5.43 r
  empty_out (out)                          0.00       5.43 r
  data arrival time                                   5.43
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_6x1_LBDR_output
Version: J-2014.09-SP2
Date   : Thu Jun  2 15:21:35 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[1]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_output_sel_in[1] (in)           0.00       0.00 r
  U64/Z (IV)                               0.39       0.39 f
  U61/Z (NR3)                              2.74       3.13 r
  U48/Z (AO2)                              0.55       3.68 f
  U46/Z (ND4)                              0.65       4.33 r
  Req_N_out (out)                          0.00       4.33 r
  data arrival time                                   4.33
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_2x1_LBDR_output
Version: J-2014.09-SP2
Date   : Thu Jun  2 15:43:43 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[2]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  MUX_LBDR_output_sel_in[2] (in)           0.00       0.00 f
  U26/Z (EO)                               1.13       1.13 f
  U25/Z (OR2)                              1.14       2.27 f
  U19/Z (NR2)                              0.55       2.82 r
  Req_N_out (out)                          0.00       2.82 r
  data arrival time                                   2.82
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_5x1_LBDR_input
Version: J-2014.09-SP2
Date   : Thu Jun  2 15:43:44 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_input_sel_in[0]
              (input port)
  Endpoint: empty_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_input_sel_in[0] (in)            0.00       0.00 r
  U78/Z (IV)                               0.33       0.33 f
  U77/Z (NR3)                              3.90       4.23 r
  U56/Z (AO2)                              0.55       4.78 f
  U53/Z (ND3)                              0.65       5.43 r
  empty_out (out)                          0.00       5.43 r
  data arrival time                                   5.43
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_6x1_LBDR_output
Version: J-2014.09-SP2
Date   : Thu Jun  2 15:43:45 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[1]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_output_sel_in[1] (in)           0.00       0.00 r
  U64/Z (IV)                               0.39       0.39 f
  U61/Z (NR3)                              2.74       3.13 r
  U48/Z (AO2)                              0.55       3.68 f
  U46/Z (ND4)                              0.65       4.33 r
  Req_N_out (out)                          0.00       4.33 r
  data arrival time                                   4.33
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_2x1_LBDR_output
Version: J-2014.09-SP2
Date   : Thu Jun  2 16:02:54 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[2]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  MUX_LBDR_output_sel_in[2] (in)           0.00       0.00 f
  U26/Z (EO)                               1.13       1.13 f
  U25/Z (OR2)                              1.14       2.27 f
  U19/Z (NR2)                              0.55       2.82 r
  Req_N_out (out)                          0.00       2.82 r
  data arrival time                                   2.82
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_5x1_LBDR_input
Version: J-2014.09-SP2
Date   : Thu Jun  2 16:02:55 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_input_sel_in[0]
              (input port)
  Endpoint: empty_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_input_sel_in[0] (in)            0.00       0.00 r
  U78/Z (IV)                               0.33       0.33 f
  U77/Z (NR3)                              3.90       4.23 r
  U56/Z (AO2)                              0.55       4.78 f
  U53/Z (ND3)                              0.65       5.43 r
  empty_out (out)                          0.00       5.43 r
  data arrival time                                   5.43
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_6x1_LBDR_output
Version: J-2014.09-SP2
Date   : Thu Jun  2 16:02:56 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[1]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_output_sel_in[1] (in)           0.00       0.00 r
  U64/Z (IV)                               0.39       0.39 f
  U61/Z (NR3)                              2.74       3.13 r
  U48/Z (AO2)                              0.55       3.68 f
  U46/Z (ND4)                              0.65       4.33 r
  Req_N_out (out)                          0.00       4.33 r
  data arrival time                                   4.33
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_2x1_LBDR_output
Version: J-2014.09-SP2
Date   : Thu Jun  2 16:09:48 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[2]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  MUX_LBDR_output_sel_in[2] (in)           0.00       0.00 f
  U26/Z (EO)                               1.13       1.13 f
  U25/Z (OR2)                              1.14       2.27 f
  U19/Z (NR2)                              0.55       2.82 r
  Req_N_out (out)                          0.00       2.82 r
  data arrival time                                   2.82
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_5x1_LBDR_input
Version: J-2014.09-SP2
Date   : Thu Jun  2 16:09:49 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_input_sel_in[0]
              (input port)
  Endpoint: empty_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_input_sel_in[0] (in)            0.00       0.00 r
  U78/Z (IV)                               0.33       0.33 f
  U77/Z (NR3)                              3.90       4.23 r
  U56/Z (AO2)                              0.55       4.78 f
  U53/Z (ND3)                              0.65       5.43 r
  empty_out (out)                          0.00       5.43 r
  data arrival time                                   5.43
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_2x1_LBDR_output
Version: J-2014.09-SP2
Date   : Thu Jun  2 16:10:14 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[2]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  MUX_LBDR_output_sel_in[2] (in)           0.00       0.00 f
  U26/Z (EO)                               1.13       1.13 f
  U25/Z (OR2)                              1.14       2.27 f
  U19/Z (NR2)                              0.55       2.82 r
  Req_N_out (out)                          0.00       2.82 r
  data arrival time                                   2.82
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_5x1_LBDR_input
Version: J-2014.09-SP2
Date   : Thu Jun  2 16:10:15 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_input_sel_in[0]
              (input port)
  Endpoint: empty_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_input_sel_in[0] (in)            0.00       0.00 r
  U78/Z (IV)                               0.33       0.33 f
  U77/Z (NR3)                              3.90       4.23 r
  U56/Z (AO2)                              0.55       4.78 f
  U53/Z (ND3)                              0.65       5.43 r
  empty_out (out)                          0.00       5.43 r
  data arrival time                                   5.43
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_6x1_LBDR_output
Version: J-2014.09-SP2
Date   : Thu Jun  2 16:10:17 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[1]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_output_sel_in[1] (in)           0.00       0.00 r
  U64/Z (IV)                               0.39       0.39 f
  U61/Z (NR3)                              2.74       3.13 r
  U48/Z (AO2)                              0.55       3.68 f
  U46/Z (ND4)                              0.65       4.33 r
  Req_N_out (out)                          0.00       4.33 r
  data arrival time                                   4.33
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_2x1_LBDR_output
Version: J-2014.09-SP2
Date   : Thu Jun  2 17:17:51 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[2]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  MUX_LBDR_output_sel_in[2] (in)           0.00       0.00 f
  U26/Z (EO)                               1.13       1.13 f
  U25/Z (OR2)                              1.14       2.27 f
  U19/Z (NR2)                              0.55       2.82 r
  Req_N_out (out)                          0.00       2.82 r
  data arrival time                                   2.82
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_5x1_LBDR_input
Version: J-2014.09-SP2
Date   : Thu Jun  2 17:17:52 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_input_sel_in[0]
              (input port)
  Endpoint: empty_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_input_sel_in[0] (in)            0.00       0.00 r
  U78/Z (IV)                               0.33       0.33 f
  U77/Z (NR3)                              3.90       4.23 r
  U56/Z (AO2)                              0.55       4.78 f
  U53/Z (ND3)                              0.65       5.43 r
  empty_out (out)                          0.00       5.43 r
  data arrival time                                   5.43
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_6x1_LBDR_output
Version: J-2014.09-SP2
Date   : Thu Jun  2 17:17:53 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[1]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_output_sel_in[1] (in)           0.00       0.00 r
  U64/Z (IV)                               0.39       0.39 f
  U61/Z (NR3)                              2.74       3.13 r
  U48/Z (AO2)                              0.55       3.68 f
  U46/Z (ND4)                              0.65       4.33 r
  Req_N_out (out)                          0.00       4.33 r
  data arrival time                                   4.33
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_2x1_LBDR_output
Version: J-2014.09-SP2
Date   : Thu Jun  2 17:27:26 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[2]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  MUX_LBDR_output_sel_in[2] (in)           0.00       0.00 f
  U26/Z (EO)                               1.13       1.13 f
  U25/Z (OR2)                              1.14       2.27 f
  U19/Z (NR2)                              0.55       2.82 r
  Req_N_out (out)                          0.00       2.82 r
  data arrival time                                   2.82
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_5x1_LBDR_input
Version: J-2014.09-SP2
Date   : Thu Jun  2 17:27:27 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_input_sel_in[0]
              (input port)
  Endpoint: empty_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_input_sel_in[0] (in)            0.00       0.00 r
  U78/Z (IV)                               0.33       0.33 f
  U77/Z (NR3)                              3.90       4.23 r
  U56/Z (AO2)                              0.55       4.78 f
  U53/Z (ND3)                              0.65       5.43 r
  empty_out (out)                          0.00       5.43 r
  data arrival time                                   5.43
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_6x1_LBDR_output
Version: J-2014.09-SP2
Date   : Thu Jun  2 17:27:28 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[1]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_output_sel_in[1] (in)           0.00       0.00 r
  U64/Z (IV)                               0.39       0.39 f
  U61/Z (NR3)                              2.74       3.13 r
  U48/Z (AO2)                              0.55       3.68 f
  U46/Z (ND4)                              0.65       4.33 r
  Req_N_out (out)                          0.00       4.33 r
  data arrival time                                   4.33
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_2x1_LBDR_output
Version: J-2014.09-SP2
Date   : Thu Jun  2 17:30:00 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[2]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  MUX_LBDR_output_sel_in[2] (in)           0.00       0.00 f
  U26/Z (EO)                               1.13       1.13 f
  U25/Z (OR2)                              1.14       2.27 f
  U19/Z (NR2)                              0.55       2.82 r
  Req_N_out (out)                          0.00       2.82 r
  data arrival time                                   2.82
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_5x1_LBDR_input
Version: J-2014.09-SP2
Date   : Thu Jun  2 17:30:01 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_input_sel_in[0]
              (input port)
  Endpoint: empty_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_input_sel_in[0] (in)            0.00       0.00 r
  U78/Z (IV)                               0.33       0.33 f
  U77/Z (NR3)                              3.90       4.23 r
  U56/Z (AO2)                              0.55       4.78 f
  U53/Z (ND3)                              0.65       5.43 r
  empty_out (out)                          0.00       5.43 r
  data arrival time                                   5.43
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_6x1_LBDR_output
Version: J-2014.09-SP2
Date   : Thu Jun  2 17:30:02 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[1]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_output_sel_in[1] (in)           0.00       0.00 r
  U64/Z (IV)                               0.39       0.39 f
  U61/Z (NR3)                              2.74       3.13 r
  U48/Z (AO2)                              0.55       3.68 f
  U46/Z (ND4)                              0.65       4.33 r
  Req_N_out (out)                          0.00       4.33 r
  data arrival time                                   4.33
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_2x1_LBDR_output
Version: J-2014.09-SP2
Date   : Thu Jun  2 17:44:19 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[2]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  MUX_LBDR_output_sel_in[2] (in)           0.00       0.00 f
  U26/Z (EO)                               1.13       1.13 f
  U25/Z (OR2)                              1.14       2.27 f
  U19/Z (NR2)                              0.55       2.82 r
  Req_N_out (out)                          0.00       2.82 r
  data arrival time                                   2.82
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_5x1_LBDR_input
Version: J-2014.09-SP2
Date   : Thu Jun  2 17:44:20 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_input_sel_in[0]
              (input port)
  Endpoint: empty_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_input_sel_in[0] (in)            0.00       0.00 r
  U78/Z (IV)                               0.33       0.33 f
  U77/Z (NR3)                              3.90       4.23 r
  U56/Z (AO2)                              0.55       4.78 f
  U53/Z (ND3)                              0.65       5.43 r
  empty_out (out)                          0.00       5.43 r
  data arrival time                                   5.43
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_6x1_LBDR_output
Version: J-2014.09-SP2
Date   : Thu Jun  2 17:44:21 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[1]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_output_sel_in[1] (in)           0.00       0.00 r
  U64/Z (IV)                               0.39       0.39 f
  U61/Z (NR3)                              2.74       3.13 r
  U48/Z (AO2)                              0.55       3.68 f
  U46/Z (ND4)                              0.65       4.33 r
  Req_N_out (out)                          0.00       4.33 r
  data arrival time                                   4.33
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_2x1_LBDR_output
Version: J-2014.09-SP2
Date   : Thu Jun  2 18:33:05 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[2]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  MUX_LBDR_output_sel_in[2] (in)           0.00       0.00 f
  U26/Z (EO)                               1.13       1.13 f
  U25/Z (OR2)                              1.14       2.27 f
  U19/Z (NR2)                              0.55       2.82 r
  Req_N_out (out)                          0.00       2.82 r
  data arrival time                                   2.82
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_5x1_LBDR_input
Version: J-2014.09-SP2
Date   : Thu Jun  2 18:33:06 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_input_sel_in[0]
              (input port)
  Endpoint: empty_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_input_sel_in[0] (in)            0.00       0.00 r
  U78/Z (IV)                               0.33       0.33 f
  U77/Z (NR3)                              3.90       4.23 r
  U56/Z (AO2)                              0.55       4.78 f
  U53/Z (ND3)                              0.65       5.43 r
  empty_out (out)                          0.00       5.43 r
  data arrival time                                   5.43
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_6x1_LBDR_output
Version: J-2014.09-SP2
Date   : Thu Jun  2 18:33:07 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[1]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_output_sel_in[1] (in)           0.00       0.00 r
  U64/Z (IV)                               0.39       0.39 f
  U61/Z (NR3)                              2.74       3.13 r
  U48/Z (AO2)                              0.55       3.68 f
  U46/Z (ND4)                              0.65       4.33 r
  Req_N_out (out)                          0.00       4.33 r
  data arrival time                                   4.33
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_2x1_LBDR_output
Version: J-2014.09-SP2
Date   : Thu Jun  2 19:51:39 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[2]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  MUX_LBDR_output_sel_in[2] (in)           0.00       0.00 f
  U26/Z (EO)                               1.13       1.13 f
  U25/Z (OR2)                              1.14       2.27 f
  U19/Z (NR2)                              0.55       2.82 r
  Req_N_out (out)                          0.00       2.82 r
  data arrival time                                   2.82
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_5x1_LBDR_input
Version: J-2014.09-SP2
Date   : Thu Jun  2 19:51:40 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_input_sel_in[0]
              (input port)
  Endpoint: empty_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_input_sel_in[0] (in)            0.00       0.00 r
  U78/Z (IV)                               0.33       0.33 f
  U77/Z (NR3)                              3.90       4.23 r
  U56/Z (AO2)                              0.55       4.78 f
  U53/Z (ND3)                              0.65       5.43 r
  empty_out (out)                          0.00       5.43 r
  data arrival time                                   5.43
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_6x1_LBDR_output
Version: J-2014.09-SP2
Date   : Thu Jun  2 19:51:41 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[1]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_output_sel_in[1] (in)           0.00       0.00 r
  U64/Z (IV)                               0.39       0.39 f
  U61/Z (NR3)                              2.74       3.13 r
  U48/Z (AO2)                              0.55       3.68 f
  U46/Z (ND4)                              0.65       4.33 r
  Req_N_out (out)                          0.00       4.33 r
  data arrival time                                   4.33
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_2x1_LBDR_output
Version: J-2014.09-SP2
Date   : Fri Jun  3 14:34:47 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[2]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  MUX_LBDR_output_sel_in[2] (in)           0.00       0.00 f
  U26/Z (EO)                               1.13       1.13 f
  U25/Z (OR2)                              1.14       2.27 f
  U19/Z (NR2)                              0.55       2.82 r
  Req_N_out (out)                          0.00       2.82 r
  data arrival time                                   2.82
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_5x1_LBDR_input
Version: J-2014.09-SP2
Date   : Fri Jun  3 14:34:48 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_input_sel_in[0]
              (input port)
  Endpoint: empty_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_input_sel_in[0] (in)            0.00       0.00 r
  U78/Z (IV)                               0.33       0.33 f
  U77/Z (NR3)                              3.90       4.23 r
  U56/Z (AO2)                              0.55       4.78 f
  U53/Z (ND3)                              0.65       5.43 r
  empty_out (out)                          0.00       5.43 r
  data arrival time                                   5.43
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_6x1_LBDR_output
Version: J-2014.09-SP2
Date   : Fri Jun  3 14:34:49 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[1]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_output_sel_in[1] (in)           0.00       0.00 r
  U64/Z (IV)                               0.39       0.39 f
  U61/Z (NR3)                              2.74       3.13 r
  U48/Z (AO2)                              0.55       3.68 f
  U46/Z (ND4)                              0.65       4.33 r
  Req_N_out (out)                          0.00       4.33 r
  data arrival time                                   4.33
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_2x1_LBDR_output
Version: J-2014.09-SP2
Date   : Fri Jun  3 15:03:19 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[2]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  MUX_LBDR_output_sel_in[2] (in)           0.00       0.00 f
  U26/Z (EO)                               1.13       1.13 f
  U25/Z (OR2)                              1.14       2.27 f
  U19/Z (NR2)                              0.55       2.82 r
  Req_N_out (out)                          0.00       2.82 r
  data arrival time                                   2.82
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_5x1_LBDR_input
Version: J-2014.09-SP2
Date   : Fri Jun  3 15:03:20 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_input_sel_in[0]
              (input port)
  Endpoint: empty_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_input_sel_in[0] (in)            0.00       0.00 r
  U78/Z (IV)                               0.33       0.33 f
  U77/Z (NR3)                              3.90       4.23 r
  U56/Z (AO2)                              0.55       4.78 f
  U53/Z (ND3)                              0.65       5.43 r
  empty_out (out)                          0.00       5.43 r
  data arrival time                                   5.43
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_6x1_LBDR_output
Version: J-2014.09-SP2
Date   : Fri Jun  3 15:03:21 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[1]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_output_sel_in[1] (in)           0.00       0.00 r
  U64/Z (IV)                               0.39       0.39 f
  U61/Z (NR3)                              2.74       3.13 r
  U48/Z (AO2)                              0.55       3.68 f
  U46/Z (ND4)                              0.65       4.33 r
  Req_N_out (out)                          0.00       4.33 r
  data arrival time                                   4.33
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_5x1_LBDR_input
Version: J-2014.09-SP2
Date   : Fri Jun  3 15:03:22 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_input_sel_in[0]
              (input port)
  Endpoint: empty_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_input_sel_in[0] (in)            0.00       0.00 r
  U78/Z (IV)                               0.33       0.33 f
  U77/Z (NR3)                              3.90       4.23 r
  U56/Z (AO2)                              0.55       4.78 f
  U53/Z (ND3)                              0.65       5.43 r
  empty_out (out)                          0.00       5.43 r
  data arrival time                                   5.43
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_2x1_LBDR_output
Version: J-2014.09-SP2
Date   : Fri Jun  3 15:07:14 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[2]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  MUX_LBDR_output_sel_in[2] (in)           0.00       0.00 f
  U26/Z (EO)                               1.13       1.13 f
  U25/Z (OR2)                              1.14       2.27 f
  U19/Z (NR2)                              0.55       2.82 r
  Req_N_out (out)                          0.00       2.82 r
  data arrival time                                   2.82
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_5x1_LBDR_input
Version: J-2014.09-SP2
Date   : Fri Jun  3 15:07:16 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_input_sel_in[0]
              (input port)
  Endpoint: empty_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_input_sel_in[0] (in)            0.00       0.00 r
  U78/Z (IV)                               0.33       0.33 f
  U77/Z (NR3)                              3.90       4.23 r
  U56/Z (AO2)                              0.55       4.78 f
  U53/Z (ND3)                              0.65       5.43 r
  empty_out (out)                          0.00       5.43 r
  data arrival time                                   5.43
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_6x1_LBDR_output
Version: J-2014.09-SP2
Date   : Fri Jun  3 15:07:17 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[1]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_output_sel_in[1] (in)           0.00       0.00 r
  U64/Z (IV)                               0.39       0.39 f
  U61/Z (NR3)                              2.74       3.13 r
  U48/Z (AO2)                              0.55       3.68 f
  U46/Z (ND4)                              0.65       4.33 r
  Req_N_out (out)                          0.00       4.33 r
  data arrival time                                   4.33
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_5x1_LBDR_output
Version: J-2014.09-SP2
Date   : Fri Jun  3 15:07:18 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[0]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_output_sel_in[0] (in)           0.00       0.00 r
  U54/Z (IV)                               0.33       0.33 f
  U53/Z (NR3)                              2.74       3.07 r
  U40/Z (AO2)                              0.55       3.62 f
  U37/Z (ND3)                              0.65       4.27 r
  Req_N_out (out)                          0.00       4.27 r
  data arrival time                                   4.27
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_2x1_LBDR_output
Version: J-2014.09-SP2
Date   : Wed Jun  8 01:06:28 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[2]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_output_sel_in[2] (in)           0.00       0.00 r
  I_1/Z (IVAP)                             0.35       0.35 f
  U15/Z (IV)                               1.39       1.74 r
  U14/Z (OR2)                              0.52       2.26 r
  U11/Z (ND3)                              0.94       3.21 f
  U6/Z (NR2)                               0.55       3.76 r
  Req_N_out (out)                          0.00       3.76 r
  data arrival time                                   3.76
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_5x1_LBDR_input
Version: J-2014.09-SP2
Date   : Wed Jun  8 01:06:29 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_input_sel_in[1]
              (input port)
  Endpoint: empty_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_input_sel_in[1] (in)            0.00       0.00 r
  I_1/Z (IVAP)                             0.21       0.21 f
  C14/Z (OR2)                              0.97       1.18 f
  U37/Z (OR2)                              1.03       2.20 f
  I_5/Z (IVAP)                             0.52       2.73 r
  U15/Z (AO2)                              0.55       3.28 f
  U14/Z (ND3)                              0.65       3.93 r
  empty_out (out)                          0.00       3.93 r
  data arrival time                                   3.93
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_6x1_LBDR_output
Version: J-2014.09-SP2
Date   : Wed Jun  8 01:06:30 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[1]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  MUX_LBDR_output_sel_in[1] (in)           0.00       0.00 f
  I_1/Z (IVAP)                             0.33       0.33 r
  C14/Z (OR2)                              0.52       0.85 r
  U34/Z (IV)                               0.27       1.12 f
  U31/Z (ND2)                              0.91       2.03 r
  I_5/Z (IVAP)                             0.31       2.34 f
  U16/Z (AO2)                              1.08       3.43 r
  U12/Z (ND4)                              0.45       3.88 f
  Req_N_out (out)                          0.00       3.88 f
  data arrival time                                   3.88
  -----------------------------------------------------------
  (Path is unconstrained)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : MUX_5x1_LBDR_output
Version: J-2014.09-SP2
Date   : Wed Jun  8 01:06:31 2016
****************************************

Operating Conditions: nom_pvt   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: MUX_LBDR_output_sel_in[1]
              (input port)
  Endpoint: Req_N_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  MUX_LBDR_output_sel_in[1] (in)           0.00       0.00 r
  I_1/Z (IVAP)                             0.21       0.21 f
  C14/Z (OR2)                              0.97       1.18 f
  U25/Z (OR2)                              1.03       2.20 f
  I_5/Z (IVAP)                             0.43       2.63 r
  U11/Z (AO2)                              0.55       3.18 f
  U10/Z (ND3)                              0.65       3.83 r
  Req_N_out (out)                          0.00       3.83 r
  data arrival time                                   3.83
  -----------------------------------------------------------
  (Path is unconstrained)


1
