tap_hard_reset;
sim: force_signal par_fab_center.mdu.dfx_agg.dfxagg_security_policy 0b0010;
sim: force_signal par_fab_center.mdu.dfx_agg.dfxagg_policy_update  1;


#####Dipu Added: Global override for gltich bypass ###
#####rem: force_signal  xxspare5 0;

# Command : /p/hdk/cad/spf/latest/bin/spf --toolSet_tap_ignore_name_case_sensitivity=on --toolSet_allow_multiple_register_per_opcode=on --tapSpecFile /nfs/sc/disks/dg2_infr_ipdrop_01/ip_releases/dgp/DRAFT_DFX_DG2/DGPB01P0_DRAFT_DFX_DG2_V8.5/output/dft/verif/spf/spf_tap_architecture.spfspec --testSeqFile xxpreqb_glitch_free.spf --itppFile xxpreqb_glitch_free.itpp 

#===========================================================
# TAP2IOSF posted write transaction to addr 0x3F50, data 0x08000000
rem: IR_REGISTERS: CLTAP=>TAPSELECT[14] = 14 bits ;
scani: 00000000010001 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>TAPSELECT[14] = 14 bits ;
scand: 00101010101000, XXXXXXXXXXXXXX ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_TAP=>TAPSELECT[8] + CLTAP_RETAP=>BYPASS[2] = 24 bits ;
scani: 11111111111111_00010001_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_TAP=>TAPSELECT[26] + CLTAP_RETAP=>BYPASS[1] = 28 bits ;
scand: 0_00101010101010101010101000_0, X_XXXXXXXXXXXXXXXXXXXXXXXXXX_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_TAP=>BYPASS[8] + TAP2IOSFGP_TAP=>SBMSGGO[8] + CDU_FAB_CENTER_TAP_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 34 bits ;
scani: 11111111111111_11111111_00110000_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_TAP=>BYPASS[1] + TAP2IOSFGP_TAP=>SBMSGGO[96] + CDU_FAB_CENTER_TAP_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 100 bits ;
scand: 0_0_000010000000000000000000000000000011111101010000000000000000111100000000000001110111110100000000_0_0, X_X_XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX_X_X ;
to_state: Run-Test/Idle ;


# TAP2IOSF nonposted read transaction to addr 0x3F50
rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_TAP=>BYPASS[8] + TAP2IOSFGP_TAP=>SBMSGGO[8] + CDU_FAB_CENTER_TAP_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 34 bits ;
scani: 11111111111111_11111111_00110000_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_TAP=>BYPASS[1] + TAP2IOSFGP_TAP=>SBMSGGO[96] + CDU_FAB_CENTER_TAP_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 100 bits ;
scand: 0_0_000000000000000000000000000000000011111101010000000000000000111100000000000001100111110100001000_0_0, X_X_XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX_X_X ;
to_state: Run-Test/Idle ;


# Read TAP2IOSF response data
rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_TAP=>BYPASS[8] + TAP2IOSFGP_TAP=>SBMSGRSP[8] + CDU_FAB_CENTER_TAP_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 34 bits ;
scani: 11111111111111_11111111_00110001_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_TAP=>BYPASS[1] + TAP2IOSFGP_TAP=>SBMSGRSP[96] + CDU_FAB_CENTER_TAP_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 100 bits ;
scand: 0_0_000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000_0_0, X_X_XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX_X_X ;
to_state: Run-Test/Idle ;


rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_TAP=>TAPSELECT[8] + TAP2IOSFGP_TAP=>BYPASS[8] + CDU_FAB_CENTER_TAP_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 34 bits ;
scani: 11111111111111_00010001_11111111_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_TAP=>TAPSELECT[26] + TAP2IOSFGP_TAP=>BYPASS[1] + CDU_FAB_CENTER_TAP_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 30 bits ;
scand: 0_10101010101010101010101010_0_0_0, X_XXXXXXXXXXXXXXXXXXXXXXXXXX_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>TAPSELECT[14] + CDU_FAB_CENTER_TAP=>BYPASS[8] + CLTAP_RETAP=>BYPASS[2] = 24 bits ;
scani: 00000000010001_11111111_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>TAPSELECT[14] + CDU_FAB_CENTER_TAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 16 bits ;
scand: 10101010101010_0_0, XXXXXXXXXXXXXX_X_X ;
to_state: Run-Test/Idle ;
##End of xxpreqb tap2iosf programming

##Start of glitch bypass programming##
# Version : cmts eng.2020.ww36a
# User    : dpoovala
# Host    : sccj004307.sc.intel.com
# Time    : Thu Sep 24 00:30:57 2020

# Command : /p/hdk/cad/spf/latest/bin/spf --toolSet_tap_ignore_name_case_sensitivity=on --toolSet_allow_multiple_register_per_opcode=on --tapSpecFile /nfs/sc/disks/dg2_infr_ipdrop_01/ip_releases/dgp/DRAFT_DFX_DG2/DGPB01P0_DRAFT_DFX_DG2_V8.5/output/dft/verif/spf/spf_tap_architecture.spfspec --testSeqFile /nfs/site/disks/dgp.integ.dfxval.3/dpoovala/DG2_BSCAN/DG2-512B0_PATTERNS/LGCIO_GLITCH_BYPASS_512.spf --itppFile /nfs/site/disks/dgp.integ.dfxval.3/dpoovala/DG2_BSCAN/DG2-512B0_PATTERNS/LGCIO_GLITCH_BYPASS_512.itpp 

#===========================================================


# LGCIO Glitch bypass
rem: IR_REGISTERS: CLTAP=>TAPSELECT[14] = 14 bits ;
scani: 00000000010001 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>TAPSELECT[14] = 14 bits ;
scand: 00100010101010, XXXXXXXXXXXXXX ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>TAPSELECT[8] + CLTAP_RETAP=>BYPASS[2] = 24 bits ;
scani: 11111111111111_00010001_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>TAPSELECT[6] + CLTAP_RETAP=>BYPASS[1] = 8 bits ;
scand: 0_000010_0, X_XXXXXX_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>TAPSELECT[8] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 34 bits ;
scani: 11111111111111_11111111_00010001_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>TAPSELECT[6] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 10 bits ;
scand: 0_0_000010_0_0, X_X_XXXXXX_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>BYPASS[8] + CDU_FAB_LEFT_3_TAP=>TAPSELECT[8] + CDU_FAB_CENTER_7_RETAP=>BYPASS[2] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 44 bits ;
scani: 11111111111111_11111111_11111111_00010001_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>BYPASS[1] + CDU_FAB_LEFT_3_TAP=>TAPSELECT[4] + CDU_FAB_CENTER_7_RETAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 10 bits ;
scand: 0_0_0_0000_0_0_0, X_X_X_XXXX_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>BYPASS[8] + CDU_FAB_LEFT_3_TAP=>BYPASS[8] + CDU_FAB_LEFT_2_TAP=>TAPSELECT[8] + CDU_FAB_LEFT_3_RETAP=>BYPASS[2] + CDU_FAB_CENTER_7_RETAP=>BYPASS[2] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 54 bits ;
scani: 11111111111111_11111111_11111111_11111111_00010001_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>BYPASS[1] + CDU_FAB_LEFT_3_TAP=>BYPASS[1] + CDU_FAB_LEFT_2_TAP=>TAPSELECT[6] + CDU_FAB_LEFT_3_RETAP=>BYPASS[1] + CDU_FAB_CENTER_7_RETAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 14 bits ;
scand: 0_0_0_0_001000_0_0_0_0, X_X_X_X_XXXXXX_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>BYPASS[8] + CDU_FAB_LEFT_3_TAP=>BYPASS[8] + CDU_FAB_LEFT_2_TAP=>BYPASS[8] + CDU_FAB_LEFT_1_TAP=>TAPSELECT[8] + CDU_FAB_LEFT_2_RETAP=>BYPASS[2] + CDU_FAB_LEFT_3_RETAP=>BYPASS[2] + CDU_FAB_CENTER_7_RETAP=>BYPASS[2] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 64 bits ;
scani: 11111111111111_11111111_11111111_11111111_11111111_00010001_11_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>BYPASS[1] + CDU_FAB_LEFT_3_TAP=>BYPASS[1] + CDU_FAB_LEFT_2_TAP=>BYPASS[1] + CDU_FAB_LEFT_1_TAP=>TAPSELECT[10] + CDU_FAB_LEFT_2_RETAP=>BYPASS[1] + CDU_FAB_LEFT_3_RETAP=>BYPASS[1] + CDU_FAB_CENTER_7_RETAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 20 bits ;
scand: 0_0_0_0_0_0010001010_0_0_0_0_0, X_X_X_X_X_XXXXXXXXXX_X_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>BYPASS[8] + CDU_FAB_LEFT_3_TAP=>BYPASS[8] + CDU_FAB_LEFT_2_TAP=>BYPASS[8] + CDU_FAB_LEFT_1_TAP=>BYPASS[8] + CDU_SPI_GPIO_1_TAP=>TAPSELECT[8] + CDU_FAB_LEFT_1_RETAP=>BYPASS[2] + CDU_FAB_LEFT_2_RETAP=>BYPASS[2] + CDU_FAB_LEFT_3_RETAP=>BYPASS[2] + CDU_FAB_CENTER_7_RETAP=>BYPASS[2] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 74 bits ;
scani: 11111111111111_11111111_11111111_11111111_11111111_11111111_00010001_11_11_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>BYPASS[1] + CDU_FAB_LEFT_3_TAP=>BYPASS[1] + CDU_FAB_LEFT_2_TAP=>BYPASS[1] + CDU_FAB_LEFT_1_TAP=>BYPASS[1] + CDU_SPI_GPIO_1_TAP=>TAPSELECT[4] + CDU_FAB_LEFT_1_RETAP=>BYPASS[1] + CDU_FAB_LEFT_2_RETAP=>BYPASS[1] + CDU_FAB_LEFT_3_RETAP=>BYPASS[1] + CDU_FAB_CENTER_7_RETAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 16 bits ;
scand: 0_0_0_0_0_0_0000_0_0_0_0_0_0, X_X_X_X_X_X_XXXX_X_X_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>BYPASS[8] + CDU_FAB_LEFT_3_TAP=>BYPASS[8] + CDU_FAB_LEFT_2_TAP=>BYPASS[8] + CDU_FAB_LEFT_1_TAP=>BYPASS[8] + CDU_SPI_GPIO_1_TAP=>BYPASS[8] + LGCIO_FUSE_TAP=>MISC_DAM_MODE_N_CFG[8] + CDU_SPI_GPIO_1_TAP_RETAP=>BYPASS[2] + CDU_FAB_LEFT_1_RETAP=>BYPASS[2] + CDU_FAB_LEFT_2_RETAP=>BYPASS[2] + CDU_FAB_LEFT_3_RETAP=>BYPASS[2] + CDU_FAB_CENTER_7_RETAP=>BYPASS[2] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 84 bits ;
scani: 11111111111111_11111111_11111111_11111111_11111111_11111111_11111111_00010111_11_11_11_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>BYPASS[1] + CDU_FAB_LEFT_3_TAP=>BYPASS[1] + CDU_FAB_LEFT_2_TAP=>BYPASS[1] + CDU_FAB_LEFT_1_TAP=>BYPASS[1] + CDU_SPI_GPIO_1_TAP=>BYPASS[1] + LGCIO_FUSE_TAP=>MISC_DAM_MODE_N_CFG[35] + CDU_SPI_GPIO_1_TAP_RETAP=>BYPASS[1] + CDU_FAB_LEFT_1_RETAP=>BYPASS[1] + CDU_FAB_LEFT_2_RETAP=>BYPASS[1] + CDU_FAB_LEFT_3_RETAP=>BYPASS[1] + CDU_FAB_CENTER_7_RETAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 49 bits ;
scand: 0_0_0_0_0_0_0_00001000000000000000000000000001010_0_0_0_0_0_0_0, X_X_X_X_X_X_X_XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX_X_X_X_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>BYPASS[8] + CDU_FAB_LEFT_3_TAP=>BYPASS[8] + CDU_FAB_LEFT_2_TAP=>BYPASS[8] + CDU_FAB_LEFT_1_TAP=>BYPASS[8] + CDU_SPI_GPIO_1_TAP=>BYPASS[8] + LGCIO_FUSE_TAP=>MISC_SPARE1_CFG[8] + CDU_SPI_GPIO_1_TAP_RETAP=>BYPASS[2] + CDU_FAB_LEFT_1_RETAP=>BYPASS[2] + CDU_FAB_LEFT_2_RETAP=>BYPASS[2] + CDU_FAB_LEFT_3_RETAP=>BYPASS[2] + CDU_FAB_CENTER_7_RETAP=>BYPASS[2] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 84 bits ;
scani: 11111111111111_11111111_11111111_11111111_11111111_11111111_11111111_00011101_11_11_11_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>BYPASS[1] + CDU_FAB_LEFT_3_TAP=>BYPASS[1] + CDU_FAB_LEFT_2_TAP=>BYPASS[1] + CDU_FAB_LEFT_1_TAP=>BYPASS[1] + CDU_SPI_GPIO_1_TAP=>BYPASS[1] + LGCIO_FUSE_TAP=>MISC_SPARE1_CFG[35] + CDU_SPI_GPIO_1_TAP_RETAP=>BYPASS[1] + CDU_FAB_LEFT_1_RETAP=>BYPASS[1] + CDU_FAB_LEFT_2_RETAP=>BYPASS[1] + CDU_FAB_LEFT_3_RETAP=>BYPASS[1] + CDU_FAB_CENTER_7_RETAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 49 bits ;
scand: 0_0_0_0_0_0_0_00001000011110000000000000000001010_0_0_0_0_0_0_0, X_X_X_X_X_X_X_XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX_X_X_X_X_X_X_X ;
to_state: Run-Test/Idle ;


rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>BYPASS[8] + CDU_FAB_LEFT_3_TAP=>BYPASS[8] + CDU_FAB_LEFT_2_TAP=>BYPASS[8] + CDU_FAB_LEFT_1_TAP=>BYPASS[8] + CDU_SPI_GPIO_1_TAP=>TAPSELECT[8] + LGCIO_FUSE_TAP=>BYPASS[8] + CDU_SPI_GPIO_1_TAP_RETAP=>BYPASS[2] + CDU_FAB_LEFT_1_RETAP=>BYPASS[2] + CDU_FAB_LEFT_2_RETAP=>BYPASS[2] + CDU_FAB_LEFT_3_RETAP=>BYPASS[2] + CDU_FAB_CENTER_7_RETAP=>BYPASS[2] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 84 bits ;
scani: 11111111111111_11111111_11111111_11111111_11111111_11111111_00010001_11111111_11_11_11_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>BYPASS[1] + CDU_FAB_LEFT_3_TAP=>BYPASS[1] + CDU_FAB_LEFT_2_TAP=>BYPASS[1] + CDU_FAB_LEFT_1_TAP=>BYPASS[1] + CDU_SPI_GPIO_1_TAP=>TAPSELECT[4] + LGCIO_FUSE_TAP=>BYPASS[1] + CDU_SPI_GPIO_1_TAP_RETAP=>BYPASS[1] + CDU_FAB_LEFT_1_RETAP=>BYPASS[1] + CDU_FAB_LEFT_2_RETAP=>BYPASS[1] + CDU_FAB_LEFT_3_RETAP=>BYPASS[1] + CDU_FAB_CENTER_7_RETAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 18 bits ;
scand: 0_0_0_0_0_0_1010_0_0_0_0_0_0_0_0, X_X_X_X_X_X_XXXX_X_X_X_X_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>BYPASS[8] + CDU_FAB_LEFT_3_TAP=>BYPASS[8] + CDU_FAB_LEFT_2_TAP=>BYPASS[8] + CDU_FAB_LEFT_1_TAP=>TAPSELECT[8] + CDU_SPI_GPIO_1_TAP=>BYPASS[8] + CDU_FAB_LEFT_1_RETAP=>BYPASS[2] + CDU_FAB_LEFT_2_RETAP=>BYPASS[2] + CDU_FAB_LEFT_3_RETAP=>BYPASS[2] + CDU_FAB_CENTER_7_RETAP=>BYPASS[2] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 74 bits ;
scani: 11111111111111_11111111_11111111_11111111_11111111_00010001_11111111_11_11_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>BYPASS[1] + CDU_FAB_LEFT_3_TAP=>BYPASS[1] + CDU_FAB_LEFT_2_TAP=>BYPASS[1] + CDU_FAB_LEFT_1_TAP=>TAPSELECT[10] + CDU_SPI_GPIO_1_TAP=>BYPASS[1] + CDU_FAB_LEFT_1_RETAP=>BYPASS[1] + CDU_FAB_LEFT_2_RETAP=>BYPASS[1] + CDU_FAB_LEFT_3_RETAP=>BYPASS[1] + CDU_FAB_CENTER_7_RETAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 22 bits ;
scand: 0_0_0_0_0_1010101010_0_0_0_0_0_0_0, X_X_X_X_X_XXXXXXXXXX_X_X_X_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>BYPASS[8] + CDU_FAB_LEFT_3_TAP=>BYPASS[8] + CDU_FAB_LEFT_2_TAP=>TAPSELECT[8] + CDU_FAB_LEFT_1_TAP=>BYPASS[8] + CDU_FAB_LEFT_2_RETAP=>BYPASS[2] + CDU_FAB_LEFT_3_RETAP=>BYPASS[2] + CDU_FAB_CENTER_7_RETAP=>BYPASS[2] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 64 bits ;
scani: 11111111111111_11111111_11111111_11111111_00010001_11111111_11_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>BYPASS[1] + CDU_FAB_LEFT_3_TAP=>BYPASS[1] + CDU_FAB_LEFT_2_TAP=>TAPSELECT[6] + CDU_FAB_LEFT_1_TAP=>BYPASS[1] + CDU_FAB_LEFT_2_RETAP=>BYPASS[1] + CDU_FAB_LEFT_3_RETAP=>BYPASS[1] + CDU_FAB_CENTER_7_RETAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 16 bits ;
scand: 0_0_0_0_101010_0_0_0_0_0_0, X_X_X_X_XXXXXX_X_X_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>BYPASS[8] + CDU_FAB_LEFT_3_TAP=>TAPSELECT[8] + CDU_FAB_LEFT_2_TAP=>BYPASS[8] + CDU_FAB_LEFT_3_RETAP=>BYPASS[2] + CDU_FAB_CENTER_7_RETAP=>BYPASS[2] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 54 bits ;
scani: 11111111111111_11111111_11111111_00010001_11111111_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>BYPASS[1] + CDU_FAB_LEFT_3_TAP=>TAPSELECT[4] + CDU_FAB_LEFT_2_TAP=>BYPASS[1] + CDU_FAB_LEFT_3_RETAP=>BYPASS[1] + CDU_FAB_CENTER_7_RETAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 12 bits ;
scand: 0_0_0_1010_0_0_0_0_0, X_X_X_XXXX_X_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>TAPSELECT[8] + CDU_FAB_LEFT_3_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_RETAP=>BYPASS[2] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 44 bits ;
scani: 11111111111111_11111111_00010001_11111111_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>TAPSELECT[6] + CDU_FAB_LEFT_3_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_RETAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 12 bits ;
scand: 0_0_001010_0_0_0_0, X_X_XXXXXX_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>TAPSELECT[8] + CDU_FAB_CENTER_7_RETAP=>BYPASS[2] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 36 bits ;
scani: 11111111111111_11111111_00010001_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>TAPSELECT[6] + CDU_FAB_CENTER_7_RETAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 11 bits ;
scand: 0_0_001000_0_0_0, X_X_XXXXXX_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>BYPASS[8] + CDU_FAB_CENTER_8_TAP=>TAPSELECT[8] + CDU_FAB_CENTER_7_RETAP=>BYPASS[2] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 44 bits ;
scani: 11111111111111_11111111_11111111_00010001_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>BYPASS[1] + CDU_FAB_CENTER_8_TAP=>TAPSELECT[4] + CDU_FAB_CENTER_7_RETAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 10 bits ;
scand: 0_0_0_0000_0_0_0, X_X_X_XXXX_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>BYPASS[8] + CDU_FAB_CENTER_8_TAP=>BYPASS[8] + CDU_FUSE_GPIO_TAP=>TAPSELECT[8] + CDU_FAB_CENTER_8_RETAP=>BYPASS[2] + CDU_FAB_CENTER_7_RETAP=>BYPASS[2] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 54 bits ;
scani: 11111111111111_11111111_11111111_11111111_00010001_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>BYPASS[1] + CDU_FAB_CENTER_8_TAP=>BYPASS[1] + CDU_FUSE_GPIO_TAP=>TAPSELECT[12] + CDU_FAB_CENTER_8_RETAP=>BYPASS[1] + CDU_FAB_CENTER_7_RETAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 20 bits ;
scand: 0_0_0_0_001000101010_0_0_0_0, X_X_X_X_XXXXXXXXXXXX_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>BYPASS[8] + CDU_FAB_CENTER_8_TAP=>BYPASS[8] + CDU_FUSE_GPIO_TAP=>BYPASS[8] + LGCIO_MISC_TAP=>MISC_SVID_ALERT_CFG[8] + CDU_FUSE_GPIO_TAP_RETAP=>BYPASS[2] + CDU_FAB_CENTER_8_RETAP=>BYPASS[2] + CDU_FAB_CENTER_7_RETAP=>BYPASS[2] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 64 bits ;
scani: 11111111111111_11111111_11111111_11111111_11111111_01010100_11_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>BYPASS[1] + CDU_FAB_CENTER_8_TAP=>BYPASS[1] + CDU_FUSE_GPIO_TAP=>BYPASS[1] + LGCIO_MISC_TAP=>MISC_SVID_ALERT_CFG[35] + CDU_FUSE_GPIO_TAP_RETAP=>BYPASS[1] + CDU_FAB_CENTER_8_RETAP=>BYPASS[1] + CDU_FAB_CENTER_7_RETAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 45 bits ;
scand: 0_0_0_0_0_00001000000000000000000000000001010_0_0_0_0_0, X_X_X_X_X_XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX_X_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>BYPASS[8] + CDU_FAB_CENTER_8_TAP=>BYPASS[8] + CDU_FUSE_GPIO_TAP=>BYPASS[8] + LGCIO_MISC_TAP=>MISC_PWRMGMT_ALERT_CFG[8] + CDU_FUSE_GPIO_TAP_RETAP=>BYPASS[2] + CDU_FAB_CENTER_8_RETAP=>BYPASS[2] + CDU_FAB_CENTER_7_RETAP=>BYPASS[2] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 64 bits ;
scani: 11111111111111_11111111_11111111_11111111_11111111_01001000_11_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>BYPASS[1] + CDU_FAB_CENTER_8_TAP=>BYPASS[1] + CDU_FUSE_GPIO_TAP=>BYPASS[1] + LGCIO_MISC_TAP=>MISC_PWRMGMT_ALERT_CFG[35] + CDU_FUSE_GPIO_TAP_RETAP=>BYPASS[1] + CDU_FAB_CENTER_8_RETAP=>BYPASS[1] + CDU_FAB_CENTER_7_RETAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 45 bits ;
scand: 0_0_0_0_0_00001000000000000000000000000001010_0_0_0_0_0, X_X_X_X_X_XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX_X_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>BYPASS[8] + CDU_FAB_CENTER_8_TAP=>BYPASS[8] + CDU_FUSE_GPIO_TAP=>BYPASS[8] + LGCIO_MISC_TAP=>MISC_TRSTB_CFG[8] + CDU_FUSE_GPIO_TAP_RETAP=>BYPASS[2] + CDU_FAB_CENTER_8_RETAP=>BYPASS[2] + CDU_FAB_CENTER_7_RETAP=>BYPASS[2] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 64 bits ;
scani: 11111111111111_11111111_11111111_11111111_11111111_01011100_11_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>BYPASS[1] + CDU_FAB_CENTER_8_TAP=>BYPASS[1] + CDU_FUSE_GPIO_TAP=>BYPASS[1] + LGCIO_MISC_TAP=>MISC_TRSTB_CFG[35] + CDU_FUSE_GPIO_TAP_RETAP=>BYPASS[1] + CDU_FAB_CENTER_8_RETAP=>BYPASS[1] + CDU_FAB_CENTER_7_RETAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 45 bits ;
scand: 0_0_0_0_0_00001000000000000000000000000001010_0_0_0_0_0, X_X_X_X_X_XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX_X_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>BYPASS[8] + CDU_FAB_CENTER_8_TAP=>BYPASS[8] + CDU_FUSE_GPIO_TAP=>BYPASS[8] + LGCIO_MISC_TAP=>MISC_PERST_CFG[8] + CDU_FUSE_GPIO_TAP_RETAP=>BYPASS[2] + CDU_FAB_CENTER_8_RETAP=>BYPASS[2] + CDU_FAB_CENTER_7_RETAP=>BYPASS[2] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 64 bits ;
scani: 11111111111111_11111111_11111111_11111111_11111111_01000101_11_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>BYPASS[1] + CDU_FAB_CENTER_8_TAP=>BYPASS[1] + CDU_FUSE_GPIO_TAP=>BYPASS[1] + LGCIO_MISC_TAP=>MISC_PERST_CFG[35] + CDU_FUSE_GPIO_TAP_RETAP=>BYPASS[1] + CDU_FAB_CENTER_8_RETAP=>BYPASS[1] + CDU_FAB_CENTER_7_RETAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 45 bits ;
scand: 0_0_0_0_0_00001000000000000000000000000001010_0_0_0_0_0, X_X_X_X_X_XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX_X_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>BYPASS[8] + CDU_FAB_CENTER_8_TAP=>BYPASS[8] + CDU_FUSE_GPIO_TAP=>BYPASS[8] + LGCIO_MISC_TAP=>MISC_DP_HPDA_CFG[8] + CDU_FUSE_GPIO_TAP_RETAP=>BYPASS[2] + CDU_FAB_CENTER_8_RETAP=>BYPASS[2] + CDU_FAB_CENTER_7_RETAP=>BYPASS[2] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 64 bits ;
scani: 11111111111111_11111111_11111111_11111111_11111111_00100010_11_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>BYPASS[1] + CDU_FAB_CENTER_8_TAP=>BYPASS[1] + CDU_FUSE_GPIO_TAP=>BYPASS[1] + LGCIO_MISC_TAP=>MISC_DP_HPDA_CFG[35] + CDU_FUSE_GPIO_TAP_RETAP=>BYPASS[1] + CDU_FAB_CENTER_8_RETAP=>BYPASS[1] + CDU_FAB_CENTER_7_RETAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 45 bits ;
scand: 0_0_0_0_0_00001000000000000000000000000001010_0_0_0_0_0, X_X_X_X_X_XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX_X_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>BYPASS[8] + CDU_FAB_CENTER_8_TAP=>BYPASS[8] + CDU_FUSE_GPIO_TAP=>BYPASS[8] + LGCIO_MISC_TAP=>MISC_DISP_UTILS1_CFG[8] + CDU_FUSE_GPIO_TAP_RETAP=>BYPASS[2] + CDU_FAB_CENTER_8_RETAP=>BYPASS[2] + CDU_FAB_CENTER_7_RETAP=>BYPASS[2] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 64 bits ;
scani: 11111111111111_11111111_11111111_11111111_11111111_00100001_11_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>BYPASS[1] + CDU_FAB_CENTER_8_TAP=>BYPASS[1] + CDU_FUSE_GPIO_TAP=>BYPASS[1] + LGCIO_MISC_TAP=>MISC_DISP_UTILS1_CFG[35] + CDU_FUSE_GPIO_TAP_RETAP=>BYPASS[1] + CDU_FAB_CENTER_8_RETAP=>BYPASS[1] + CDU_FAB_CENTER_7_RETAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 45 bits ;
scand: 0_0_0_0_0_00001000011110000000000000000001010_0_0_0_0_0, X_X_X_X_X_XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX_X_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>BYPASS[8] + CDU_FAB_CENTER_8_TAP=>BYPASS[8] + CDU_FUSE_GPIO_TAP=>BYPASS[8] + LGCIO_MISC_TAP=>MISC_SPI_DESC_OVRD_CFG[8] + CDU_FUSE_GPIO_TAP_RETAP=>BYPASS[2] + CDU_FAB_CENTER_8_RETAP=>BYPASS[2] + CDU_FAB_CENTER_7_RETAP=>BYPASS[2] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 64 bits ;
scani: 11111111111111_11111111_11111111_11111111_11111111_01010011_11_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>BYPASS[1] + CDU_FAB_CENTER_8_TAP=>BYPASS[1] + CDU_FUSE_GPIO_TAP=>BYPASS[1] + LGCIO_MISC_TAP=>MISC_SPI_DESC_OVRD_CFG[35] + CDU_FUSE_GPIO_TAP_RETAP=>BYPASS[1] + CDU_FAB_CENTER_8_RETAP=>BYPASS[1] + CDU_FAB_CENTER_7_RETAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 45 bits ;
scand: 0_0_0_0_0_00001000000000000000000000000001010_0_0_0_0_0, X_X_X_X_X_XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX_X_X_X_X_X ;
to_state: Run-Test/Idle ;


rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>BYPASS[8] + CDU_FAB_CENTER_8_TAP=>BYPASS[8] + CDU_FUSE_GPIO_TAP=>TAPSELECT[8] + LGCIO_MISC_TAP=>BYPASS[8] + CDU_FUSE_GPIO_TAP_RETAP=>BYPASS[2] + CDU_FAB_CENTER_8_RETAP=>BYPASS[2] + CDU_FAB_CENTER_7_RETAP=>BYPASS[2] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 64 bits ;
scani: 11111111111111_11111111_11111111_11111111_00010001_11111111_11_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>BYPASS[1] + CDU_FAB_CENTER_8_TAP=>BYPASS[1] + CDU_FUSE_GPIO_TAP=>TAPSELECT[12] + LGCIO_MISC_TAP=>BYPASS[1] + CDU_FUSE_GPIO_TAP_RETAP=>BYPASS[1] + CDU_FAB_CENTER_8_RETAP=>BYPASS[1] + CDU_FAB_CENTER_7_RETAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 22 bits ;
scand: 0_0_0_0_101010101010_0_0_0_0_0_0, X_X_X_X_XXXXXXXXXXXX_X_X_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>BYPASS[8] + CDU_FAB_CENTER_8_TAP=>TAPSELECT[8] + CDU_FUSE_GPIO_TAP=>BYPASS[8] + CDU_FAB_CENTER_8_RETAP=>BYPASS[2] + CDU_FAB_CENTER_7_RETAP=>BYPASS[2] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 54 bits ;
scani: 11111111111111_11111111_11111111_00010001_11111111_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>BYPASS[1] + CDU_FAB_CENTER_8_TAP=>TAPSELECT[4] + CDU_FUSE_GPIO_TAP=>BYPASS[1] + CDU_FAB_CENTER_8_RETAP=>BYPASS[1] + CDU_FAB_CENTER_7_RETAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 12 bits ;
scand: 0_0_0_1010_0_0_0_0_0, X_X_X_XXXX_X_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_TAP=>TAPSELECT[8] + CDU_FAB_CENTER_8_TAP=>BYPASS[8] + CDU_FAB_CENTER_7_RETAP=>BYPASS[2] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 44 bits ;
scani: 11111111111111_11111111_00010001_11111111_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_TAP=>TAPSELECT[6] + CDU_FAB_CENTER_8_TAP=>BYPASS[1] + CDU_FAB_CENTER_7_RETAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 12 bits ;
scand: 0_0_101010_0_0_0_0, X_X_XXXXXX_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_6_TAP=>TAPSELECT[8] + CDU_FAB_CENTER_7_TAP=>BYPASS[8] + CDU_FAB_CENTER_6_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 34 bits ;
scani: 11111111111111_00010001_11111111_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_6_TAP=>TAPSELECT[6] + CDU_FAB_CENTER_7_TAP=>BYPASS[1] + CDU_FAB_CENTER_6_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 10 bits ;
scand: 0_101010_0_0_0, X_XXXXXX_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>TAPSELECT[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[8] + CLTAP_RETAP=>BYPASS[2] = 24 bits ;
scani: 00000000010001_11111111_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>TAPSELECT[14] + CDU_FAB_CENTER_6_TAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 16 bits ;
scand: 00101010101010_0_0, XXXXXXXXXXXXXX_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>TAPSELECT[14] + CLTAP_RETAP=>BYPASS[2] = 16 bits ;
scani: 00000000010001_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>TAPSELECT[14] + CLTAP_RETAP=>BYPASS[1] = 15 bits ;
scand: 00101010001010_0, XXXXXXXXXXXXXX_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_2_TAP=>TAPSELECT[8] + CLTAP_RETAP=>BYPASS[2] = 24 bits ;
scani: 11111111111111_00010001_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_2_TAP=>TAPSELECT[6] + CLTAP_RETAP=>BYPASS[1] = 8 bits ;
scand: 0_001000_0, X_XXXXXX_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_2_TAP=>BYPASS[8] + CDU_FAB_CENTER_3_TAP=>TAPSELECT[8] + CDU_FAB_CENTER_2_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 34 bits ;
scani: 11111111111111_11111111_00010001_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_2_TAP=>BYPASS[1] + CDU_FAB_CENTER_3_TAP=>TAPSELECT[12] + CDU_FAB_CENTER_2_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 16 bits ;
scand: 0_0_000010101010_0_0, X_X_XXXXXXXXXXXX_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_2_TAP=>BYPASS[8] + CDU_FAB_CENTER_3_TAP=>BYPASS[8] + CDU_FAB_RIGHT_4_TAP=>TAPSELECT[8] + CDU_FAB_CENTER_3_RETAP=>BYPASS[2] + CDU_FAB_CENTER_2_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 44 bits ;
scani: 11111111111111_11111111_11111111_00010001_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_2_TAP=>BYPASS[1] + CDU_FAB_CENTER_3_TAP=>BYPASS[1] + CDU_FAB_RIGHT_4_TAP=>TAPSELECT[4] + CDU_FAB_CENTER_3_RETAP=>BYPASS[1] + CDU_FAB_CENTER_2_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 10 bits ;
scand: 0_0_0_0000_0_0_0, X_X_X_XXXX_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_2_TAP=>BYPASS[8] + CDU_FAB_CENTER_3_TAP=>BYPASS[8] + CDU_FAB_RIGHT_4_TAP=>BYPASS[8] + CDU_FAB_RIGHT_3_TAP=>TAPSELECT[8] + CDU_FAB_RIGHT_4_RETAP=>BYPASS[2] + CDU_FAB_CENTER_3_RETAP=>BYPASS[2] + CDU_FAB_CENTER_2_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 54 bits ;
scani: 11111111111111_11111111_11111111_11111111_00010001_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_2_TAP=>BYPASS[1] + CDU_FAB_CENTER_3_TAP=>BYPASS[1] + CDU_FAB_RIGHT_4_TAP=>BYPASS[1] + CDU_FAB_RIGHT_3_TAP=>TAPSELECT[6] + CDU_FAB_RIGHT_4_RETAP=>BYPASS[1] + CDU_FAB_CENTER_3_RETAP=>BYPASS[1] + CDU_FAB_CENTER_2_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 14 bits ;
scand: 0_0_0_0_001000_0_0_0_0, X_X_X_X_XXXXXX_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_2_TAP=>BYPASS[8] + CDU_FAB_CENTER_3_TAP=>BYPASS[8] + CDU_FAB_RIGHT_4_TAP=>BYPASS[8] + CDU_FAB_RIGHT_3_TAP=>BYPASS[8] + CDU_FAB_RIGHT_1_TAP=>TAPSELECT[8] + CDU_FAB_RIGHT_3_RETAP=>BYPASS[2] + CDU_FAB_RIGHT_4_RETAP=>BYPASS[2] + CDU_FAB_CENTER_3_RETAP=>BYPASS[2] + CDU_FAB_CENTER_2_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 64 bits ;
scani: 11111111111111_11111111_11111111_11111111_11111111_00010001_11_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_2_TAP=>BYPASS[1] + CDU_FAB_CENTER_3_TAP=>BYPASS[1] + CDU_FAB_RIGHT_4_TAP=>BYPASS[1] + CDU_FAB_RIGHT_3_TAP=>BYPASS[1] + CDU_FAB_RIGHT_1_TAP=>TAPSELECT[6] + CDU_FAB_RIGHT_3_RETAP=>BYPASS[1] + CDU_FAB_RIGHT_4_RETAP=>BYPASS[1] + CDU_FAB_CENTER_3_RETAP=>BYPASS[1] + CDU_FAB_CENTER_2_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 16 bits ;
scand: 0_0_0_0_0_000010_0_0_0_0_0, X_X_X_X_X_XXXXXX_X_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_2_TAP=>BYPASS[8] + CDU_FAB_CENTER_3_TAP=>BYPASS[8] + CDU_FAB_RIGHT_4_TAP=>BYPASS[8] + CDU_FAB_RIGHT_3_TAP=>BYPASS[8] + CDU_FAB_RIGHT_1_TAP=>BYPASS[8] + CDU_SPI_GPIO_2_TAP=>TAPSELECT[8] + CDU_FAB_RIGHT_1_TAP_RETAP=>BYPASS[2] + CDU_FAB_RIGHT_3_RETAP=>BYPASS[2] + CDU_FAB_RIGHT_4_RETAP=>BYPASS[2] + CDU_FAB_CENTER_3_RETAP=>BYPASS[2] + CDU_FAB_CENTER_2_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 74 bits ;
scani: 11111111111111_11111111_11111111_11111111_11111111_11111111_00010001_11_11_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_2_TAP=>BYPASS[1] + CDU_FAB_CENTER_3_TAP=>BYPASS[1] + CDU_FAB_RIGHT_4_TAP=>BYPASS[1] + CDU_FAB_RIGHT_3_TAP=>BYPASS[1] + CDU_FAB_RIGHT_1_TAP=>BYPASS[1] + CDU_SPI_GPIO_2_TAP=>TAPSELECT[4] + CDU_FAB_RIGHT_1_TAP_RETAP=>BYPASS[1] + CDU_FAB_RIGHT_3_RETAP=>BYPASS[1] + CDU_FAB_RIGHT_4_RETAP=>BYPASS[1] + CDU_FAB_CENTER_3_RETAP=>BYPASS[1] + CDU_FAB_CENTER_2_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 16 bits ;
scand: 0_0_0_0_0_0_0000_0_0_0_0_0_0, X_X_X_X_X_X_XXXX_X_X_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_2_TAP=>BYPASS[8] + CDU_FAB_CENTER_3_TAP=>BYPASS[8] + CDU_FAB_RIGHT_4_TAP=>BYPASS[8] + CDU_FAB_RIGHT_3_TAP=>BYPASS[8] + CDU_FAB_RIGHT_1_TAP=>BYPASS[8] + CDU_SPI_GPIO_2_TAP=>BYPASS[8] + LGCIO_PCH_DFX_TAP=>MISC_POWER_LEVEL_IND_CFG[8] + CDU_SPI_GPIO_2_TAP_RETAP=>BYPASS[2] + CDU_FAB_RIGHT_1_TAP_RETAP=>BYPASS[2] + CDU_FAB_RIGHT_3_RETAP=>BYPASS[2] + CDU_FAB_RIGHT_4_RETAP=>BYPASS[2] + CDU_FAB_CENTER_3_RETAP=>BYPASS[2] + CDU_FAB_CENTER_2_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 84 bits ;
scani: 11111111111111_11111111_11111111_11111111_11111111_11111111_11111111_00011110_11_11_11_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_2_TAP=>BYPASS[1] + CDU_FAB_CENTER_3_TAP=>BYPASS[1] + CDU_FAB_RIGHT_4_TAP=>BYPASS[1] + CDU_FAB_RIGHT_3_TAP=>BYPASS[1] + CDU_FAB_RIGHT_1_TAP=>BYPASS[1] + CDU_SPI_GPIO_2_TAP=>BYPASS[1] + LGCIO_PCH_DFX_TAP=>MISC_POWER_LEVEL_IND_CFG[35] + CDU_SPI_GPIO_2_TAP_RETAP=>BYPASS[1] + CDU_FAB_RIGHT_1_TAP_RETAP=>BYPASS[1] + CDU_FAB_RIGHT_3_RETAP=>BYPASS[1] + CDU_FAB_RIGHT_4_RETAP=>BYPASS[1] + CDU_FAB_CENTER_3_RETAP=>BYPASS[1] + CDU_FAB_CENTER_2_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 49 bits ;
scand: 0_0_0_0_0_0_0_00001000000000000000000000000001010_0_0_0_0_0_0_0, X_X_X_X_X_X_X_XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX_X_X_X_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_2_TAP=>BYPASS[8] + CDU_FAB_CENTER_3_TAP=>BYPASS[8] + CDU_FAB_RIGHT_4_TAP=>BYPASS[8] + CDU_FAB_RIGHT_3_TAP=>BYPASS[8] + CDU_FAB_RIGHT_1_TAP=>BYPASS[8] + CDU_SPI_GPIO_2_TAP=>BYPASS[8] + LGCIO_PCH_DFX_TAP=>MISC_TACH1_CTRL_CFG[8] + CDU_SPI_GPIO_2_TAP_RETAP=>BYPASS[2] + CDU_FAB_RIGHT_1_TAP_RETAP=>BYPASS[2] + CDU_FAB_RIGHT_3_RETAP=>BYPASS[2] + CDU_FAB_RIGHT_4_RETAP=>BYPASS[2] + CDU_FAB_CENTER_3_RETAP=>BYPASS[2] + CDU_FAB_CENTER_2_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 84 bits ;
scani: 11111111111111_11111111_11111111_11111111_11111111_11111111_11111111_00100111_11_11_11_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_2_TAP=>BYPASS[1] + CDU_FAB_CENTER_3_TAP=>BYPASS[1] + CDU_FAB_RIGHT_4_TAP=>BYPASS[1] + CDU_FAB_RIGHT_3_TAP=>BYPASS[1] + CDU_FAB_RIGHT_1_TAP=>BYPASS[1] + CDU_SPI_GPIO_2_TAP=>BYPASS[1] + LGCIO_PCH_DFX_TAP=>MISC_TACH1_CTRL_CFG[35] + CDU_SPI_GPIO_2_TAP_RETAP=>BYPASS[1] + CDU_FAB_RIGHT_1_TAP_RETAP=>BYPASS[1] + CDU_FAB_RIGHT_3_RETAP=>BYPASS[1] + CDU_FAB_RIGHT_4_RETAP=>BYPASS[1] + CDU_FAB_CENTER_3_RETAP=>BYPASS[1] + CDU_FAB_CENTER_2_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 49 bits ;
scand: 0_0_0_0_0_0_0_00001000000000000000000000000001010_0_0_0_0_0_0_0, X_X_X_X_X_X_X_XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX_X_X_X_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_2_TAP=>BYPASS[8] + CDU_FAB_CENTER_3_TAP=>BYPASS[8] + CDU_FAB_RIGHT_4_TAP=>BYPASS[8] + CDU_FAB_RIGHT_3_TAP=>BYPASS[8] + CDU_FAB_RIGHT_1_TAP=>BYPASS[8] + CDU_SPI_GPIO_2_TAP=>BYPASS[8] + LGCIO_PCH_DFX_TAP=>MISC_SPD0_N_CFG[8] + CDU_SPI_GPIO_2_TAP_RETAP=>BYPASS[2] + CDU_FAB_RIGHT_1_TAP_RETAP=>BYPASS[2] + CDU_FAB_RIGHT_3_RETAP=>BYPASS[2] + CDU_FAB_RIGHT_4_RETAP=>BYPASS[2] + CDU_FAB_CENTER_3_RETAP=>BYPASS[2] + CDU_FAB_CENTER_2_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 84 bits ;
scani: 11111111111111_11111111_11111111_11111111_11111111_11111111_11111111_00100011_11_11_11_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_2_TAP=>BYPASS[1] + CDU_FAB_CENTER_3_TAP=>BYPASS[1] + CDU_FAB_RIGHT_4_TAP=>BYPASS[1] + CDU_FAB_RIGHT_3_TAP=>BYPASS[1] + CDU_FAB_RIGHT_1_TAP=>BYPASS[1] + CDU_SPI_GPIO_2_TAP=>BYPASS[1] + LGCIO_PCH_DFX_TAP=>MISC_SPD0_N_CFG[35] + CDU_SPI_GPIO_2_TAP_RETAP=>BYPASS[1] + CDU_FAB_RIGHT_1_TAP_RETAP=>BYPASS[1] + CDU_FAB_RIGHT_3_RETAP=>BYPASS[1] + CDU_FAB_RIGHT_4_RETAP=>BYPASS[1] + CDU_FAB_CENTER_3_RETAP=>BYPASS[1] + CDU_FAB_CENTER_2_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 49 bits ;
scand: 0_0_0_0_0_0_0_00001000000000000000000000000001010_0_0_0_0_0_0_0, X_X_X_X_X_X_X_XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX_X_X_X_X_X_X_X ;
to_state: Run-Test/Idle ;


rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_2_TAP=>BYPASS[8] + CDU_FAB_CENTER_3_TAP=>BYPASS[8] + CDU_FAB_RIGHT_4_TAP=>BYPASS[8] + CDU_FAB_RIGHT_3_TAP=>BYPASS[8] + CDU_FAB_RIGHT_1_TAP=>BYPASS[8] + CDU_SPI_GPIO_2_TAP=>TAPSELECT[8] + LGCIO_PCH_DFX_TAP=>BYPASS[8] + CDU_SPI_GPIO_2_TAP_RETAP=>BYPASS[2] + CDU_FAB_RIGHT_1_TAP_RETAP=>BYPASS[2] + CDU_FAB_RIGHT_3_RETAP=>BYPASS[2] + CDU_FAB_RIGHT_4_RETAP=>BYPASS[2] + CDU_FAB_CENTER_3_RETAP=>BYPASS[2] + CDU_FAB_CENTER_2_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 84 bits ;
scani: 11111111111111_11111111_11111111_11111111_11111111_11111111_00010001_11111111_11_11_11_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_2_TAP=>BYPASS[1] + CDU_FAB_CENTER_3_TAP=>BYPASS[1] + CDU_FAB_RIGHT_4_TAP=>BYPASS[1] + CDU_FAB_RIGHT_3_TAP=>BYPASS[1] + CDU_FAB_RIGHT_1_TAP=>BYPASS[1] + CDU_SPI_GPIO_2_TAP=>TAPSELECT[4] + LGCIO_PCH_DFX_TAP=>BYPASS[1] + CDU_SPI_GPIO_2_TAP_RETAP=>BYPASS[1] + CDU_FAB_RIGHT_1_TAP_RETAP=>BYPASS[1] + CDU_FAB_RIGHT_3_RETAP=>BYPASS[1] + CDU_FAB_RIGHT_4_RETAP=>BYPASS[1] + CDU_FAB_CENTER_3_RETAP=>BYPASS[1] + CDU_FAB_CENTER_2_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 18 bits ;
scand: 0_0_0_0_0_0_1010_0_0_0_0_0_0_0_0, X_X_X_X_X_X_XXXX_X_X_X_X_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_2_TAP=>BYPASS[8] + CDU_FAB_CENTER_3_TAP=>BYPASS[8] + CDU_FAB_RIGHT_4_TAP=>BYPASS[8] + CDU_FAB_RIGHT_3_TAP=>BYPASS[8] + CDU_FAB_RIGHT_1_TAP=>TAPSELECT[8] + CDU_SPI_GPIO_2_TAP=>BYPASS[8] + CDU_FAB_RIGHT_1_TAP_RETAP=>BYPASS[2] + CDU_FAB_RIGHT_3_RETAP=>BYPASS[2] + CDU_FAB_RIGHT_4_RETAP=>BYPASS[2] + CDU_FAB_CENTER_3_RETAP=>BYPASS[2] + CDU_FAB_CENTER_2_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 74 bits ;
scani: 11111111111111_11111111_11111111_11111111_11111111_00010001_11111111_11_11_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_2_TAP=>BYPASS[1] + CDU_FAB_CENTER_3_TAP=>BYPASS[1] + CDU_FAB_RIGHT_4_TAP=>BYPASS[1] + CDU_FAB_RIGHT_3_TAP=>BYPASS[1] + CDU_FAB_RIGHT_1_TAP=>TAPSELECT[6] + CDU_SPI_GPIO_2_TAP=>BYPASS[1] + CDU_FAB_RIGHT_1_TAP_RETAP=>BYPASS[1] + CDU_FAB_RIGHT_3_RETAP=>BYPASS[1] + CDU_FAB_RIGHT_4_RETAP=>BYPASS[1] + CDU_FAB_CENTER_3_RETAP=>BYPASS[1] + CDU_FAB_CENTER_2_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 18 bits ;
scand: 0_0_0_0_0_101010_0_0_0_0_0_0_0, X_X_X_X_X_XXXXXX_X_X_X_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_2_TAP=>BYPASS[8] + CDU_FAB_CENTER_3_TAP=>BYPASS[8] + CDU_FAB_RIGHT_4_TAP=>BYPASS[8] + CDU_FAB_RIGHT_3_TAP=>TAPSELECT[8] + CDU_FAB_RIGHT_1_TAP=>BYPASS[8] + CDU_FAB_RIGHT_3_RETAP=>BYPASS[2] + CDU_FAB_RIGHT_4_RETAP=>BYPASS[2] + CDU_FAB_CENTER_3_RETAP=>BYPASS[2] + CDU_FAB_CENTER_2_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 64 bits ;
scani: 11111111111111_11111111_11111111_11111111_00010001_11111111_11_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_2_TAP=>BYPASS[1] + CDU_FAB_CENTER_3_TAP=>BYPASS[1] + CDU_FAB_RIGHT_4_TAP=>BYPASS[1] + CDU_FAB_RIGHT_3_TAP=>TAPSELECT[6] + CDU_FAB_RIGHT_1_TAP=>BYPASS[1] + CDU_FAB_RIGHT_3_RETAP=>BYPASS[1] + CDU_FAB_RIGHT_4_RETAP=>BYPASS[1] + CDU_FAB_CENTER_3_RETAP=>BYPASS[1] + CDU_FAB_CENTER_2_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 16 bits ;
scand: 0_0_0_0_101010_0_0_0_0_0_0, X_X_X_X_XXXXXX_X_X_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_2_TAP=>BYPASS[8] + CDU_FAB_CENTER_3_TAP=>BYPASS[8] + CDU_FAB_RIGHT_4_TAP=>TAPSELECT[8] + CDU_FAB_RIGHT_3_TAP=>BYPASS[8] + CDU_FAB_RIGHT_4_RETAP=>BYPASS[2] + CDU_FAB_CENTER_3_RETAP=>BYPASS[2] + CDU_FAB_CENTER_2_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 54 bits ;
scani: 11111111111111_11111111_11111111_00010001_11111111_11_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_2_TAP=>BYPASS[1] + CDU_FAB_CENTER_3_TAP=>BYPASS[1] + CDU_FAB_RIGHT_4_TAP=>TAPSELECT[4] + CDU_FAB_RIGHT_3_TAP=>BYPASS[1] + CDU_FAB_RIGHT_4_RETAP=>BYPASS[1] + CDU_FAB_CENTER_3_RETAP=>BYPASS[1] + CDU_FAB_CENTER_2_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 12 bits ;
scand: 0_0_0_1010_0_0_0_0_0, X_X_X_XXXX_X_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_2_TAP=>BYPASS[8] + CDU_FAB_CENTER_3_TAP=>TAPSELECT[8] + CDU_FAB_RIGHT_4_TAP=>BYPASS[8] + CDU_FAB_CENTER_3_RETAP=>BYPASS[2] + CDU_FAB_CENTER_2_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 44 bits ;
scani: 11111111111111_11111111_00010001_11111111_11_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_2_TAP=>BYPASS[1] + CDU_FAB_CENTER_3_TAP=>TAPSELECT[12] + CDU_FAB_RIGHT_4_TAP=>BYPASS[1] + CDU_FAB_CENTER_3_RETAP=>BYPASS[1] + CDU_FAB_CENTER_2_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 18 bits ;
scand: 0_0_101010101010_0_0_0_0, X_X_XXXXXXXXXXXX_X_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>BYPASS[14] + CDU_FAB_CENTER_2_TAP=>TAPSELECT[8] + CDU_FAB_CENTER_3_TAP=>BYPASS[8] + CDU_FAB_CENTER_2_RETAP=>BYPASS[2] + CLTAP_RETAP=>BYPASS[2] = 34 bits ;
scani: 11111111111111_00010001_11111111_11_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] + CDU_FAB_CENTER_2_TAP=>TAPSELECT[6] + CDU_FAB_CENTER_3_TAP=>BYPASS[1] + CDU_FAB_CENTER_2_RETAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 10 bits ;
scand: 0_101010_0_0_0, X_XXXXXX_X_X_X ;
to_state: Run-Test/Idle ;

rem: IR_REGISTERS: CLTAP=>TAPSELECT[14] + CDU_FAB_CENTER_2_TAP=>BYPASS[8] + CLTAP_RETAP=>BYPASS[2] = 24 bits ;
scani: 00000000010001_11111111_11 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>TAPSELECT[14] + CDU_FAB_CENTER_2_TAP=>BYPASS[1] + CLTAP_RETAP=>BYPASS[1] = 16 bits ;
scand: 10101010101010_0_0, XXXXXXXXXXXXXX_X_X ;
to_state: Run-Test/Idle ;

####CLTAP:
rem: IR_REGISTERS: CLTAP=>BYPASS[14] = 14 bits ;
label: FOCUS_CLTAP_BYPASS_IR ;
scani: 11111111111111 ;
to_state: Run-Test/Idle ;
rem: DR_SHIFT: CLTAP=>BYPASS[1] = 1 bits ;
label: FOCUS_CLTAP_BYPASS_DR ;
scand: 1, X ;
to_state: Run-Test/Idle ;


#// *****************************************************************************  //
#// *****                                                                   *****  //
#// *****  INFORMATION  ==>  Embedded the sequence below after              *****  //
#// *****                      A) FC/HVM Reset & Initialization             *****  //
#// *****                      B) Proper TAP Network Configuration          *****  //
#// *****                                                                   *****  //
#// *****************************************************************************  //

# ! INITIALISATION SEQUENCE START
# //Setting Bscan Setup
# 
# //Load the IR 00000000011001 
# //Unload the IR 00000000011001
# SIR 14
#     TDI(0019)
#     TDO(0001)
#     MASK(0000);
#// No Header 
   scani: 00000000011001 ;
   to_state: Run-Test/Idle ;
#     MASK(0000);
# 
# //need to check the TDO , it need to be 00000
# SDR 39
#     TDI(3FFFFFFFF)
#     TDO(000000000)
#     MASK(000000000);
#// No Header 
   scand: 000001111111111111111111111111111111111, XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX ;
   to_state: Run-Test/Idle ;
# 
# //Setting Bypass Instruction
# //Load the IRb 00000000011000 
# //Unload the IR 00000000011000
# 
# SIR 14
#     TDI(0018)
#     TDO(0001)
#     MASK(0000);
#// No Header 
   scani: 00000000011000 ;
   to_state: Run-Test/Idle ;
#     MASK(0000);
# 
# SDR 25
#     TDI(000000081)
#     TDO(3FFFFFFFF)
#     MASK(000000000);
#// No Header 
   scand: 0000000000000000010000001, XXXXXXXXXXXXXXXXXXXXXXXXX ;
   to_state: Run-Test/Idle ;
# ! INITIALISATION SEQUENCE END
# 
# !svf_cmd 0
# PIOMAP ( INOUT xxgddr3_d1dq1dq_7 INOUT xxgddr3_d1dq1dq_6 INOUT xxgddr3_d1dq1dq_5 INOUT xxgddr3_d1dq1dq_4 INOUT xxgddr3_d1dq1dq_3 INOUT xxgddr3_d1dq1dq_2 INOUT xxgddr3_d1dq1dq_1 INOUT xxgddr3_d1dq1dq_0 INOUT xxgddr3_d1dq0dq_7 INOUT xxgddr3_d1dq0dq_6 INOUT xxgddr3_d1dq0dq_5 INOUT xxgddr3_d1dq0dq_4 INOUT xxgddr3_d1dq0dq_3 INOUT xxgddr3_d1dq0dq_2 INOUT xxgddr3_d1dq0dq_1 INOUT xxgddr3_d1dq0dq_0 INOUT xxgddr3_d1dq0edc INOUT xxgddr3_d1dq1edc INOUT xxgddr3_d1dq1dbin INOUT xxgddr3_d1dq0dbin INOUT xxgddr3_d1wck1 INOUT xxgddr3_d1wck0 INOUT xxgddr3_d1wck1n INOUT xxgddr3_d1wck0n INOUT xxgddr3_d0wck1 INOUT xxgddr3_d0wck0 INOUT xxgddr3_d0wck1n INOUT xxgddr3_d0wck0n INOUT xxgddr3_d0dq1dq_7 INOUT xxgddr3_d0dq1dq_6 INOUT xxgddr3_d0dq1dq_5 INOUT xxgddr3_d0dq1dq_4 INOUT xxgddr3_d0dq1dq_3 INOUT xxgddr3_d0dq1dq_2 INOUT xxgddr3_d0dq1dq_1 INOUT xxgddr3_d0dq1dq_0 INOUT xxgddr3_d0dq0dq_7 INOUT xxgddr3_d0dq0dq_6 INOUT xxgddr3_d0dq0dq_5 INOUT xxgddr3_d0dq0dq_4 INOUT xxgddr3_d0dq0dq_3 INOUT xxgddr3_d0dq0dq_2 INOUT xxgddr3_d0dq0dq_1 INOUT xxgddr3_d0dq0dq_0 INOUT xxgddr3_d0dq1dbin INOUT xxgddr3_d0dq0dbin INOUT xxgddr3_d0dq0edc INOUT xxgddr3_d0dq1edc INOUT xxgddr3_ca1ca_9 INOUT xxgddr3_ca1ca_8 INOUT xxgddr3_ca1ca_7 INOUT xxgddr3_ca1ca_6 INOUT xxgddr3_ca1ca_5 INOUT xxgddr3_ca1ca_4 INOUT xxgddr3_ca1ca_3 INOUT xxgddr3_ca1ca_2 INOUT xxgddr3_ca1ca_1 INOUT xxgddr3_ca1ca_0 INOUT xxgddr3_ca1cken INOUT xxgddr3_ca1cabin INOUT xxgddr3_ca0ca_9 INOUT xxgddr3_ca0ca_8 INOUT xxgddr3_ca0ca_7 INOUT xxgddr3_ca0ca_6 INOUT xxgddr3_ca0ca_5 INOUT xxgddr3_ca0ca_4 INOUT xxgddr3_ca0ca_3 INOUT xxgddr3_ca0ca_2 INOUT xxgddr3_ca0ca_1 INOUT xxgddr3_ca0ca_0 INOUT xxgddr3_ck INOUT xxgddr3_ckn INOUT xxgddr3_ca0cabin INOUT xxgddr3_ca0cken INOUT xxgddr0_d1dq1dq_7 INOUT xxgddr0_d1dq1dq_6 INOUT xxgddr0_d1dq1dq_5 INOUT xxgddr0_d1dq1dq_4 INOUT xxgddr0_d1dq1dq_3 INOUT xxgddr0_d1dq1dq_2 INOUT xxgddr0_d1dq1dq_1 INOUT xxgddr0_d1dq1dq_0 INOUT xxgddr0_d1dq0dq_7 INOUT xxgddr0_d1dq0dq_6 INOUT xxgddr0_d1dq0dq_5 INOUT xxgddr0_d1dq0dq_4 INOUT xxgddr0_d1dq0dq_3 INOUT xxgddr0_d1dq0dq_2 INOUT xxgddr0_d1dq0dq_1 INOUT xxgddr0_d1dq0dq_0 INOUT xxgddr0_d1dq0edc INOUT xxgddr0_d1dq1edc INOUT xxgddr0_d1dq1dbin INOUT xxgddr0_d1dq0dbin INOUT xxgddr0_d1wck1 INOUT xxgddr0_d1wck0 INOUT xxgddr0_d1wck1n INOUT xxgddr0_d1wck0n INOUT xxgddr0_d0wck1 INOUT xxgddr0_d0wck0 INOUT xxgddr0_d0wck1n INOUT xxgddr0_d0wck0n INOUT xxgddr0_d0dq1dq_7 INOUT xxgddr0_d0dq1dq_6 INOUT xxgddr0_d0dq1dq_5 INOUT xxgddr0_d0dq1dq_4 INOUT xxgddr0_d0dq1dq_3 INOUT xxgddr0_d0dq1dq_2 INOUT xxgddr0_d0dq1dq_1 INOUT xxgddr0_d0dq1dq_0 INOUT xxgddr0_d0dq0dq_7 INOUT xxgddr0_d0dq0dq_6 INOUT xxgddr0_d0dq0dq_5 INOUT xxgddr0_d0dq0dq_4 INOUT xxgddr0_d0dq0dq_3 INOUT xxgddr0_d0dq0dq_2 INOUT xxgddr0_d0dq0dq_1 INOUT xxgddr0_d0dq0dq_0 INOUT xxgddr0_d0dq1dbin INOUT xxgddr0_d0dq0dbin INOUT xxgddr0_d0dq0edc INOUT xxgddr0_d0dq1edc INOUT xxgddr0_ca1ca_9 INOUT xxgddr0_ca1ca_8 INOUT xxgddr0_ca1ca_7 INOUT xxgddr0_ca1ca_6 INOUT xxgddr0_ca1ca_5 INOUT xxgddr0_ca1ca_4 INOUT xxgddr0_ca1ca_3 INOUT xxgddr0_ca1ca_2 INOUT xxgddr0_ca1ca_1 INOUT xxgddr0_ca1ca_0 INOUT xxgddr0_ca1cken INOUT xxgddr0_ca1cabin INOUT xxgddr0_ca0ca_9 INOUT xxgddr0_ca0ca_8 INOUT xxgddr0_ca0ca_7 INOUT xxgddr0_ca0ca_6 INOUT xxgddr0_ca0ca_5 INOUT xxgddr0_ca0ca_4 INOUT xxgddr0_ca0ca_3 INOUT xxgddr0_ca0ca_2 INOUT xxgddr0_ca0ca_1 INOUT xxgddr0_ca0ca_0 INOUT xxgddr0_ck INOUT xxgddr0_ckn INOUT xxgddr0_ca0cabin INOUT xxgddr0_ca0cken INOUT xxgddr1_d1dq1dq_7 INOUT xxgddr1_d1dq1dq_6 INOUT xxgddr1_d1dq1dq_5 INOUT xxgddr1_d1dq1dq_4 INOUT xxgddr1_d1dq1dq_3 INOUT xxgddr1_d1dq1dq_2 INOUT xxgddr1_d1dq1dq_1 INOUT xxgddr1_d1dq1dq_0 INOUT xxgddr1_d1dq0dq_7 INOUT xxgddr1_d1dq0dq_6 INOUT xxgddr1_d1dq0dq_5 INOUT xxgddr1_d1dq0dq_4 INOUT xxgddr1_d1dq0dq_3 INOUT xxgddr1_d1dq0dq_2 INOUT xxgddr1_d1dq0dq_1 INOUT xxgddr1_d1dq0dq_0 INOUT xxgddr1_d1dq0edc INOUT xxgddr1_d1dq1edc INOUT xxgddr1_d1dq1dbin INOUT xxgddr1_d1dq0dbin INOUT xxgddr1_d1wck1 INOUT xxgddr1_d1wck0 INOUT xxgddr1_d1wck1n INOUT xxgddr1_d1wck0n INOUT xxgddr1_d0wck1 INOUT xxgddr1_d0wck0 INOUT xxgddr1_d0wck1n INOUT xxgddr1_d0wck0n INOUT xxgddr1_d0dq1dq_7 INOUT xxgddr1_d0dq1dq_6 INOUT xxgddr1_d0dq1dq_5 INOUT xxgddr1_d0dq1dq_4 INOUT xxgddr1_d0dq1dq_3 INOUT xxgddr1_d0dq1dq_2 INOUT xxgddr1_d0dq1dq_1 INOUT xxgddr1_d0dq1dq_0 INOUT xxgddr1_d0dq0dq_7 INOUT xxgddr1_d0dq0dq_6 INOUT xxgddr1_d0dq0dq_5 INOUT xxgddr1_d0dq0dq_4 INOUT xxgddr1_d0dq0dq_3 INOUT xxgddr1_d0dq0dq_2 INOUT xxgddr1_d0dq0dq_1 INOUT xxgddr1_d0dq0dq_0 INOUT xxgddr1_d0dq1dbin INOUT xxgddr1_d0dq0dbin INOUT xxgddr1_d0dq0edc INOUT xxgddr1_d0dq1edc INOUT xxgddr1_ca1ca_9 INOUT xxgddr1_ca1ca_8 INOUT xxgddr1_ca1ca_7 INOUT xxgddr1_ca1ca_6 INOUT xxgddr1_ca1ca_5 INOUT xxgddr1_ca1ca_4 INOUT xxgddr1_ca1ca_3 INOUT xxgddr1_ca1ca_2 INOUT xxgddr1_ca1ca_1 INOUT xxgddr1_ca1ca_0 INOUT xxgddr1_ca1cken INOUT xxgddr1_ca1cabin INOUT xxgddr1_ca0ca_9 INOUT xxgddr1_ca0ca_8 INOUT xxgddr1_ca0ca_7 INOUT xxgddr1_ca0ca_6 INOUT xxgddr1_ca0ca_5 INOUT xxgddr1_ca0ca_4 INOUT xxgddr1_ca0ca_3 INOUT xxgddr1_ca0ca_2 INOUT xxgddr1_ca0ca_1 INOUT xxgddr1_ca0ca_0 INOUT xxgddr1_ck INOUT xxgddr1_ckn INOUT xxgddr1_ca0cabin INOUT xxgddr1_ca0cken INOUT xxgddr7_d1dq1dq_7 INOUT xxgddr7_d1dq1dq_6 INOUT xxgddr7_d1dq1dq_5 INOUT xxgddr7_d1dq1dq_4 INOUT xxgddr7_d1dq1dq_3 INOUT xxgddr7_d1dq1dq_2 INOUT xxgddr7_d1dq1dq_1 INOUT xxgddr7_d1dq1dq_0 INOUT xxgddr7_d1dq0dq_7 INOUT xxgddr7_d1dq0dq_6 INOUT xxgddr7_d1dq0dq_5 INOUT xxgddr7_d1dq0dq_4 INOUT xxgddr7_d1dq0dq_3 INOUT xxgddr7_d1dq0dq_2 INOUT xxgddr7_d1dq0dq_1 INOUT xxgddr7_d1dq0dq_0 INOUT xxgddr7_d1dq0edc INOUT xxgddr7_d1dq1edc INOUT xxgddr7_d1dq1dbin INOUT xxgddr7_d1dq0dbin INOUT xxgddr7_d1wck1 INOUT xxgddr7_d1wck0 INOUT xxgddr7_d1wck1n INOUT xxgddr7_d1wck0n INOUT xxgddr7_d0wck1 INOUT xxgddr7_d0wck0 INOUT xxgddr7_d0wck1n INOUT xxgddr7_d0wck0n INOUT xxgddr7_d0dq1dq_7 INOUT xxgddr7_d0dq1dq_6 INOUT xxgddr7_d0dq1dq_5 INOUT xxgddr7_d0dq1dq_4 INOUT xxgddr7_d0dq1dq_3 INOUT xxgddr7_d0dq1dq_2 INOUT xxgddr7_d0dq1dq_1 INOUT xxgddr7_d0dq1dq_0 INOUT xxgddr7_d0dq0dq_7 INOUT xxgddr7_d0dq0dq_6 INOUT xxgddr7_d0dq0dq_5 INOUT xxgddr7_d0dq0dq_4 INOUT xxgddr7_d0dq0dq_3 INOUT xxgddr7_d0dq0dq_2 INOUT xxgddr7_d0dq0dq_1 INOUT xxgddr7_d0dq0dq_0 INOUT xxgddr7_d0dq1dbin INOUT xxgddr7_d0dq0dbin INOUT xxgddr7_d0dq0edc INOUT xxgddr7_d0dq1edc INOUT xxgddr7_ca1ca_9 INOUT xxgddr7_ca1ca_8 INOUT xxgddr7_ca1ca_7 INOUT xxgddr7_ca1ca_6 INOUT xxgddr7_ca1ca_5 INOUT xxgddr7_ca1ca_4 INOUT xxgddr7_ca1ca_3 INOUT xxgddr7_ca1ca_2 INOUT xxgddr7_ca1ca_1 INOUT xxgddr7_ca1ca_0 INOUT xxgddr7_ca1cken INOUT xxgddr7_ca1cabin INOUT xxgddr7_ca0ca_9 INOUT xxgddr7_ca0ca_8 INOUT xxgddr7_ca0ca_7 INOUT xxgddr7_ca0ca_6 INOUT xxgddr7_ca0ca_5 INOUT xxgddr7_ca0ca_4 INOUT xxgddr7_ca0ca_3 INOUT xxgddr7_ca0ca_2 INOUT xxgddr7_ca0ca_1 INOUT xxgddr7_ca0ca_0 INOUT xxgddr7_ck INOUT xxgddr7_ckn INOUT xxgddr7_ca0cabin INOUT xxgddr7_ca0cken INOUT xxgddr6_d1dq1dq_7 INOUT xxgddr6_d1dq1dq_6 INOUT xxgddr6_d1dq1dq_5 INOUT xxgddr6_d1dq1dq_4 INOUT xxgddr6_d1dq1dq_3 INOUT xxgddr6_d1dq1dq_2 INOUT xxgddr6_d1dq1dq_1 INOUT xxgddr6_d1dq1dq_0 INOUT xxgddr6_d1dq0dq_7 INOUT xxgddr6_d1dq0dq_6 INOUT xxgddr6_d1dq0dq_5 INOUT xxgddr6_d1dq0dq_4 INOUT xxgddr6_d1dq0dq_3 INOUT xxgddr6_d1dq0dq_2 INOUT xxgddr6_d1dq0dq_1 INOUT xxgddr6_d1dq0dq_0 INOUT xxgddr6_d1dq0edc INOUT xxgddr6_d1dq1edc INOUT xxgddr6_d1dq1dbin INOUT xxgddr6_d1dq0dbin INOUT xxgddr6_d1wck1 INOUT xxgddr6_d1wck0 INOUT xxgddr6_d1wck1n INOUT xxgddr6_d1wck0n INOUT xxgddr6_d0wck1 INOUT xxgddr6_d0wck0 INOUT xxgddr6_d0wck1n INOUT xxgddr6_d0wck0n INOUT xxgddr6_d0dq1dq_7 INOUT xxgddr6_d0dq1dq_6 INOUT xxgddr6_d0dq1dq_5 INOUT xxgddr6_d0dq1dq_4 INOUT xxgddr6_d0dq1dq_3 INOUT xxgddr6_d0dq1dq_2 INOUT xxgddr6_d0dq1dq_1 INOUT xxgddr6_d0dq1dq_0 INOUT xxgddr6_d0dq0dq_7 INOUT xxgddr6_d0dq0dq_6 INOUT xxgddr6_d0dq0dq_5 INOUT xxgddr6_d0dq0dq_4 INOUT xxgddr6_d0dq0dq_3 INOUT xxgddr6_d0dq0dq_2 INOUT xxgddr6_d0dq0dq_1 INOUT xxgddr6_d0dq0dq_0 INOUT xxgddr6_d0dq1dbin INOUT xxgddr6_d0dq0dbin INOUT xxgddr6_d0dq0edc INOUT xxgddr6_d0dq1edc INOUT xxgddr6_ca1ca_9 INOUT xxgddr6_ca1ca_8 INOUT xxgddr6_ca1ca_7 INOUT xxgddr6_ca1ca_6 INOUT xxgddr6_ca1ca_5 INOUT xxgddr6_ca1ca_4 INOUT xxgddr6_ca1ca_3 INOUT xxgddr6_ca1ca_2 INOUT xxgddr6_ca1ca_1 INOUT xxgddr6_ca1ca_0 INOUT xxgddr6_ca1cken INOUT xxgddr6_ca1cabin INOUT xxgddr6_ca0ca_9 INOUT xxgddr6_ca0ca_8 INOUT xxgddr6_ca0ca_7 INOUT xxgddr6_ca0ca_6 INOUT xxgddr6_ca0ca_5 INOUT xxgddr6_ca0ca_4 INOUT xxgddr6_ca0ca_3 INOUT xxgddr6_ca0ca_2 INOUT xxgddr6_ca0ca_1 INOUT xxgddr6_ca0ca_0 INOUT xxgddr6_ck INOUT xxgddr6_ckn INOUT xxgddr6_ca0cabin INOUT xxgddr6_ca0cken INOUT xxgddr5_d1dq1dq_7 INOUT xxgddr5_d1dq1dq_6 INOUT xxgddr5_d1dq1dq_5 INOUT xxgddr5_d1dq1dq_4 INOUT xxgddr5_d1dq1dq_3 INOUT xxgddr5_d1dq1dq_2 INOUT xxgddr5_d1dq1dq_1 INOUT xxgddr5_d1dq1dq_0 INOUT xxgddr5_d1dq0dq_7 INOUT xxgddr5_d1dq0dq_6 INOUT xxgddr5_d1dq0dq_5 INOUT xxgddr5_d1dq0dq_4 INOUT xxgddr5_d1dq0dq_3 INOUT xxgddr5_d1dq0dq_2 INOUT xxgddr5_d1dq0dq_1 INOUT xxgddr5_d1dq0dq_0 INOUT xxgddr5_d1dq0edc INOUT xxgddr5_d1dq1edc INOUT xxgddr5_d1dq1dbin INOUT xxgddr5_d1dq0dbin INOUT xxgddr5_d1wck1 INOUT xxgddr5_d1wck0 INOUT xxgddr5_d1wck1n INOUT xxgddr5_d1wck0n INOUT xxgddr5_d0wck1 INOUT xxgddr5_d0wck0 INOUT xxgddr5_d0wck1n INOUT xxgddr5_d0wck0n INOUT xxgddr5_d0dq1dq_7 INOUT xxgddr5_d0dq1dq_6 INOUT xxgddr5_d0dq1dq_5 INOUT xxgddr5_d0dq1dq_4 INOUT xxgddr5_d0dq1dq_3 INOUT xxgddr5_d0dq1dq_2 INOUT xxgddr5_d0dq1dq_1 INOUT xxgddr5_d0dq1dq_0 INOUT xxgddr5_d0dq0dq_7 INOUT xxgddr5_d0dq0dq_6 INOUT xxgddr5_d0dq0dq_5 INOUT xxgddr5_d0dq0dq_4 INOUT xxgddr5_d0dq0dq_3 INOUT xxgddr5_d0dq0dq_2 INOUT xxgddr5_d0dq0dq_1 INOUT xxgddr5_d0dq0dq_0 INOUT xxgddr5_d0dq1dbin INOUT xxgddr5_d0dq0dbin INOUT xxgddr5_d0dq0edc INOUT xxgddr5_d0dq1edc INOUT xxgddr5_ca1ca_9 INOUT xxgddr5_ca1ca_8 INOUT xxgddr5_ca1ca_7 INOUT xxgddr5_ca1ca_6 INOUT xxgddr5_ca1ca_5 INOUT xxgddr5_ca1ca_4 INOUT xxgddr5_ca1ca_3 INOUT xxgddr5_ca1ca_2 INOUT xxgddr5_ca1ca_1 INOUT xxgddr5_ca1ca_0 INOUT xxgddr5_ca1cken INOUT xxgddr5_ca1cabin INOUT xxgddr5_ca0ca_9 INOUT xxgddr5_ca0ca_8 INOUT xxgddr5_ca0ca_7 INOUT xxgddr5_ca0ca_6 INOUT xxgddr5_ca0ca_5 INOUT xxgddr5_ca0ca_4 INOUT xxgddr5_ca0ca_3 INOUT xxgddr5_ca0ca_2 INOUT xxgddr5_ca0ca_1 INOUT xxgddr5_ca0ca_0 INOUT xxgddr5_ck INOUT xxgddr5_ckn INOUT xxgddr5_ca0cabin INOUT xxgddr5_ca0cken INOUT xxspd3_n INOUT xxspd2_n INOUT xxspd1_n INOUT xxspd0_n INOUT xxpower_level_ind INOUT xxpower_intr_mon INOUT xxtach2_ctrl INOUT xxtach1_ctrl INOUT xxpwm2_ctrl INOUT xxpwm1_ctrl INOUT xxphase_distr_1 INOUT xxphase_distr_0 INOUT xxselfrefresh_enable IN xxpcie0_rx0_p IN xxpcie0_rx1_p IN xxpcie0_rx2_p IN xxpcie0_rx3_p IN xxpcie0_rx0_m IN xxpcie0_rx1_m IN xxpcie0_rx2_m IN xxpcie0_rx3_m IN xxpcie1_rx0_p IN xxpcie1_rx1_p IN xxpcie1_rx2_p IN xxpcie1_rx3_p IN xxpcie1_rx0_m IN xxpcie1_rx1_m IN xxpcie1_rx2_m IN xxpcie1_rx3_m IN xxpcie2_rx0_p IN xxpcie2_rx1_p IN xxpcie2_rx2_p IN xxpcie2_rx3_p IN xxpcie2_rx0_m IN xxpcie2_rx1_m IN xxpcie2_rx2_m IN xxpcie2_rx3_m IN xxpcie3_rx0_p IN xxpcie3_rx1_p IN xxpcie3_rx2_p IN xxpcie3_rx3_p IN xxpcie3_rx0_m IN xxpcie3_rx1_m IN xxpcie3_rx2_m IN xxpcie3_rx3_m IN xxusb3_rx0_p IN xxusb3_rx0_m IN xxear INOUT xxtypc0pdctl_alertb INOUT xxtypc0host_alertb INOUT xxtypc0pdctl_data INOUT xxtypc0pdctl_clk INOUT xxtypc0host_data INOUT xxtypc0host_clk INOUT xxpwrmgmt_alertb IN xxpreqb INOUT xxspi_desc_ovrd_n INOUT xxwake_n INOUT xxrtd3_enable INOUT xxusbss_mux_ctrl INOUT xxdisp_utils1 INOUT xxdisp_utils0 IN xxsvid_alertb INOUT xxsvid_data INOUT xxpeg_view3 INOUT xxpeg_view2 INOUT xxpwrmgmt_data INOUT xxpwrmgmt_clk INOUT xxpanel_vdd_enable INOUT xxpanel_bright_enable INOUT xxpanel_pwr_backlight_pwm INOUT xxdp_hpda_n INOUT xxdp_hpdc_n INOUT xxdp_hpdb_n INOUT xxdp_hpdd_n INOUT xxdp_hpde_n INOUT xxpcie_smb_data INOUT xxpcie_smb_clk INOUT xxspi_cs0_n INOUT xxspi_cs1_n INOUT xxspi_clk INOUT xxspi_data_3 INOUT xxspi_data_2 INOUT xxspi_data_1 INOUT xxspi_data_0 INOUT xxnoab_15 INOUT xxnoab_14 INOUT xxnoab_13 INOUT xxnoab_12 INOUT xxnoab_11 INOUT xxnoab_10 INOUT xxnoab_9 INOUT xxnoab_8 INOUT xxnoab_7 INOUT xxnoab_6 INOUT xxnoab_5 INOUT xxnoab_4 INOUT xxnoab_3 INOUT xxnoab_2 INOUT xxnoab_1 INOUT xxnoab_0 INOUT xxnoa_strb_1 INOUT xxnoa_strb_0 INOUT xxdynamic_voltage_ctrl INOUT xxspare10 INOUT xxspare9 INOUT xxspare8 INOUT xxspare7 INOUT xxspare4 INOUT xxspare3 INOUT xxspare2 INOUT xxspare1 INOUT xxdam_mode_n ); 
#sim: pin_map xxgddr3_d1dq1dq_7 xxgddr3_d1dq1dq_7;
#sim: pin_map xxgddr3_d1dq1dq_6 xxgddr3_d1dq1dq_6;
#sim: pin_map xxgddr3_d1dq1dq_5 xxgddr3_d1dq1dq_5;
#sim: pin_map xxgddr3_d1dq1dq_4 xxgddr3_d1dq1dq_4;
#sim: pin_map xxgddr3_d1dq1dq_3 xxgddr3_d1dq1dq_3;
#sim: pin_map xxgddr3_d1dq1dq_2 xxgddr3_d1dq1dq_2;
#sim: pin_map xxgddr3_d1dq1dq_1 xxgddr3_d1dq1dq_1;
#sim: pin_map xxgddr3_d1dq1dq_0 xxgddr3_d1dq1dq_0;
#sim: pin_map xxgddr3_d1dq0dq_7 xxgddr3_d1dq0dq_7;
#sim: pin_map xxgddr3_d1dq0dq_6 xxgddr3_d1dq0dq_6;
#sim: pin_map xxgddr3_d1dq0dq_5 xxgddr3_d1dq0dq_5;
#sim: pin_map xxgddr3_d1dq0dq_4 xxgddr3_d1dq0dq_4;
#sim: pin_map xxgddr3_d1dq0dq_3 xxgddr3_d1dq0dq_3;
#sim: pin_map xxgddr3_d1dq0dq_2 xxgddr3_d1dq0dq_2;
#sim: pin_map xxgddr3_d1dq0dq_1 xxgddr3_d1dq0dq_1;
#sim: pin_map xxgddr3_d1dq0dq_0 xxgddr3_d1dq0dq_0;
#sim: pin_map xxgddr3_d1dq0edc xxgddr3_d1dq0edc;
#sim: pin_map xxgddr3_d1dq1edc xxgddr3_d1dq1edc;
#sim: pin_map xxgddr3_d1dq1dbin xxgddr3_d1dq1dbin;
#sim: pin_map xxgddr3_d1dq0dbin xxgddr3_d1dq0dbin;
#sim: pin_map xxgddr3_d1wck1 xxgddr3_d1wck1;
#sim: pin_map xxgddr3_d1wck0 xxgddr3_d1wck0;
#sim: pin_map xxgddr3_d1wck1n xxgddr3_d1wck1n;
#sim: pin_map xxgddr3_d1wck0n xxgddr3_d1wck0n;
#sim: pin_map xxgddr3_d0wck1 xxgddr3_d0wck1;
#sim: pin_map xxgddr3_d0wck0 xxgddr3_d0wck0;
#sim: pin_map xxgddr3_d0wck1n xxgddr3_d0wck1n;
#sim: pin_map xxgddr3_d0wck0n xxgddr3_d0wck0n;
#sim: pin_map xxgddr3_d0dq1dq_7 xxgddr3_d0dq1dq_7;
#sim: pin_map xxgddr3_d0dq1dq_6 xxgddr3_d0dq1dq_6;
#sim: pin_map xxgddr3_d0dq1dq_5 xxgddr3_d0dq1dq_5;
#sim: pin_map xxgddr3_d0dq1dq_4 xxgddr3_d0dq1dq_4;
#sim: pin_map xxgddr3_d0dq1dq_3 xxgddr3_d0dq1dq_3;
#sim: pin_map xxgddr3_d0dq1dq_2 xxgddr3_d0dq1dq_2;
#sim: pin_map xxgddr3_d0dq1dq_1 xxgddr3_d0dq1dq_1;
#sim: pin_map xxgddr3_d0dq1dq_0 xxgddr3_d0dq1dq_0;
#sim: pin_map xxgddr3_d0dq0dq_7 xxgddr3_d0dq0dq_7;
#sim: pin_map xxgddr3_d0dq0dq_6 xxgddr3_d0dq0dq_6;
#sim: pin_map xxgddr3_d0dq0dq_5 xxgddr3_d0dq0dq_5;
#sim: pin_map xxgddr3_d0dq0dq_4 xxgddr3_d0dq0dq_4;
#sim: pin_map xxgddr3_d0dq0dq_3 xxgddr3_d0dq0dq_3;
#sim: pin_map xxgddr3_d0dq0dq_2 xxgddr3_d0dq0dq_2;
#sim: pin_map xxgddr3_d0dq0dq_1 xxgddr3_d0dq0dq_1;
#sim: pin_map xxgddr3_d0dq0dq_0 xxgddr3_d0dq0dq_0;
#sim: pin_map xxgddr3_d0dq1dbin xxgddr3_d0dq1dbin;
#sim: pin_map xxgddr3_d0dq0dbin xxgddr3_d0dq0dbin;
#sim: pin_map xxgddr3_d0dq0edc xxgddr3_d0dq0edc;
#sim: pin_map xxgddr3_d0dq1edc xxgddr3_d0dq1edc;
#sim: pin_map xxgddr3_ca1ca_9 xxgddr3_ca1ca_9;
#sim: pin_map xxgddr3_ca1ca_8 xxgddr3_ca1ca_8;
#sim: pin_map xxgddr3_ca1ca_7 xxgddr3_ca1ca_7;
#sim: pin_map xxgddr3_ca1ca_6 xxgddr3_ca1ca_6;
#sim: pin_map xxgddr3_ca1ca_5 xxgddr3_ca1ca_5;
#sim: pin_map xxgddr3_ca1ca_4 xxgddr3_ca1ca_4;
#sim: pin_map xxgddr3_ca1ca_3 xxgddr3_ca1ca_3;
#sim: pin_map xxgddr3_ca1ca_2 xxgddr3_ca1ca_2;
#sim: pin_map xxgddr3_ca1ca_1 xxgddr3_ca1ca_1;
#sim: pin_map xxgddr3_ca1ca_0 xxgddr3_ca1ca_0;
#sim: pin_map xxgddr3_ca1cken xxgddr3_ca1cken;
#sim: pin_map xxgddr3_ca1cabin xxgddr3_ca1cabin;
#sim: pin_map xxgddr3_ca0ca_9 xxgddr3_ca0ca_9;
#sim: pin_map xxgddr3_ca0ca_8 xxgddr3_ca0ca_8;
#sim: pin_map xxgddr3_ca0ca_7 xxgddr3_ca0ca_7;
#sim: pin_map xxgddr3_ca0ca_6 xxgddr3_ca0ca_6;
#sim: pin_map xxgddr3_ca0ca_5 xxgddr3_ca0ca_5;
#sim: pin_map xxgddr3_ca0ca_4 xxgddr3_ca0ca_4;
#sim: pin_map xxgddr3_ca0ca_3 xxgddr3_ca0ca_3;
#sim: pin_map xxgddr3_ca0ca_2 xxgddr3_ca0ca_2;
#sim: pin_map xxgddr3_ca0ca_1 xxgddr3_ca0ca_1;
#sim: pin_map xxgddr3_ca0ca_0 xxgddr3_ca0ca_0;
#sim: pin_map xxgddr3_ck xxgddr3_ck;
#sim: pin_map xxgddr3_ckn xxgddr3_ckn;
#sim: pin_map xxgddr3_ca0cabin xxgddr3_ca0cabin;
#sim: pin_map xxgddr3_ca0cken xxgddr3_ca0cken;
#sim: pin_map xxgddr0_d1dq1dq_7 xxgddr0_d1dq1dq_7;
#sim: pin_map xxgddr0_d1dq1dq_6 xxgddr0_d1dq1dq_6;
#sim: pin_map xxgddr0_d1dq1dq_5 xxgddr0_d1dq1dq_5;
#sim: pin_map xxgddr0_d1dq1dq_4 xxgddr0_d1dq1dq_4;
#sim: pin_map xxgddr0_d1dq1dq_3 xxgddr0_d1dq1dq_3;
#sim: pin_map xxgddr0_d1dq1dq_2 xxgddr0_d1dq1dq_2;
#sim: pin_map xxgddr0_d1dq1dq_1 xxgddr0_d1dq1dq_1;
#sim: pin_map xxgddr0_d1dq1dq_0 xxgddr0_d1dq1dq_0;
#sim: pin_map xxgddr0_d1dq0dq_7 xxgddr0_d1dq0dq_7;
#sim: pin_map xxgddr0_d1dq0dq_6 xxgddr0_d1dq0dq_6;
#sim: pin_map xxgddr0_d1dq0dq_5 xxgddr0_d1dq0dq_5;
#sim: pin_map xxgddr0_d1dq0dq_4 xxgddr0_d1dq0dq_4;
#sim: pin_map xxgddr0_d1dq0dq_3 xxgddr0_d1dq0dq_3;
#sim: pin_map xxgddr0_d1dq0dq_2 xxgddr0_d1dq0dq_2;
#sim: pin_map xxgddr0_d1dq0dq_1 xxgddr0_d1dq0dq_1;
#sim: pin_map xxgddr0_d1dq0dq_0 xxgddr0_d1dq0dq_0;
#sim: pin_map xxgddr0_d1dq0edc xxgddr0_d1dq0edc;
#sim: pin_map xxgddr0_d1dq1edc xxgddr0_d1dq1edc;
#sim: pin_map xxgddr0_d1dq1dbin xxgddr0_d1dq1dbin;
#sim: pin_map xxgddr0_d1dq0dbin xxgddr0_d1dq0dbin;
#sim: pin_map xxgddr0_d1wck1 xxgddr0_d1wck1;
#sim: pin_map xxgddr0_d1wck0 xxgddr0_d1wck0;
#sim: pin_map xxgddr0_d1wck1n xxgddr0_d1wck1n;
#sim: pin_map xxgddr0_d1wck0n xxgddr0_d1wck0n;
#sim: pin_map xxgddr0_d0wck1 xxgddr0_d0wck1;
#sim: pin_map xxgddr0_d0wck0 xxgddr0_d0wck0;
#sim: pin_map xxgddr0_d0wck1n xxgddr0_d0wck1n;
#sim: pin_map xxgddr0_d0wck0n xxgddr0_d0wck0n;
#sim: pin_map xxgddr0_d0dq1dq_7 xxgddr0_d0dq1dq_7;
#sim: pin_map xxgddr0_d0dq1dq_6 xxgddr0_d0dq1dq_6;
#sim: pin_map xxgddr0_d0dq1dq_5 xxgddr0_d0dq1dq_5;
#sim: pin_map xxgddr0_d0dq1dq_4 xxgddr0_d0dq1dq_4;
#sim: pin_map xxgddr0_d0dq1dq_3 xxgddr0_d0dq1dq_3;
#sim: pin_map xxgddr0_d0dq1dq_2 xxgddr0_d0dq1dq_2;
#sim: pin_map xxgddr0_d0dq1dq_1 xxgddr0_d0dq1dq_1;
#sim: pin_map xxgddr0_d0dq1dq_0 xxgddr0_d0dq1dq_0;
#sim: pin_map xxgddr0_d0dq0dq_7 xxgddr0_d0dq0dq_7;
#sim: pin_map xxgddr0_d0dq0dq_6 xxgddr0_d0dq0dq_6;
#sim: pin_map xxgddr0_d0dq0dq_5 xxgddr0_d0dq0dq_5;
#sim: pin_map xxgddr0_d0dq0dq_4 xxgddr0_d0dq0dq_4;
#sim: pin_map xxgddr0_d0dq0dq_3 xxgddr0_d0dq0dq_3;
#sim: pin_map xxgddr0_d0dq0dq_2 xxgddr0_d0dq0dq_2;
#sim: pin_map xxgddr0_d0dq0dq_1 xxgddr0_d0dq0dq_1;
#sim: pin_map xxgddr0_d0dq0dq_0 xxgddr0_d0dq0dq_0;
#sim: pin_map xxgddr0_d0dq1dbin xxgddr0_d0dq1dbin;
#sim: pin_map xxgddr0_d0dq0dbin xxgddr0_d0dq0dbin;
#sim: pin_map xxgddr0_d0dq0edc xxgddr0_d0dq0edc;
#sim: pin_map xxgddr0_d0dq1edc xxgddr0_d0dq1edc;
#sim: pin_map xxgddr0_ca1ca_9 xxgddr0_ca1ca_9;
#sim: pin_map xxgddr0_ca1ca_8 xxgddr0_ca1ca_8;
#sim: pin_map xxgddr0_ca1ca_7 xxgddr0_ca1ca_7;
#sim: pin_map xxgddr0_ca1ca_6 xxgddr0_ca1ca_6;
#sim: pin_map xxgddr0_ca1ca_5 xxgddr0_ca1ca_5;
#sim: pin_map xxgddr0_ca1ca_4 xxgddr0_ca1ca_4;
#sim: pin_map xxgddr0_ca1ca_3 xxgddr0_ca1ca_3;
#sim: pin_map xxgddr0_ca1ca_2 xxgddr0_ca1ca_2;
#sim: pin_map xxgddr0_ca1ca_1 xxgddr0_ca1ca_1;
#sim: pin_map xxgddr0_ca1ca_0 xxgddr0_ca1ca_0;
#sim: pin_map xxgddr0_ca1cken xxgddr0_ca1cken;
#sim: pin_map xxgddr0_ca1cabin xxgddr0_ca1cabin;
#sim: pin_map xxgddr0_ca0ca_9 xxgddr0_ca0ca_9;
#sim: pin_map xxgddr0_ca0ca_8 xxgddr0_ca0ca_8;
#sim: pin_map xxgddr0_ca0ca_7 xxgddr0_ca0ca_7;
#sim: pin_map xxgddr0_ca0ca_6 xxgddr0_ca0ca_6;
#sim: pin_map xxgddr0_ca0ca_5 xxgddr0_ca0ca_5;
#sim: pin_map xxgddr0_ca0ca_4 xxgddr0_ca0ca_4;
#sim: pin_map xxgddr0_ca0ca_3 xxgddr0_ca0ca_3;
#sim: pin_map xxgddr0_ca0ca_2 xxgddr0_ca0ca_2;
#sim: pin_map xxgddr0_ca0ca_1 xxgddr0_ca0ca_1;
#sim: pin_map xxgddr0_ca0ca_0 xxgddr0_ca0ca_0;
#sim: pin_map xxgddr0_ck xxgddr0_ck;
#sim: pin_map xxgddr0_ckn xxgddr0_ckn;
#sim: pin_map xxgddr0_ca0cabin xxgddr0_ca0cabin;
#sim: pin_map xxgddr0_ca0cken xxgddr0_ca0cken;
#sim: pin_map xxgddr1_d1dq1dq_7 xxgddr1_d1dq1dq_7;
#sim: pin_map xxgddr1_d1dq1dq_6 xxgddr1_d1dq1dq_6;
#sim: pin_map xxgddr1_d1dq1dq_5 xxgddr1_d1dq1dq_5;
#sim: pin_map xxgddr1_d1dq1dq_4 xxgddr1_d1dq1dq_4;
#sim: pin_map xxgddr1_d1dq1dq_3 xxgddr1_d1dq1dq_3;
#sim: pin_map xxgddr1_d1dq1dq_2 xxgddr1_d1dq1dq_2;
#sim: pin_map xxgddr1_d1dq1dq_1 xxgddr1_d1dq1dq_1;
#sim: pin_map xxgddr1_d1dq1dq_0 xxgddr1_d1dq1dq_0;
#sim: pin_map xxgddr1_d1dq0dq_7 xxgddr1_d1dq0dq_7;
#sim: pin_map xxgddr1_d1dq0dq_6 xxgddr1_d1dq0dq_6;
#sim: pin_map xxgddr1_d1dq0dq_5 xxgddr1_d1dq0dq_5;
#sim: pin_map xxgddr1_d1dq0dq_4 xxgddr1_d1dq0dq_4;
#sim: pin_map xxgddr1_d1dq0dq_3 xxgddr1_d1dq0dq_3;
#sim: pin_map xxgddr1_d1dq0dq_2 xxgddr1_d1dq0dq_2;
#sim: pin_map xxgddr1_d1dq0dq_1 xxgddr1_d1dq0dq_1;
#sim: pin_map xxgddr1_d1dq0dq_0 xxgddr1_d1dq0dq_0;
#sim: pin_map xxgddr1_d1dq0edc xxgddr1_d1dq0edc;
#sim: pin_map xxgddr1_d1dq1edc xxgddr1_d1dq1edc;
#sim: pin_map xxgddr1_d1dq1dbin xxgddr1_d1dq1dbin;
#sim: pin_map xxgddr1_d1dq0dbin xxgddr1_d1dq0dbin;
#sim: pin_map xxgddr1_d1wck1 xxgddr1_d1wck1;
#sim: pin_map xxgddr1_d1wck0 xxgddr1_d1wck0;
#sim: pin_map xxgddr1_d1wck1n xxgddr1_d1wck1n;
#sim: pin_map xxgddr1_d1wck0n xxgddr1_d1wck0n;
#sim: pin_map xxgddr1_d0wck1 xxgddr1_d0wck1;
#sim: pin_map xxgddr1_d0wck0 xxgddr1_d0wck0;
#sim: pin_map xxgddr1_d0wck1n xxgddr1_d0wck1n;
#sim: pin_map xxgddr1_d0wck0n xxgddr1_d0wck0n;
#sim: pin_map xxgddr1_d0dq1dq_7 xxgddr1_d0dq1dq_7;
#sim: pin_map xxgddr1_d0dq1dq_6 xxgddr1_d0dq1dq_6;
#sim: pin_map xxgddr1_d0dq1dq_5 xxgddr1_d0dq1dq_5;
#sim: pin_map xxgddr1_d0dq1dq_4 xxgddr1_d0dq1dq_4;
#sim: pin_map xxgddr1_d0dq1dq_3 xxgddr1_d0dq1dq_3;
#sim: pin_map xxgddr1_d0dq1dq_2 xxgddr1_d0dq1dq_2;
#sim: pin_map xxgddr1_d0dq1dq_1 xxgddr1_d0dq1dq_1;
#sim: pin_map xxgddr1_d0dq1dq_0 xxgddr1_d0dq1dq_0;
#sim: pin_map xxgddr1_d0dq0dq_7 xxgddr1_d0dq0dq_7;
#sim: pin_map xxgddr1_d0dq0dq_6 xxgddr1_d0dq0dq_6;
#sim: pin_map xxgddr1_d0dq0dq_5 xxgddr1_d0dq0dq_5;
#sim: pin_map xxgddr1_d0dq0dq_4 xxgddr1_d0dq0dq_4;
#sim: pin_map xxgddr1_d0dq0dq_3 xxgddr1_d0dq0dq_3;
#sim: pin_map xxgddr1_d0dq0dq_2 xxgddr1_d0dq0dq_2;
#sim: pin_map xxgddr1_d0dq0dq_1 xxgddr1_d0dq0dq_1;
#sim: pin_map xxgddr1_d0dq0dq_0 xxgddr1_d0dq0dq_0;
#sim: pin_map xxgddr1_d0dq1dbin xxgddr1_d0dq1dbin;
#sim: pin_map xxgddr1_d0dq0dbin xxgddr1_d0dq0dbin;
#sim: pin_map xxgddr1_d0dq0edc xxgddr1_d0dq0edc;
#sim: pin_map xxgddr1_d0dq1edc xxgddr1_d0dq1edc;
#sim: pin_map xxgddr1_ca1ca_9 xxgddr1_ca1ca_9;
#sim: pin_map xxgddr1_ca1ca_8 xxgddr1_ca1ca_8;
#sim: pin_map xxgddr1_ca1ca_7 xxgddr1_ca1ca_7;
#sim: pin_map xxgddr1_ca1ca_6 xxgddr1_ca1ca_6;
#sim: pin_map xxgddr1_ca1ca_5 xxgddr1_ca1ca_5;
#sim: pin_map xxgddr1_ca1ca_4 xxgddr1_ca1ca_4;
#sim: pin_map xxgddr1_ca1ca_3 xxgddr1_ca1ca_3;
#sim: pin_map xxgddr1_ca1ca_2 xxgddr1_ca1ca_2;
#sim: pin_map xxgddr1_ca1ca_1 xxgddr1_ca1ca_1;
#sim: pin_map xxgddr1_ca1ca_0 xxgddr1_ca1ca_0;
#sim: pin_map xxgddr1_ca1cken xxgddr1_ca1cken;
#sim: pin_map xxgddr1_ca1cabin xxgddr1_ca1cabin;
#sim: pin_map xxgddr1_ca0ca_9 xxgddr1_ca0ca_9;
#sim: pin_map xxgddr1_ca0ca_8 xxgddr1_ca0ca_8;
#sim: pin_map xxgddr1_ca0ca_7 xxgddr1_ca0ca_7;
#sim: pin_map xxgddr1_ca0ca_6 xxgddr1_ca0ca_6;
#sim: pin_map xxgddr1_ca0ca_5 xxgddr1_ca0ca_5;
#sim: pin_map xxgddr1_ca0ca_4 xxgddr1_ca0ca_4;
#sim: pin_map xxgddr1_ca0ca_3 xxgddr1_ca0ca_3;
#sim: pin_map xxgddr1_ca0ca_2 xxgddr1_ca0ca_2;
#sim: pin_map xxgddr1_ca0ca_1 xxgddr1_ca0ca_1;
#sim: pin_map xxgddr1_ca0ca_0 xxgddr1_ca0ca_0;
#sim: pin_map xxgddr1_ck xxgddr1_ck;
#sim: pin_map xxgddr1_ckn xxgddr1_ckn;
#sim: pin_map xxgddr1_ca0cabin xxgddr1_ca0cabin;
#sim: pin_map xxgddr1_ca0cken xxgddr1_ca0cken;
#sim: pin_map xxgddr7_d1dq1dq_7 xxgddr7_d1dq1dq_7;
#sim: pin_map xxgddr7_d1dq1dq_6 xxgddr7_d1dq1dq_6;
#sim: pin_map xxgddr7_d1dq1dq_5 xxgddr7_d1dq1dq_5;
#sim: pin_map xxgddr7_d1dq1dq_4 xxgddr7_d1dq1dq_4;
#sim: pin_map xxgddr7_d1dq1dq_3 xxgddr7_d1dq1dq_3;
#sim: pin_map xxgddr7_d1dq1dq_2 xxgddr7_d1dq1dq_2;
#sim: pin_map xxgddr7_d1dq1dq_1 xxgddr7_d1dq1dq_1;
#sim: pin_map xxgddr7_d1dq1dq_0 xxgddr7_d1dq1dq_0;
#sim: pin_map xxgddr7_d1dq0dq_7 xxgddr7_d1dq0dq_7;
#sim: pin_map xxgddr7_d1dq0dq_6 xxgddr7_d1dq0dq_6;
#sim: pin_map xxgddr7_d1dq0dq_5 xxgddr7_d1dq0dq_5;
#sim: pin_map xxgddr7_d1dq0dq_4 xxgddr7_d1dq0dq_4;
#sim: pin_map xxgddr7_d1dq0dq_3 xxgddr7_d1dq0dq_3;
#sim: pin_map xxgddr7_d1dq0dq_2 xxgddr7_d1dq0dq_2;
#sim: pin_map xxgddr7_d1dq0dq_1 xxgddr7_d1dq0dq_1;
#sim: pin_map xxgddr7_d1dq0dq_0 xxgddr7_d1dq0dq_0;
#sim: pin_map xxgddr7_d1dq0edc xxgddr7_d1dq0edc;
#sim: pin_map xxgddr7_d1dq1edc xxgddr7_d1dq1edc;
#sim: pin_map xxgddr7_d1dq1dbin xxgddr7_d1dq1dbin;
#sim: pin_map xxgddr7_d1dq0dbin xxgddr7_d1dq0dbin;
#sim: pin_map xxgddr7_d1wck1 xxgddr7_d1wck1;
#sim: pin_map xxgddr7_d1wck0 xxgddr7_d1wck0;
#sim: pin_map xxgddr7_d1wck1n xxgddr7_d1wck1n;
#sim: pin_map xxgddr7_d1wck0n xxgddr7_d1wck0n;
#sim: pin_map xxgddr7_d0wck1 xxgddr7_d0wck1;
#sim: pin_map xxgddr7_d0wck0 xxgddr7_d0wck0;
#sim: pin_map xxgddr7_d0wck1n xxgddr7_d0wck1n;
#sim: pin_map xxgddr7_d0wck0n xxgddr7_d0wck0n;
#sim: pin_map xxgddr7_d0dq1dq_7 xxgddr7_d0dq1dq_7;
#sim: pin_map xxgddr7_d0dq1dq_6 xxgddr7_d0dq1dq_6;
#sim: pin_map xxgddr7_d0dq1dq_5 xxgddr7_d0dq1dq_5;
#sim: pin_map xxgddr7_d0dq1dq_4 xxgddr7_d0dq1dq_4;
#sim: pin_map xxgddr7_d0dq1dq_3 xxgddr7_d0dq1dq_3;
#sim: pin_map xxgddr7_d0dq1dq_2 xxgddr7_d0dq1dq_2;
#sim: pin_map xxgddr7_d0dq1dq_1 xxgddr7_d0dq1dq_1;
#sim: pin_map xxgddr7_d0dq1dq_0 xxgddr7_d0dq1dq_0;
#sim: pin_map xxgddr7_d0dq0dq_7 xxgddr7_d0dq0dq_7;
#sim: pin_map xxgddr7_d0dq0dq_6 xxgddr7_d0dq0dq_6;
#sim: pin_map xxgddr7_d0dq0dq_5 xxgddr7_d0dq0dq_5;
#sim: pin_map xxgddr7_d0dq0dq_4 xxgddr7_d0dq0dq_4;
#sim: pin_map xxgddr7_d0dq0dq_3 xxgddr7_d0dq0dq_3;
#sim: pin_map xxgddr7_d0dq0dq_2 xxgddr7_d0dq0dq_2;
#sim: pin_map xxgddr7_d0dq0dq_1 xxgddr7_d0dq0dq_1;
#sim: pin_map xxgddr7_d0dq0dq_0 xxgddr7_d0dq0dq_0;
#sim: pin_map xxgddr7_d0dq1dbin xxgddr7_d0dq1dbin;
#sim: pin_map xxgddr7_d0dq0dbin xxgddr7_d0dq0dbin;
#sim: pin_map xxgddr7_d0dq0edc xxgddr7_d0dq0edc;
#sim: pin_map xxgddr7_d0dq1edc xxgddr7_d0dq1edc;
#sim: pin_map xxgddr7_ca1ca_9 xxgddr7_ca1ca_9;
#sim: pin_map xxgddr7_ca1ca_8 xxgddr7_ca1ca_8;
#sim: pin_map xxgddr7_ca1ca_7 xxgddr7_ca1ca_7;
#sim: pin_map xxgddr7_ca1ca_6 xxgddr7_ca1ca_6;
#sim: pin_map xxgddr7_ca1ca_5 xxgddr7_ca1ca_5;
#sim: pin_map xxgddr7_ca1ca_4 xxgddr7_ca1ca_4;
#sim: pin_map xxgddr7_ca1ca_3 xxgddr7_ca1ca_3;
#sim: pin_map xxgddr7_ca1ca_2 xxgddr7_ca1ca_2;
#sim: pin_map xxgddr7_ca1ca_1 xxgddr7_ca1ca_1;
#sim: pin_map xxgddr7_ca1ca_0 xxgddr7_ca1ca_0;
#sim: pin_map xxgddr7_ca1cken xxgddr7_ca1cken;
#sim: pin_map xxgddr7_ca1cabin xxgddr7_ca1cabin;
#sim: pin_map xxgddr7_ca0ca_9 xxgddr7_ca0ca_9;
#sim: pin_map xxgddr7_ca0ca_8 xxgddr7_ca0ca_8;
#sim: pin_map xxgddr7_ca0ca_7 xxgddr7_ca0ca_7;
#sim: pin_map xxgddr7_ca0ca_6 xxgddr7_ca0ca_6;
#sim: pin_map xxgddr7_ca0ca_5 xxgddr7_ca0ca_5;
#sim: pin_map xxgddr7_ca0ca_4 xxgddr7_ca0ca_4;
#sim: pin_map xxgddr7_ca0ca_3 xxgddr7_ca0ca_3;
#sim: pin_map xxgddr7_ca0ca_2 xxgddr7_ca0ca_2;
#sim: pin_map xxgddr7_ca0ca_1 xxgddr7_ca0ca_1;
#sim: pin_map xxgddr7_ca0ca_0 xxgddr7_ca0ca_0;
#sim: pin_map xxgddr7_ck xxgddr7_ck;
#sim: pin_map xxgddr7_ckn xxgddr7_ckn;
#sim: pin_map xxgddr7_ca0cabin xxgddr7_ca0cabin;
#sim: pin_map xxgddr7_ca0cken xxgddr7_ca0cken;
#sim: pin_map xxgddr6_d1dq1dq_7 xxgddr6_d1dq1dq_7;
#sim: pin_map xxgddr6_d1dq1dq_6 xxgddr6_d1dq1dq_6;
#sim: pin_map xxgddr6_d1dq1dq_5 xxgddr6_d1dq1dq_5;
#sim: pin_map xxgddr6_d1dq1dq_4 xxgddr6_d1dq1dq_4;
#sim: pin_map xxgddr6_d1dq1dq_3 xxgddr6_d1dq1dq_3;
#sim: pin_map xxgddr6_d1dq1dq_2 xxgddr6_d1dq1dq_2;
#sim: pin_map xxgddr6_d1dq1dq_1 xxgddr6_d1dq1dq_1;
#sim: pin_map xxgddr6_d1dq1dq_0 xxgddr6_d1dq1dq_0;
#sim: pin_map xxgddr6_d1dq0dq_7 xxgddr6_d1dq0dq_7;
#sim: pin_map xxgddr6_d1dq0dq_6 xxgddr6_d1dq0dq_6;
#sim: pin_map xxgddr6_d1dq0dq_5 xxgddr6_d1dq0dq_5;
#sim: pin_map xxgddr6_d1dq0dq_4 xxgddr6_d1dq0dq_4;
#sim: pin_map xxgddr6_d1dq0dq_3 xxgddr6_d1dq0dq_3;
#sim: pin_map xxgddr6_d1dq0dq_2 xxgddr6_d1dq0dq_2;
#sim: pin_map xxgddr6_d1dq0dq_1 xxgddr6_d1dq0dq_1;
#sim: pin_map xxgddr6_d1dq0dq_0 xxgddr6_d1dq0dq_0;
#sim: pin_map xxgddr6_d1dq0edc xxgddr6_d1dq0edc;
#sim: pin_map xxgddr6_d1dq1edc xxgddr6_d1dq1edc;
#sim: pin_map xxgddr6_d1dq1dbin xxgddr6_d1dq1dbin;
#sim: pin_map xxgddr6_d1dq0dbin xxgddr6_d1dq0dbin;
#sim: pin_map xxgddr6_d1wck1 xxgddr6_d1wck1;
#sim: pin_map xxgddr6_d1wck0 xxgddr6_d1wck0;
#sim: pin_map xxgddr6_d1wck1n xxgddr6_d1wck1n;
#sim: pin_map xxgddr6_d1wck0n xxgddr6_d1wck0n;
#sim: pin_map xxgddr6_d0wck1 xxgddr6_d0wck1;
#sim: pin_map xxgddr6_d0wck0 xxgddr6_d0wck0;
#sim: pin_map xxgddr6_d0wck1n xxgddr6_d0wck1n;
#sim: pin_map xxgddr6_d0wck0n xxgddr6_d0wck0n;
#sim: pin_map xxgddr6_d0dq1dq_7 xxgddr6_d0dq1dq_7;
#sim: pin_map xxgddr6_d0dq1dq_6 xxgddr6_d0dq1dq_6;
#sim: pin_map xxgddr6_d0dq1dq_5 xxgddr6_d0dq1dq_5;
#sim: pin_map xxgddr6_d0dq1dq_4 xxgddr6_d0dq1dq_4;
#sim: pin_map xxgddr6_d0dq1dq_3 xxgddr6_d0dq1dq_3;
#sim: pin_map xxgddr6_d0dq1dq_2 xxgddr6_d0dq1dq_2;
#sim: pin_map xxgddr6_d0dq1dq_1 xxgddr6_d0dq1dq_1;
#sim: pin_map xxgddr6_d0dq1dq_0 xxgddr6_d0dq1dq_0;
#sim: pin_map xxgddr6_d0dq0dq_7 xxgddr6_d0dq0dq_7;
#sim: pin_map xxgddr6_d0dq0dq_6 xxgddr6_d0dq0dq_6;
#sim: pin_map xxgddr6_d0dq0dq_5 xxgddr6_d0dq0dq_5;
#sim: pin_map xxgddr6_d0dq0dq_4 xxgddr6_d0dq0dq_4;
#sim: pin_map xxgddr6_d0dq0dq_3 xxgddr6_d0dq0dq_3;
#sim: pin_map xxgddr6_d0dq0dq_2 xxgddr6_d0dq0dq_2;
#sim: pin_map xxgddr6_d0dq0dq_1 xxgddr6_d0dq0dq_1;
#sim: pin_map xxgddr6_d0dq0dq_0 xxgddr6_d0dq0dq_0;
#sim: pin_map xxgddr6_d0dq1dbin xxgddr6_d0dq1dbin;
#sim: pin_map xxgddr6_d0dq0dbin xxgddr6_d0dq0dbin;
#sim: pin_map xxgddr6_d0dq0edc xxgddr6_d0dq0edc;
#sim: pin_map xxgddr6_d0dq1edc xxgddr6_d0dq1edc;
#sim: pin_map xxgddr6_ca1ca_9 xxgddr6_ca1ca_9;
#sim: pin_map xxgddr6_ca1ca_8 xxgddr6_ca1ca_8;
#sim: pin_map xxgddr6_ca1ca_7 xxgddr6_ca1ca_7;
#sim: pin_map xxgddr6_ca1ca_6 xxgddr6_ca1ca_6;
#sim: pin_map xxgddr6_ca1ca_5 xxgddr6_ca1ca_5;
#sim: pin_map xxgddr6_ca1ca_4 xxgddr6_ca1ca_4;
#sim: pin_map xxgddr6_ca1ca_3 xxgddr6_ca1ca_3;
#sim: pin_map xxgddr6_ca1ca_2 xxgddr6_ca1ca_2;
#sim: pin_map xxgddr6_ca1ca_1 xxgddr6_ca1ca_1;
#sim: pin_map xxgddr6_ca1ca_0 xxgddr6_ca1ca_0;
#sim: pin_map xxgddr6_ca1cken xxgddr6_ca1cken;
#sim: pin_map xxgddr6_ca1cabin xxgddr6_ca1cabin;
#sim: pin_map xxgddr6_ca0ca_9 xxgddr6_ca0ca_9;
#sim: pin_map xxgddr6_ca0ca_8 xxgddr6_ca0ca_8;
#sim: pin_map xxgddr6_ca0ca_7 xxgddr6_ca0ca_7;
#sim: pin_map xxgddr6_ca0ca_6 xxgddr6_ca0ca_6;
#sim: pin_map xxgddr6_ca0ca_5 xxgddr6_ca0ca_5;
#sim: pin_map xxgddr6_ca0ca_4 xxgddr6_ca0ca_4;
#sim: pin_map xxgddr6_ca0ca_3 xxgddr6_ca0ca_3;
#sim: pin_map xxgddr6_ca0ca_2 xxgddr6_ca0ca_2;
#sim: pin_map xxgddr6_ca0ca_1 xxgddr6_ca0ca_1;
#sim: pin_map xxgddr6_ca0ca_0 xxgddr6_ca0ca_0;
#sim: pin_map xxgddr6_ck xxgddr6_ck;
#sim: pin_map xxgddr6_ckn xxgddr6_ckn;
#sim: pin_map xxgddr6_ca0cabin xxgddr6_ca0cabin;
#sim: pin_map xxgddr6_ca0cken xxgddr6_ca0cken;
#sim: pin_map xxgddr5_d1dq1dq_7 xxgddr5_d1dq1dq_7;
#sim: pin_map xxgddr5_d1dq1dq_6 xxgddr5_d1dq1dq_6;
#sim: pin_map xxgddr5_d1dq1dq_5 xxgddr5_d1dq1dq_5;
#sim: pin_map xxgddr5_d1dq1dq_4 xxgddr5_d1dq1dq_4;
#sim: pin_map xxgddr5_d1dq1dq_3 xxgddr5_d1dq1dq_3;
#sim: pin_map xxgddr5_d1dq1dq_2 xxgddr5_d1dq1dq_2;
#sim: pin_map xxgddr5_d1dq1dq_1 xxgddr5_d1dq1dq_1;
#sim: pin_map xxgddr5_d1dq1dq_0 xxgddr5_d1dq1dq_0;
#sim: pin_map xxgddr5_d1dq0dq_7 xxgddr5_d1dq0dq_7;
#sim: pin_map xxgddr5_d1dq0dq_6 xxgddr5_d1dq0dq_6;
#sim: pin_map xxgddr5_d1dq0dq_5 xxgddr5_d1dq0dq_5;
#sim: pin_map xxgddr5_d1dq0dq_4 xxgddr5_d1dq0dq_4;
#sim: pin_map xxgddr5_d1dq0dq_3 xxgddr5_d1dq0dq_3;
#sim: pin_map xxgddr5_d1dq0dq_2 xxgddr5_d1dq0dq_2;
#sim: pin_map xxgddr5_d1dq0dq_1 xxgddr5_d1dq0dq_1;
#sim: pin_map xxgddr5_d1dq0dq_0 xxgddr5_d1dq0dq_0;
#sim: pin_map xxgddr5_d1dq0edc xxgddr5_d1dq0edc;
#sim: pin_map xxgddr5_d1dq1edc xxgddr5_d1dq1edc;
#sim: pin_map xxgddr5_d1dq1dbin xxgddr5_d1dq1dbin;
#sim: pin_map xxgddr5_d1dq0dbin xxgddr5_d1dq0dbin;
#sim: pin_map xxgddr5_d1wck1 xxgddr5_d1wck1;
#sim: pin_map xxgddr5_d1wck0 xxgddr5_d1wck0;
#sim: pin_map xxgddr5_d1wck1n xxgddr5_d1wck1n;
#sim: pin_map xxgddr5_d1wck0n xxgddr5_d1wck0n;
#sim: pin_map xxgddr5_d0wck1 xxgddr5_d0wck1;
#sim: pin_map xxgddr5_d0wck0 xxgddr5_d0wck0;
#sim: pin_map xxgddr5_d0wck1n xxgddr5_d0wck1n;
#sim: pin_map xxgddr5_d0wck0n xxgddr5_d0wck0n;
#sim: pin_map xxgddr5_d0dq1dq_7 xxgddr5_d0dq1dq_7;
#sim: pin_map xxgddr5_d0dq1dq_6 xxgddr5_d0dq1dq_6;
#sim: pin_map xxgddr5_d0dq1dq_5 xxgddr5_d0dq1dq_5;
#sim: pin_map xxgddr5_d0dq1dq_4 xxgddr5_d0dq1dq_4;
#sim: pin_map xxgddr5_d0dq1dq_3 xxgddr5_d0dq1dq_3;
#sim: pin_map xxgddr5_d0dq1dq_2 xxgddr5_d0dq1dq_2;
#sim: pin_map xxgddr5_d0dq1dq_1 xxgddr5_d0dq1dq_1;
#sim: pin_map xxgddr5_d0dq1dq_0 xxgddr5_d0dq1dq_0;
#sim: pin_map xxgddr5_d0dq0dq_7 xxgddr5_d0dq0dq_7;
#sim: pin_map xxgddr5_d0dq0dq_6 xxgddr5_d0dq0dq_6;
#sim: pin_map xxgddr5_d0dq0dq_5 xxgddr5_d0dq0dq_5;
#sim: pin_map xxgddr5_d0dq0dq_4 xxgddr5_d0dq0dq_4;
#sim: pin_map xxgddr5_d0dq0dq_3 xxgddr5_d0dq0dq_3;
#sim: pin_map xxgddr5_d0dq0dq_2 xxgddr5_d0dq0dq_2;
#sim: pin_map xxgddr5_d0dq0dq_1 xxgddr5_d0dq0dq_1;
#sim: pin_map xxgddr5_d0dq0dq_0 xxgddr5_d0dq0dq_0;
#sim: pin_map xxgddr5_d0dq1dbin xxgddr5_d0dq1dbin;
#sim: pin_map xxgddr5_d0dq0dbin xxgddr5_d0dq0dbin;
#sim: pin_map xxgddr5_d0dq0edc xxgddr5_d0dq0edc;
#sim: pin_map xxgddr5_d0dq1edc xxgddr5_d0dq1edc;
#sim: pin_map xxgddr5_ca1ca_9 xxgddr5_ca1ca_9;
#sim: pin_map xxgddr5_ca1ca_8 xxgddr5_ca1ca_8;
#sim: pin_map xxgddr5_ca1ca_7 xxgddr5_ca1ca_7;
#sim: pin_map xxgddr5_ca1ca_6 xxgddr5_ca1ca_6;
#sim: pin_map xxgddr5_ca1ca_5 xxgddr5_ca1ca_5;
#sim: pin_map xxgddr5_ca1ca_4 xxgddr5_ca1ca_4;
#sim: pin_map xxgddr5_ca1ca_3 xxgddr5_ca1ca_3;
#sim: pin_map xxgddr5_ca1ca_2 xxgddr5_ca1ca_2;
#sim: pin_map xxgddr5_ca1ca_1 xxgddr5_ca1ca_1;
#sim: pin_map xxgddr5_ca1ca_0 xxgddr5_ca1ca_0;
#sim: pin_map xxgddr5_ca1cken xxgddr5_ca1cken;
#sim: pin_map xxgddr5_ca1cabin xxgddr5_ca1cabin;
#sim: pin_map xxgddr5_ca0ca_9 xxgddr5_ca0ca_9;
#sim: pin_map xxgddr5_ca0ca_8 xxgddr5_ca0ca_8;
#sim: pin_map xxgddr5_ca0ca_7 xxgddr5_ca0ca_7;
#sim: pin_map xxgddr5_ca0ca_6 xxgddr5_ca0ca_6;
#sim: pin_map xxgddr5_ca0ca_5 xxgddr5_ca0ca_5;
#sim: pin_map xxgddr5_ca0ca_4 xxgddr5_ca0ca_4;
#sim: pin_map xxgddr5_ca0ca_3 xxgddr5_ca0ca_3;
#sim: pin_map xxgddr5_ca0ca_2 xxgddr5_ca0ca_2;
#sim: pin_map xxgddr5_ca0ca_1 xxgddr5_ca0ca_1;
#sim: pin_map xxgddr5_ca0ca_0 xxgddr5_ca0ca_0;
#sim: pin_map xxgddr5_ck xxgddr5_ck;
#sim: pin_map xxgddr5_ckn xxgddr5_ckn;
#sim: pin_map xxgddr5_ca0cabin xxgddr5_ca0cabin;
#sim: pin_map xxgddr5_ca0cken xxgddr5_ca0cken;
#sim: pin_map xxspd3_n xxspd3_n;
#sim: pin_map xxspd2_n xxspd2_n;
#sim: pin_map xxspd1_n xxspd1_n;
#sim: pin_map xxspd0_n xxspd0_n;
#sim: pin_map xxpower_level_ind xxpower_level_ind;
#sim: pin_map xxpower_intr_mon xxpower_intr_mon;
#sim: pin_map xxtach2_ctrl xxtach2_ctrl;
#sim: pin_map xxtach1_ctrl xxtach1_ctrl;
#sim: pin_map xxpwm2_ctrl xxpwm2_ctrl;
#sim: pin_map xxpwm1_ctrl xxpwm1_ctrl;
#sim: pin_map xxphase_distr_1 xxphase_distr_1;
#sim: pin_map xxphase_distr_0 xxphase_distr_0;
#sim: pin_map xxselfrefresh_enable xxselfrefresh_enable;
#sim: pin_map xxpcie0_rx0_p xxpcie0_rx0_p;
#sim: pin_map xxpcie0_rx1_p xxpcie0_rx1_p;
#sim: pin_map xxpcie0_rx2_p xxpcie0_rx2_p;
#sim: pin_map xxpcie0_rx3_p xxpcie0_rx3_p;
#sim: pin_map xxpcie0_rx0_m xxpcie0_rx0_m;
#sim: pin_map xxpcie0_rx1_m xxpcie0_rx1_m;
#sim: pin_map xxpcie0_rx2_m xxpcie0_rx2_m;
#sim: pin_map xxpcie0_rx3_m xxpcie0_rx3_m;
#sim: pin_map xxpcie1_rx0_p xxpcie1_rx0_p;
#sim: pin_map xxpcie1_rx1_p xxpcie1_rx1_p;
#sim: pin_map xxpcie1_rx2_p xxpcie1_rx2_p;
#sim: pin_map xxpcie1_rx3_p xxpcie1_rx3_p;
#sim: pin_map xxpcie1_rx0_m xxpcie1_rx0_m;
#sim: pin_map xxpcie1_rx1_m xxpcie1_rx1_m;
#sim: pin_map xxpcie1_rx2_m xxpcie1_rx2_m;
#sim: pin_map xxpcie1_rx3_m xxpcie1_rx3_m;
#sim: pin_map xxpcie2_rx0_p xxpcie2_rx0_p;
#sim: pin_map xxpcie2_rx1_p xxpcie2_rx1_p;
#sim: pin_map xxpcie2_rx2_p xxpcie2_rx2_p;
#sim: pin_map xxpcie2_rx3_p xxpcie2_rx3_p;
#sim: pin_map xxpcie2_rx0_m xxpcie2_rx0_m;
#sim: pin_map xxpcie2_rx1_m xxpcie2_rx1_m;
#sim: pin_map xxpcie2_rx2_m xxpcie2_rx2_m;
#sim: pin_map xxpcie2_rx3_m xxpcie2_rx3_m;
#sim: pin_map xxpcie3_rx0_p xxpcie3_rx0_p;
#sim: pin_map xxpcie3_rx1_p xxpcie3_rx1_p;
#sim: pin_map xxpcie3_rx2_p xxpcie3_rx2_p;
#sim: pin_map xxpcie3_rx3_p xxpcie3_rx3_p;
#sim: pin_map xxpcie3_rx0_m xxpcie3_rx0_m;
#sim: pin_map xxpcie3_rx1_m xxpcie3_rx1_m;
#sim: pin_map xxpcie3_rx2_m xxpcie3_rx2_m;
#sim: pin_map xxpcie3_rx3_m xxpcie3_rx3_m;
#sim: pin_map xxusb3_rx0_p xxusb3_rx0_p;
#sim: pin_map xxusb3_rx0_m xxusb3_rx0_m;
#sim: pin_map xxear xxear;
#sim: pin_map xxtypc0pdctl_alertb xxtypc0pdctl_alertb;
#sim: pin_map xxtypc0host_alertb xxtypc0host_alertb;
#sim: pin_map xxtypc0pdctl_data xxtypc0pdctl_data;
#sim: pin_map xxtypc0pdctl_clk xxtypc0pdctl_clk;
#sim: pin_map xxtypc0host_data xxtypc0host_data;
#sim: pin_map xxtypc0host_clk xxtypc0host_clk;
#sim: pin_map xxpwrmgmt_alertb xxpwrmgmt_alertb;
#sim: pin_map xxpreqb xxpreqb;
#sim: pin_map xxspi_desc_ovrd_n xxspi_desc_ovrd_n;
#sim: pin_map xxwake_n xxwake_n;
#sim: pin_map xxrtd3_enable xxrtd3_enable;
#sim: pin_map xxusbss_mux_ctrl xxusbss_mux_ctrl;
#sim: pin_map xxdisp_utils1 xxdisp_utils1;
#sim: pin_map xxdisp_utils0 xxdisp_utils0;
#sim: pin_map xxsvid_alertb xxsvid_alertb;
#sim: pin_map xxsvid_data xxsvid_data;
#sim: pin_map xxpeg_view3 xxpeg_view3;
#sim: pin_map xxpeg_view2 xxpeg_view2;
#sim: pin_map xxpwrmgmt_data xxpwrmgmt_data;
#sim: pin_map xxpwrmgmt_clk xxpwrmgmt_clk;
#sim: pin_map xxpanel_vdd_enable xxpanel_vdd_enable;
#sim: pin_map xxpanel_bright_enable xxpanel_bright_enable;
#sim: pin_map xxpanel_pwr_backlight_pwm xxpanel_pwr_backlight_pwm;
#sim: pin_map xxdp_hpda_n xxdp_hpda_n;
#sim: pin_map xxdp_hpdc_n xxdp_hpdc_n;
#sim: pin_map xxdp_hpdb_n xxdp_hpdb_n;
#sim: pin_map xxdp_hpdd_n xxdp_hpdd_n;
#sim: pin_map xxdp_hpde_n xxdp_hpde_n;
#sim: pin_map xxpcie_smb_data xxpcie_smb_data;
#sim: pin_map xxpcie_smb_clk xxpcie_smb_clk;
#sim: pin_map xxspi_cs0_n xxspi_cs0_n;
#sim: pin_map xxspi_cs1_n xxspi_cs1_n;
#sim: pin_map xxspi_clk xxspi_clk;
#sim: pin_map xxspi_data_3 xxspi_data_3;
#sim: pin_map xxspi_data_2 xxspi_data_2;
#sim: pin_map xxspi_data_1 xxspi_data_1;
#sim: pin_map xxspi_data_0 xxspi_data_0;
#sim: pin_map xxnoab_15 xxnoab_15;
#sim: pin_map xxnoab_14 xxnoab_14;
#sim: pin_map xxnoab_13 xxnoab_13;
#sim: pin_map xxnoab_12 xxnoab_12;
#sim: pin_map xxnoab_11 xxnoab_11;
#sim: pin_map xxnoab_10 xxnoab_10;
#sim: pin_map xxnoab_9 xxnoab_9;
#sim: pin_map xxnoab_8 xxnoab_8;
#sim: pin_map xxnoab_7 xxnoab_7;
#sim: pin_map xxnoab_6 xxnoab_6;
#sim: pin_map xxnoab_5 xxnoab_5;
#sim: pin_map xxnoab_4 xxnoab_4;
#sim: pin_map xxnoab_3 xxnoab_3;
#sim: pin_map xxnoab_2 xxnoab_2;
#sim: pin_map xxnoab_1 xxnoab_1;
#sim: pin_map xxnoab_0 xxnoab_0;
#sim: pin_map xxnoa_strb_1 xxnoa_strb_1;
#sim: pin_map xxnoa_strb_0 xxnoa_strb_0;
#sim: pin_map xxdynamic_voltage_ctrl xxdynamic_voltage_ctrl;
#sim: pin_map xxspare10 xxspare10;
#sim: pin_map xxspare9 xxspare9;
#sim: pin_map xxspare8 xxspare8;
#sim: pin_map xxspare7 xxspare7;
#sim: pin_map xxspare4 xxspare4;
#sim: pin_map xxspare3 xxspare3;
#sim: pin_map xxspare2 xxspare2;
#sim: pin_map xxspare1 xxspare1;
#sim: pin_map xxdam_mode_n xxdam_mode_n;
#pin_group: PADS xxgddr3_d1dq1dq_7 xxgddr3_d1dq1dq_6 xxgddr3_d1dq1dq_5 xxgddr3_d1dq1dq_4 xxgddr3_d1dq1dq_3 xxgddr3_d1dq1dq_2 xxgddr3_d1dq1dq_1 xxgddr3_d1dq1dq_0 xxgddr3_d1dq0dq_7 xxgddr3_d1dq0dq_6 xxgddr3_d1dq0dq_5 xxgddr3_d1dq0dq_4 xxgddr3_d1dq0dq_3 xxgddr3_d1dq0dq_2 xxgddr3_d1dq0dq_1 xxgddr3_d1dq0dq_0 xxgddr3_d1dq0edc xxgddr3_d1dq1edc xxgddr3_d1dq1dbin xxgddr3_d1dq0dbin xxgddr3_d1wck1 xxgddr3_d1wck0 xxgddr3_d1wck1n xxgddr3_d1wck0n xxgddr3_d0wck1 xxgddr3_d0wck0 xxgddr3_d0wck1n xxgddr3_d0wck0n xxgddr3_d0dq1dq_7 xxgddr3_d0dq1dq_6 xxgddr3_d0dq1dq_5 xxgddr3_d0dq1dq_4 xxgddr3_d0dq1dq_3 xxgddr3_d0dq1dq_2 xxgddr3_d0dq1dq_1 xxgddr3_d0dq1dq_0 xxgddr3_d0dq0dq_7 xxgddr3_d0dq0dq_6 xxgddr3_d0dq0dq_5 xxgddr3_d0dq0dq_4 xxgddr3_d0dq0dq_3 xxgddr3_d0dq0dq_2 xxgddr3_d0dq0dq_1 xxgddr3_d0dq0dq_0 xxgddr3_d0dq1dbin xxgddr3_d0dq0dbin xxgddr3_d0dq0edc xxgddr3_d0dq1edc xxgddr3_ca1ca_9 xxgddr3_ca1ca_8 xxgddr3_ca1ca_7 xxgddr3_ca1ca_6 xxgddr3_ca1ca_5 xxgddr3_ca1ca_4 xxgddr3_ca1ca_3 xxgddr3_ca1ca_2 xxgddr3_ca1ca_1 xxgddr3_ca1ca_0 xxgddr3_ca1cken xxgddr3_ca1cabin xxgddr3_ca0ca_9 xxgddr3_ca0ca_8 xxgddr3_ca0ca_7 xxgddr3_ca0ca_6 xxgddr3_ca0ca_5 xxgddr3_ca0ca_4 xxgddr3_ca0ca_3 xxgddr3_ca0ca_2 xxgddr3_ca0ca_1 xxgddr3_ca0ca_0 xxgddr3_ck xxgddr3_ckn xxgddr3_ca0cabin xxgddr3_ca0cken xxgddr0_d1dq1dq_7 xxgddr0_d1dq1dq_6 xxgddr0_d1dq1dq_5 xxgddr0_d1dq1dq_4 xxgddr0_d1dq1dq_3 xxgddr0_d1dq1dq_2 xxgddr0_d1dq1dq_1 xxgddr0_d1dq1dq_0 xxgddr0_d1dq0dq_7 xxgddr0_d1dq0dq_6 xxgddr0_d1dq0dq_5 xxgddr0_d1dq0dq_4 xxgddr0_d1dq0dq_3 xxgddr0_d1dq0dq_2 xxgddr0_d1dq0dq_1 xxgddr0_d1dq0dq_0 xxgddr0_d1dq0edc xxgddr0_d1dq1edc xxgddr0_d1dq1dbin xxgddr0_d1dq0dbin xxgddr0_d1wck1 xxgddr0_d1wck0 xxgddr0_d1wck1n xxgddr0_d1wck0n xxgddr0_d0wck1 xxgddr0_d0wck0 xxgddr0_d0wck1n xxgddr0_d0wck0n xxgddr0_d0dq1dq_7 xxgddr0_d0dq1dq_6 xxgddr0_d0dq1dq_5 xxgddr0_d0dq1dq_4 xxgddr0_d0dq1dq_3 xxgddr0_d0dq1dq_2 xxgddr0_d0dq1dq_1 xxgddr0_d0dq1dq_0 xxgddr0_d0dq0dq_7 xxgddr0_d0dq0dq_6 xxgddr0_d0dq0dq_5 xxgddr0_d0dq0dq_4 xxgddr0_d0dq0dq_3 xxgddr0_d0dq0dq_2 xxgddr0_d0dq0dq_1 xxgddr0_d0dq0dq_0 xxgddr0_d0dq1dbin xxgddr0_d0dq0dbin xxgddr0_d0dq0edc xxgddr0_d0dq1edc xxgddr0_ca1ca_9 xxgddr0_ca1ca_8 xxgddr0_ca1ca_7 xxgddr0_ca1ca_6 xxgddr0_ca1ca_5 xxgddr0_ca1ca_4 xxgddr0_ca1ca_3 xxgddr0_ca1ca_2 xxgddr0_ca1ca_1 xxgddr0_ca1ca_0 xxgddr0_ca1cken xxgddr0_ca1cabin xxgddr0_ca0ca_9 xxgddr0_ca0ca_8 xxgddr0_ca0ca_7 xxgddr0_ca0ca_6 xxgddr0_ca0ca_5 xxgddr0_ca0ca_4 xxgddr0_ca0ca_3 xxgddr0_ca0ca_2 xxgddr0_ca0ca_1 xxgddr0_ca0ca_0 xxgddr0_ck xxgddr0_ckn xxgddr0_ca0cabin xxgddr0_ca0cken xxgddr1_d1dq1dq_7 xxgddr1_d1dq1dq_6 xxgddr1_d1dq1dq_5 xxgddr1_d1dq1dq_4 xxgddr1_d1dq1dq_3 xxgddr1_d1dq1dq_2 xxgddr1_d1dq1dq_1 xxgddr1_d1dq1dq_0 xxgddr1_d1dq0dq_7 xxgddr1_d1dq0dq_6 xxgddr1_d1dq0dq_5 xxgddr1_d1dq0dq_4 xxgddr1_d1dq0dq_3 xxgddr1_d1dq0dq_2 xxgddr1_d1dq0dq_1 xxgddr1_d1dq0dq_0 xxgddr1_d1dq0edc xxgddr1_d1dq1edc xxgddr1_d1dq1dbin xxgddr1_d1dq0dbin xxgddr1_d1wck1 xxgddr1_d1wck0 xxgddr1_d1wck1n xxgddr1_d1wck0n xxgddr1_d0wck1 xxgddr1_d0wck0 xxgddr1_d0wck1n xxgddr1_d0wck0n xxgddr1_d0dq1dq_7 xxgddr1_d0dq1dq_6 xxgddr1_d0dq1dq_5 xxgddr1_d0dq1dq_4 xxgddr1_d0dq1dq_3 xxgddr1_d0dq1dq_2 xxgddr1_d0dq1dq_1 xxgddr1_d0dq1dq_0 xxgddr1_d0dq0dq_7 xxgddr1_d0dq0dq_6 xxgddr1_d0dq0dq_5 xxgddr1_d0dq0dq_4 xxgddr1_d0dq0dq_3 xxgddr1_d0dq0dq_2 xxgddr1_d0dq0dq_1 xxgddr1_d0dq0dq_0 xxgddr1_d0dq1dbin xxgddr1_d0dq0dbin xxgddr1_d0dq0edc xxgddr1_d0dq1edc xxgddr1_ca1ca_9 xxgddr1_ca1ca_8 xxgddr1_ca1ca_7 xxgddr1_ca1ca_6 xxgddr1_ca1ca_5 xxgddr1_ca1ca_4 xxgddr1_ca1ca_3 xxgddr1_ca1ca_2 xxgddr1_ca1ca_1 xxgddr1_ca1ca_0 xxgddr1_ca1cken xxgddr1_ca1cabin xxgddr1_ca0ca_9 xxgddr1_ca0ca_8 xxgddr1_ca0ca_7 xxgddr1_ca0ca_6 xxgddr1_ca0ca_5 xxgddr1_ca0ca_4 xxgddr1_ca0ca_3 xxgddr1_ca0ca_2 xxgddr1_ca0ca_1 xxgddr1_ca0ca_0 xxgddr1_ck xxgddr1_ckn xxgddr1_ca0cabin xxgddr1_ca0cken xxgddr7_d1dq1dq_7 xxgddr7_d1dq1dq_6 xxgddr7_d1dq1dq_5 xxgddr7_d1dq1dq_4 xxgddr7_d1dq1dq_3 xxgddr7_d1dq1dq_2 xxgddr7_d1dq1dq_1 xxgddr7_d1dq1dq_0 xxgddr7_d1dq0dq_7 xxgddr7_d1dq0dq_6 xxgddr7_d1dq0dq_5 xxgddr7_d1dq0dq_4 xxgddr7_d1dq0dq_3 xxgddr7_d1dq0dq_2 xxgddr7_d1dq0dq_1 xxgddr7_d1dq0dq_0 xxgddr7_d1dq0edc xxgddr7_d1dq1edc xxgddr7_d1dq1dbin xxgddr7_d1dq0dbin xxgddr7_d1wck1 xxgddr7_d1wck0 xxgddr7_d1wck1n xxgddr7_d1wck0n xxgddr7_d0wck1 xxgddr7_d0wck0 xxgddr7_d0wck1n xxgddr7_d0wck0n xxgddr7_d0dq1dq_7 xxgddr7_d0dq1dq_6 xxgddr7_d0dq1dq_5 xxgddr7_d0dq1dq_4 xxgddr7_d0dq1dq_3 xxgddr7_d0dq1dq_2 xxgddr7_d0dq1dq_1 xxgddr7_d0dq1dq_0 xxgddr7_d0dq0dq_7 xxgddr7_d0dq0dq_6 xxgddr7_d0dq0dq_5 xxgddr7_d0dq0dq_4 xxgddr7_d0dq0dq_3 xxgddr7_d0dq0dq_2 xxgddr7_d0dq0dq_1 xxgddr7_d0dq0dq_0 xxgddr7_d0dq1dbin xxgddr7_d0dq0dbin xxgddr7_d0dq0edc xxgddr7_d0dq1edc xxgddr7_ca1ca_9 xxgddr7_ca1ca_8 xxgddr7_ca1ca_7 xxgddr7_ca1ca_6 xxgddr7_ca1ca_5 xxgddr7_ca1ca_4 xxgddr7_ca1ca_3 xxgddr7_ca1ca_2 xxgddr7_ca1ca_1 xxgddr7_ca1ca_0 xxgddr7_ca1cken xxgddr7_ca1cabin xxgddr7_ca0ca_9 xxgddr7_ca0ca_8 xxgddr7_ca0ca_7 xxgddr7_ca0ca_6 xxgddr7_ca0ca_5 xxgddr7_ca0ca_4 xxgddr7_ca0ca_3 xxgddr7_ca0ca_2 xxgddr7_ca0ca_1 xxgddr7_ca0ca_0 xxgddr7_ck xxgddr7_ckn xxgddr7_ca0cabin xxgddr7_ca0cken xxgddr6_d1dq1dq_7 xxgddr6_d1dq1dq_6 xxgddr6_d1dq1dq_5 xxgddr6_d1dq1dq_4 xxgddr6_d1dq1dq_3 xxgddr6_d1dq1dq_2 xxgddr6_d1dq1dq_1 xxgddr6_d1dq1dq_0 xxgddr6_d1dq0dq_7 xxgddr6_d1dq0dq_6 xxgddr6_d1dq0dq_5 xxgddr6_d1dq0dq_4 xxgddr6_d1dq0dq_3 xxgddr6_d1dq0dq_2 xxgddr6_d1dq0dq_1 xxgddr6_d1dq0dq_0 xxgddr6_d1dq0edc xxgddr6_d1dq1edc xxgddr6_d1dq1dbin xxgddr6_d1dq0dbin xxgddr6_d1wck1 xxgddr6_d1wck0 xxgddr6_d1wck1n xxgddr6_d1wck0n xxgddr6_d0wck1 xxgddr6_d0wck0 xxgddr6_d0wck1n xxgddr6_d0wck0n xxgddr6_d0dq1dq_7 xxgddr6_d0dq1dq_6 xxgddr6_d0dq1dq_5 xxgddr6_d0dq1dq_4 xxgddr6_d0dq1dq_3 xxgddr6_d0dq1dq_2 xxgddr6_d0dq1dq_1 xxgddr6_d0dq1dq_0 xxgddr6_d0dq0dq_7 xxgddr6_d0dq0dq_6 xxgddr6_d0dq0dq_5 xxgddr6_d0dq0dq_4 xxgddr6_d0dq0dq_3 xxgddr6_d0dq0dq_2 xxgddr6_d0dq0dq_1 xxgddr6_d0dq0dq_0 xxgddr6_d0dq1dbin xxgddr6_d0dq0dbin xxgddr6_d0dq0edc xxgddr6_d0dq1edc xxgddr6_ca1ca_9 xxgddr6_ca1ca_8 xxgddr6_ca1ca_7 xxgddr6_ca1ca_6 xxgddr6_ca1ca_5 xxgddr6_ca1ca_4 xxgddr6_ca1ca_3 xxgddr6_ca1ca_2 xxgddr6_ca1ca_1 xxgddr6_ca1ca_0 xxgddr6_ca1cken xxgddr6_ca1cabin xxgddr6_ca0ca_9 xxgddr6_ca0ca_8 xxgddr6_ca0ca_7 xxgddr6_ca0ca_6 xxgddr6_ca0ca_5 xxgddr6_ca0ca_4 xxgddr6_ca0ca_3 xxgddr6_ca0ca_2 xxgddr6_ca0ca_1 xxgddr6_ca0ca_0 xxgddr6_ck xxgddr6_ckn xxgddr6_ca0cabin xxgddr6_ca0cken xxgddr5_d1dq1dq_7 xxgddr5_d1dq1dq_6 xxgddr5_d1dq1dq_5 xxgddr5_d1dq1dq_4 xxgddr5_d1dq1dq_3 xxgddr5_d1dq1dq_2 xxgddr5_d1dq1dq_1 xxgddr5_d1dq1dq_0 xxgddr5_d1dq0dq_7 xxgddr5_d1dq0dq_6 xxgddr5_d1dq0dq_5 xxgddr5_d1dq0dq_4 xxgddr5_d1dq0dq_3 xxgddr5_d1dq0dq_2 xxgddr5_d1dq0dq_1 xxgddr5_d1dq0dq_0 xxgddr5_d1dq0edc xxgddr5_d1dq1edc xxgddr5_d1dq1dbin xxgddr5_d1dq0dbin xxgddr5_d1wck1 xxgddr5_d1wck0 xxgddr5_d1wck1n xxgddr5_d1wck0n xxgddr5_d0wck1 xxgddr5_d0wck0 xxgddr5_d0wck1n xxgddr5_d0wck0n xxgddr5_d0dq1dq_7 xxgddr5_d0dq1dq_6 xxgddr5_d0dq1dq_5 xxgddr5_d0dq1dq_4 xxgddr5_d0dq1dq_3 xxgddr5_d0dq1dq_2 xxgddr5_d0dq1dq_1 xxgddr5_d0dq1dq_0 xxgddr5_d0dq0dq_7 xxgddr5_d0dq0dq_6 xxgddr5_d0dq0dq_5 xxgddr5_d0dq0dq_4 xxgddr5_d0dq0dq_3 xxgddr5_d0dq0dq_2 xxgddr5_d0dq0dq_1 xxgddr5_d0dq0dq_0 xxgddr5_d0dq1dbin xxgddr5_d0dq0dbin xxgddr5_d0dq0edc xxgddr5_d0dq1edc xxgddr5_ca1ca_9 xxgddr5_ca1ca_8 xxgddr5_ca1ca_7 xxgddr5_ca1ca_6 xxgddr5_ca1ca_5 xxgddr5_ca1ca_4 xxgddr5_ca1ca_3 xxgddr5_ca1ca_2 xxgddr5_ca1ca_1 xxgddr5_ca1ca_0 xxgddr5_ca1cken xxgddr5_ca1cabin xxgddr5_ca0ca_9 xxgddr5_ca0ca_8 xxgddr5_ca0ca_7 xxgddr5_ca0ca_6 xxgddr5_ca0ca_5 xxgddr5_ca0ca_4 xxgddr5_ca0ca_3 xxgddr5_ca0ca_2 xxgddr5_ca0ca_1 xxgddr5_ca0ca_0 xxgddr5_ck xxgddr5_ckn xxgddr5_ca0cabin xxgddr5_ca0cken xxspd3_n xxspd2_n xxspd1_n xxspd0_n xxpower_level_ind xxpower_intr_mon xxtach2_ctrl xxtach1_ctrl xxpwm2_ctrl xxpwm1_ctrl xxphase_distr_1 xxphase_distr_0 xxselfrefresh_enable xxpcie0_rx0_p xxpcie0_rx1_p xxpcie0_rx2_p xxpcie0_rx3_p xxpcie0_rx0_m xxpcie0_rx1_m xxpcie0_rx2_m xxpcie0_rx3_m xxpcie1_rx0_p xxpcie1_rx1_p xxpcie1_rx2_p xxpcie1_rx3_p xxpcie1_rx0_m xxpcie1_rx1_m xxpcie1_rx2_m xxpcie1_rx3_m xxpcie2_rx0_p xxpcie2_rx1_p xxpcie2_rx2_p xxpcie2_rx3_p xxpcie2_rx0_m xxpcie2_rx1_m xxpcie2_rx2_m xxpcie2_rx3_m xxpcie3_rx0_p xxpcie3_rx1_p xxpcie3_rx2_p xxpcie3_rx3_p xxpcie3_rx0_m xxpcie3_rx1_m xxpcie3_rx2_m xxpcie3_rx3_m xxusb3_rx0_p xxusb3_rx0_m xxear xxtypc0pdctl_alertb xxtypc0host_alertb xxtypc0pdctl_data xxtypc0pdctl_clk xxtypc0host_data xxtypc0host_clk xxpwrmgmt_alertb xxpreqb xxspi_desc_ovrd_n xxwake_n xxrtd3_enable xxusbss_mux_ctrl xxdisp_utils1 xxdisp_utils0 xxsvid_alertb xxsvid_data xxpeg_view3 xxpeg_view2 xxpwrmgmt_data xxpwrmgmt_clk xxpanel_vdd_enable xxpanel_bright_enable xxpanel_pwr_backlight_pwm xxdp_hpda_n xxdp_hpdc_n xxdp_hpdb_n xxdp_hpdd_n xxdp_hpde_n xxpcie_smb_data xxpcie_smb_clk xxspi_cs0_n xxspi_cs1_n xxspi_clk xxspi_data_3 xxspi_data_2 xxspi_data_1 xxspi_data_0 xxnoab_15 xxnoab_14 xxnoab_13 xxnoab_12 xxnoab_11 xxnoab_10 xxnoab_9 xxnoab_8 xxnoab_7 xxnoab_6 xxnoab_5 xxnoab_4 xxnoab_3 xxnoab_2 xxnoab_1 xxnoab_0 xxnoa_strb_1 xxnoa_strb_0 xxdynamic_voltage_ctrl xxspare10 xxspare9 xxspare8 xxspare7 xxspare4 xxspare3 xxspare2 xxspare1 xxdam_mode_n ;
 # 
# !TESSENT_PRAGMA pattern_set JtagBscanTestStep__input
# !TESSENT_PRAGMA tester_period 100ns
# !svf_cmd 1
# FREQUENCY 10000000 HZ;
# !svf_cmd 2
# TRST ON;
# !svf_cmd 3
# TRST OFF;
# !svf_cmd 4
# STATE IDLE;
to_state: Run-Test/Idle ; 
# !  
# ! ****************************************************************
# !   input test
# ! ****************************************************************
label: START_OF_EXPANDDATA ;
expandata: TCK, 4; 
label: END_OF_EXPANDDATA ;
vector: TMS(0), 9 ;

label: Sample_Preload_cltap_SAMPLE_PRELOAD_IR@0 ;
scani: 00000000000001 ;
to_state: Run-Test/Idle ;

label: Sample_Preload_0000_cltap_DR_DR@0 ;
scand: 0111111111101001001001000100100100100010010010010001001001001000011111111111111111111111111111111111111111111111111111111110100100100100011101111111111111111111111111111111111111111111111110011111111111111100111111111111111101111111111111111011111111111111110111111111111111101111111111100111111111111111101111111111111111011111111111111110111111111111111101111111111100111111111111111101111111111111111011111111111111110111111111111111101111111111100111111111111111101111111111111111011111111111111110111111111111111101111111111100111111111111111101111111111111111011111111111111110111111111111111101111111111100111111111111111101111111111111111011111111111111110111111111111111101111111111100, XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX ;
to_state: Run-Test/Idle ;

label: Extest_Begins_1_cltap_EXTEST_IR@0 ;
scani: 00000000001001 ;
to_state: Run-Test/Idle, 4999 ;

label: PinDrive ;
vector: xxdam_mode_n(0) xxdisp_utils0(0) xxdisp_utils1(0) xxdp_hpda_n(0) xxdp_hpdb_n(0) xxdp_hpdc_n(0) xxdp_hpdd_n(0) xxdp_hpde_n(0) xxdynamic_voltage_ctrl(0) xxear(0) xxgddr0_ca0ca_0(0) xxgddr0_ca0ca_1(0) xxgddr0_ca0ca_2(0) xxgddr0_ca0ca_3(0) xxgddr0_ca0ca_4(0) xxgddr0_ca0ca_5(0) xxgddr0_ca0ca_6(0) xxgddr0_ca0ca_7(0) xxgddr0_ca0ca_8(0) xxgddr0_ca0ca_9(0) xxgddr0_ca0cabin(0) xxgddr0_ca0cken(0) xxgddr0_ca1ca_0(0) xxgddr0_ca1ca_1(0) xxgddr0_ca1ca_2(0) xxgddr0_ca1ca_3(0) xxgddr0_ca1ca_4(0) xxgddr0_ca1ca_5(0) xxgddr0_ca1ca_6(0) xxgddr0_ca1ca_7(0) xxgddr0_ca1ca_8(0) xxgddr0_ca1ca_9(0) xxgddr0_ca1cabin(0) xxgddr0_ca1cken(0) xxgddr0_ck(0) xxgddr0_ckn(0) xxgddr0_d0dq0dbin(0) xxgddr0_d0dq0dq_0(0) xxgddr0_d0dq0dq_1(0) xxgddr0_d0dq0dq_2(0) xxgddr0_d0dq0dq_3(0) xxgddr0_d0dq0dq_4(0) xxgddr0_d0dq0dq_5(0) xxgddr0_d0dq0dq_6(0) xxgddr0_d0dq0dq_7(0) xxgddr0_d0dq0edc(0) xxgddr0_d0dq1dbin(0) xxgddr0_d0dq1dq_0(0) xxgddr0_d0dq1dq_1(0) xxgddr0_d0dq1dq_2(0) xxgddr0_d0dq1dq_3(0) xxgddr0_d0dq1dq_4(0) xxgddr0_d0dq1dq_5(0) xxgddr0_d0dq1dq_6(0) xxgddr0_d0dq1dq_7(0) xxgddr0_d0dq1edc(0) xxgddr0_d0wck1(0) xxgddr0_d0wck1n(0) xxgddr0_d1dq0dbin(0) xxgddr0_d1dq0dq_0(0) xxgddr0_d1dq0dq_1(0) xxgddr0_d1dq0dq_2(0) xxgddr0_d1dq0dq_3(0) xxgddr0_d1dq0dq_4(0) xxgddr0_d1dq0dq_5(0) xxgddr0_d1dq0dq_6(0) xxgddr0_d1dq0dq_7(0) xxgddr0_d1dq0edc(0) xxgddr0_d1dq1dbin(0) xxgddr0_d1dq1dq_0(0) xxgddr0_d1dq1dq_1(0) xxgddr0_d1dq1dq_2(0) xxgddr0_d1dq1dq_3(0) xxgddr0_d1dq1dq_4(0) xxgddr0_d1dq1dq_5(0) xxgddr0_d1dq1dq_6(0) xxgddr0_d1dq1dq_7(0) xxgddr0_d1dq1edc(0) xxgddr0_d1wck0(0) xxgddr0_d1wck0n(0) xxgddr0_d1wck1(0) xxgddr0_d1wck1n(0) xxgddr1_ca0ca_4(0) xxgddr1_ca0ca_5(0) xxgddr1_ca0ca_6(0) xxgddr1_ca0ca_7(0) xxgddr1_ca0ca_8(0) xxgddr1_ca0ca_9(0) xxgddr1_ca0cabin(0) xxgddr1_ca0cken(0) xxgddr1_ca1ca_4(0) xxgddr1_ca1ca_5(0) xxgddr1_ca1ca_6(0) xxgddr1_ca1ca_7(0) xxgddr1_ca1ca_8(0) xxgddr1_ca1ca_9(0) xxgddr1_ca1cabin(0) xxgddr1_ca1cken(0) xxgddr1_ck(0) xxgddr1_ckn(0) xxgddr1_d0dq0dbin(0) xxgddr1_d0dq0dq_4(0) xxgddr1_d0dq0dq_5(0) xxgddr1_d0dq0dq_6(0) xxgddr1_d0dq0dq_7(0) xxgddr1_d0dq1dbin(0) xxgddr1_d0dq1dq_0(0) xxgddr1_d0dq1dq_1(0) xxgddr1_d0dq1dq_2(0) xxgddr1_d0dq1dq_3(0) xxgddr1_d0dq1dq_4(0) xxgddr1_d0dq1dq_5(0) xxgddr1_d0dq1dq_6(0) xxgddr1_d0dq1dq_7(0) xxgddr1_d0dq1edc(0) xxgddr1_d0wck0(0) xxgddr1_d0wck0n(0) xxgddr1_d0wck1(0) xxgddr1_d0wck1n(0) xxgddr1_d1dq0dbin(0) xxgddr1_d1dq0dq_0(0) xxgddr1_d1dq0dq_4(0) xxgddr1_d1dq0dq_5(0) xxgddr1_d1dq0dq_6(0) xxgddr1_d1dq0dq_7(0) xxgddr1_d1dq0edc(0) xxgddr1_d1dq1dbin(0) xxgddr1_d1dq1dq_0(0) xxgddr1_d1dq1dq_1(0) xxgddr1_d1dq1dq_2(0) xxgddr1_d1dq1dq_3(0) xxgddr1_d1dq1dq_4(0) xxgddr1_d1dq1dq_5(0) xxgddr1_d1dq1dq_6(0) xxgddr1_d1dq1dq_7(0) xxgddr1_d1dq1edc(0) xxgddr1_d1wck0(0) xxgddr1_d1wck0n(0) xxgddr1_d1wck1(0) xxgddr1_d1wck1n(0) xxgddr3_ca0ca_0(0) xxgddr3_ca0ca_1(0) xxgddr3_ca0ca_2(0) xxgddr3_ca0ca_3(0) xxgddr3_ca0ca_4(0) xxgddr3_ca0ca_5(0) xxgddr3_ca0ca_6(0) xxgddr3_ca0ca_7(0) xxgddr3_ca0ca_8(0) xxgddr3_ca0ca_9(0) xxgddr3_ca0cabin(0) xxgddr3_ca0cken(0) xxgddr3_ca1ca_0(0) xxgddr3_ca1ca_1(0) xxgddr3_ca1ca_2(0) xxgddr3_ca1ca_3(0) xxgddr3_ca1ca_4(0) xxgddr3_ca1ca_5(0) xxgddr3_ca1ca_6(0) xxgddr3_ca1ca_7(0) xxgddr3_ca1ca_8(0) xxgddr3_ca1ca_9(0) xxgddr3_ca1cabin(0) xxgddr3_ca1cken(0) xxgddr3_d0dq0dbin(0) xxgddr3_d0dq0dq_0(0) xxgddr3_d0dq0dq_1(0) xxgddr3_d0dq0dq_2(0) xxgddr3_d0dq0dq_3(0) xxgddr3_d0dq0dq_4(0) xxgddr3_d0dq0dq_5(0) xxgddr3_d0dq0dq_6(0) xxgddr3_d0dq0dq_7(0) xxgddr3_d0dq0edc(0) xxgddr3_d0dq1dbin(0) xxgddr3_d0dq1dq_0(0) xxgddr3_d0dq1dq_1(0) xxgddr3_d0dq1dq_2(0) xxgddr3_d0dq1dq_3(0) xxgddr3_d0dq1dq_4(0) xxgddr3_d0dq1dq_5(0) xxgddr3_d0dq1dq_6(0) xxgddr3_d0dq1dq_7(0) xxgddr3_d0dq1edc(0) xxgddr3_d1dq0dbin(0) xxgddr3_d1dq0dq_0(0) xxgddr3_d1dq0dq_1(0) xxgddr3_d1dq0dq_2(0) xxgddr3_d1dq0dq_3(0) xxgddr3_d1dq0dq_4(0) xxgddr3_d1dq0dq_5(0) xxgddr3_d1dq0dq_6(0) xxgddr3_d1dq0dq_7(0) xxgddr3_d1dq0edc(0) xxgddr3_d1dq1dbin(0) xxgddr3_d1dq1dq_0(0) xxgddr3_d1dq1dq_1(0) xxgddr3_d1dq1dq_2(0) xxgddr3_d1dq1dq_3(0) xxgddr3_d1dq1dq_4(0) xxgddr3_d1dq1dq_5(0) xxgddr3_d1dq1dq_6(0) xxgddr3_d1dq1dq_7(0) xxgddr3_d1dq1edc(0) xxgddr3_d1wck1(0) xxgddr3_d1wck1n(0) xxgddr5_ca0ca_0(0) xxgddr5_ca0ca_1(0) xxgddr5_ca0ca_2(0) xxgddr5_ca0ca_3(0) xxgddr5_ca0ca_4(0) xxgddr5_ca0ca_5(0) xxgddr5_ca0ca_6(0) xxgddr5_ca0ca_7(0) xxgddr5_ca0ca_8(0) xxgddr5_ca0ca_9(0) xxgddr5_ca0cabin(0) xxgddr5_ca0cken(0) xxgddr5_ca1ca_0(0) xxgddr5_ca1ca_1(0) xxgddr5_ca1ca_2(0) xxgddr5_ca1ca_3(0) xxgddr5_ca1ca_4(0) xxgddr5_ca1ca_5(0) xxgddr5_ca1ca_6(0) xxgddr5_ca1ca_7(0) xxgddr5_ca1ca_8(0) xxgddr5_ca1ca_9(0) xxgddr5_ca1cabin(0) xxgddr5_ca1cken(0) xxgddr5_d0dq0dbin(0) xxgddr5_d0dq0dq_0(0) xxgddr5_d0dq0dq_1(0) xxgddr5_d0dq0dq_2(0) xxgddr5_d0dq0dq_3(0) xxgddr5_d0dq0dq_4(0) xxgddr5_d0dq0dq_5(0) xxgddr5_d0dq0dq_6(0) xxgddr5_d0dq0dq_7(0) xxgddr5_d0dq0edc(0) xxgddr5_d0dq1dbin(0) xxgddr5_d0dq1dq_0(0) xxgddr5_d0dq1dq_1(0) xxgddr5_d0dq1dq_2(0) xxgddr5_d0dq1dq_3(0) xxgddr5_d0dq1dq_4(0) xxgddr5_d0dq1dq_5(0) xxgddr5_d0dq1dq_6(0) xxgddr5_d0dq1dq_7(0) xxgddr5_d0dq1edc(0) xxgddr5_d1dq0dbin(0) xxgddr5_d1dq0dq_0(0) xxgddr5_d1dq0dq_1(0) xxgddr5_d1dq0dq_2(0) xxgddr5_d1dq0dq_3(0) xxgddr5_d1dq0dq_4(0) xxgddr5_d1dq0dq_5(0) xxgddr5_d1dq0dq_6(0) xxgddr5_d1dq0dq_7(0) xxgddr5_d1dq0edc(0) xxgddr5_d1dq1dbin(0) xxgddr5_d1dq1dq_0(0) xxgddr5_d1dq1dq_1(0) xxgddr5_d1dq1dq_2(0) xxgddr5_d1dq1dq_3(0) xxgddr5_d1dq1dq_4(0) xxgddr5_d1dq1dq_5(0) xxgddr5_d1dq1dq_6(0) xxgddr5_d1dq1dq_7(0) xxgddr5_d1dq1edc(0) xxgddr5_d1wck1(0) xxgddr5_d1wck1n(0) xxgddr6_ca0ca_0(0) xxgddr6_ca0ca_1(0) xxgddr6_ca0ca_2(0) xxgddr6_ca0ca_3(0) xxgddr6_ca0ca_4(0) xxgddr6_ca0ca_5(0) xxgddr6_ca0ca_6(0) xxgddr6_ca0ca_7(0) xxgddr6_ca0ca_8(0) xxgddr6_ca0ca_9(0) xxgddr6_ca0cabin(0) xxgddr6_ca0cken(0) xxgddr6_ca1ca_0(0) xxgddr6_ca1ca_1(0) xxgddr6_ca1ca_2(0) xxgddr6_ca1ca_3(0) xxgddr6_ca1ca_4(0) xxgddr6_ca1ca_5(0) xxgddr6_ca1ca_6(0) xxgddr6_ca1ca_7(0) xxgddr6_ca1ca_8(0) xxgddr6_ca1ca_9(0) xxgddr6_ca1cabin(0) xxgddr6_ca1cken(0) xxgddr6_ck(0) xxgddr6_ckn(0) xxgddr6_d0dq0dbin(0) xxgddr6_d0dq0dq_0(0) xxgddr6_d0dq0dq_1(0) xxgddr6_d0dq0dq_2(0) xxgddr6_d0dq0dq_3(0) xxgddr6_d0dq0dq_4(0) xxgddr6_d0dq0dq_5(0) xxgddr6_d0dq0dq_6(0) xxgddr6_d0dq0dq_7(0) xxgddr6_d0dq0edc(0) xxgddr6_d0dq1dbin(0) xxgddr6_d0dq1dq_0(0) xxgddr6_d0dq1dq_1(0) xxgddr6_d0dq1dq_2(0) xxgddr6_d0dq1dq_3(0) xxgddr6_d0dq1dq_4(0) xxgddr6_d0dq1dq_5(0) xxgddr6_d0dq1dq_6(0) xxgddr6_d0dq1dq_7(0) xxgddr6_d0dq1edc(0) xxgddr6_d0wck0(0) xxgddr6_d0wck0n(0) xxgddr6_d0wck1(0) xxgddr6_d0wck1n(0) xxgddr6_d1dq0dbin(0) xxgddr6_d1dq0dq_0(0) xxgddr6_d1dq0dq_1(0) xxgddr6_d1dq0dq_2(0) xxgddr6_d1dq0dq_3(0) xxgddr6_d1dq0dq_4(0) xxgddr6_d1dq0dq_5(0) xxgddr6_d1dq0dq_6(0) xxgddr6_d1dq0dq_7(0) xxgddr6_d1dq0edc(0) xxgddr6_d1dq1dbin(0) xxgddr6_d1dq1dq_0(0) xxgddr6_d1dq1dq_1(0) xxgddr6_d1dq1dq_2(0) xxgddr6_d1dq1dq_3(0) xxgddr6_d1dq1dq_4(0) xxgddr6_d1dq1dq_5(0) xxgddr6_d1dq1dq_6(0) xxgddr6_d1dq1dq_7(0) xxgddr6_d1dq1edc(0) xxgddr6_d1wck0(0) xxgddr6_d1wck0n(0) xxgddr6_d1wck1(0) xxgddr6_d1wck1n(0) xxgddr7_ca0ca_4(0) xxgddr7_ca0ca_5(0) xxgddr7_ca0ca_6(0) xxgddr7_ca0ca_7(0) xxgddr7_ca0ca_8(0) xxgddr7_ca0ca_9(0) xxgddr7_ca0cabin(0) xxgddr7_ca0cken(0) xxgddr7_ca1ca_5(0) xxgddr7_ca1ca_6(0) xxgddr7_ca1ca_7(0) xxgddr7_ca1ca_8(0) xxgddr7_ca1ca_9(0) xxgddr7_ca1cabin(0) xxgddr7_ca1cken(0) xxgddr7_ck(0) xxgddr7_ckn(0) xxgddr7_d0dq0dbin(0) xxgddr7_d0dq0dq_4(0) xxgddr7_d0dq0dq_5(0) xxgddr7_d0dq0dq_6(0) xxgddr7_d0dq0dq_7(0) xxgddr7_d0dq1dbin(0) xxgddr7_d0dq1dq_0(0) xxgddr7_d0dq1dq_1(0) xxgddr7_d0dq1dq_2(0) xxgddr7_d0dq1dq_3(0) xxgddr7_d0dq1dq_4(0) xxgddr7_d0dq1dq_5(0) xxgddr7_d0dq1dq_6(0) xxgddr7_d0dq1dq_7(0) xxgddr7_d0dq1edc(0) xxgddr7_d0wck0(0) xxgddr7_d0wck0n(0) xxgddr7_d0wck1(0) xxgddr7_d0wck1n(0) xxgddr7_d1dq0dbin(0) xxgddr7_d1dq0dq_4(0) xxgddr7_d1dq0dq_5(0) xxgddr7_d1dq0dq_6(0) xxgddr7_d1dq0dq_7(0) xxgddr7_d1dq0edc(0) xxgddr7_d1dq1dbin(0) xxgddr7_d1dq1dq_0(0) xxgddr7_d1dq1dq_1(0) xxgddr7_d1dq1dq_2(0) xxgddr7_d1dq1dq_3(0) xxgddr7_d1dq1dq_4(0) xxgddr7_d1dq1dq_5(0) xxgddr7_d1dq1dq_6(0) xxgddr7_d1dq1dq_7(0) xxgddr7_d1dq1edc(0) xxgddr7_d1wck0(0) xxgddr7_d1wck0n(0) xxgddr7_d1wck1(0) xxgddr7_d1wck1n(0) xxnoa_strb_0(0) xxnoa_strb_1(0) xxnoab_0(0) xxnoab_1(0) xxnoab_10(0) xxnoab_11(0) xxnoab_12(0) xxnoab_13(0) xxnoab_14(0) xxnoab_15(0) xxnoab_2(0) xxnoab_3(0) xxnoab_4(0) xxnoab_5(0) xxnoab_6(0) xxnoab_7(0) xxnoab_8(0) xxnoab_9(0) xxpanel_bright_enable(0) xxpcie_smb_clk(0) xxpcie_smb_data(0) xxpeg_view2(0) xxpeg_view3(0) xxphase_distr_0(0) xxphase_distr_1(0) xxpower_intr_mon(0) xxpower_level_ind(0) xxpreqb(0) xxpwm1_ctrl(0) xxpwm2_ctrl(0) xxpwrmgmt_alertb(0) xxpwrmgmt_clk(0) xxpwrmgmt_data(0) xxrtd3_enable(0) xxselfrefresh_enable(0) xxspd0_n(0) xxspd1_n(0) xxspd2_n(0) xxspd3_n(0) xxspi_clk(0) xxspi_cs1_n(0) xxspi_data_0(0) xxspi_data_1(0) xxspi_data_2(0) xxspi_data_3(0) xxspi_desc_ovrd_n(0) xxsvid_alertb(0) xxsvid_data(0) xxtach1_ctrl(0) xxtach2_ctrl(0) xxtypc0host_alertb(0) xxtypc0host_clk(0) xxtypc0host_data(0) xxtypc0pdctl_alertb(0) xxtypc0pdctl_data(0) xxusbss_mux_ctrl(0) xxwake_n(0);
vector: TMS(0);

label: Extest_Begins ;
label:Pin_GDDR3_D1DQ0DQ_5@2;
label:Pin_GDDR3_D1DQ0DQ_7@3;
label:Pin_GDDR3_D1DQ0DQ_3@4;
label:Pin_GDDR3_D1DQ0DQ_6@5;
label:Pin_GDDR3_D1DQ0DQ_4@6;
label:Pin_GDDR3_D1DQ0EDC@7;
label:Pin_GDDR3_D1DQ0DQ_0@8;
label:Pin_GDDR3_D1DQ0DBIN@9;
label:Pin_GDDR3_D1DQ0DQ_2@10;
label:Pin_GDDR3_D1DQ0DQ_1@11;
label:Pin_GDDR3_D0DQ0DQ_1@15;
label:Pin_GDDR3_D0DQ0DQ_2@16;
label:Pin_GDDR3_D0DQ0DBIN@19;
label:Pin_GDDR3_D0DQ0DQ_0@20;
label:Pin_GDDR3_D0DQ0EDC@21;
label:Pin_GDDR3_D0DQ0DQ_4@22;
label:Pin_GDDR3_D0DQ0DQ_6@23;
label:Pin_GDDR3_D0DQ0DQ_3@24;
label:Pin_GDDR3_D0DQ0DQ_7@25;
label:Pin_GDDR3_D0DQ0DQ_5@26;
label:Pin_GDDR3_CA0CKEN@27;
label:Pin_GDDR3_CA0CA_8@28;
label:Pin_GDDR3_CA0CA_5@29;
label:Pin_GDDR3_CA0CA_7@31;
label:Pin_GDDR3_CA0CA_0@32;
label:Pin_GDDR3_CA0CA_1@33;
label:Pin_GDDR3_CA0CABIN@34;
label:Pin_GDDR3_CA0CA_4@35;
label:Pin_GDDR3_CA0CA_3@36;
label:Pin_GDDR3_CA0CA_6@37;
label:Pin_GDDR3_CA0CA_2@40;
label:Pin_GDDR3_CA0CA_9@41;
label:Pin_GDDR3_CA1CA_2@43;
label:Pin_GDDR3_CA1CA_0@44;
label:Pin_GDDR3_CA1CA_9@45;
label:Pin_GDDR3_CA1CABIN@46;
label:Pin_GDDR3_CA1CA_8@48;
label:Pin_GDDR3_CA1CA_5@49;
label:Pin_GDDR3_CA1CKEN@50;
label:Pin_GDDR3_CA1CA_4@51;
label:Pin_GDDR3_CA1CA_6@52;
label:Pin_GDDR3_CA1CA_3@53;
label:Pin_GDDR3_CA1CA_7@54;
label:Pin_GDDR3_CA1CA_1@55;
label:Pin_GDDR3_D0DQ1DQ_5@56;
label:Pin_GDDR3_D0DQ1DQ_7@57;
label:Pin_GDDR3_D0DQ1DQ_3@58;
label:Pin_GDDR3_D0DQ1DQ_6@59;
label:Pin_GDDR3_D0DQ1DQ_4@60;
label:Pin_GDDR3_D0DQ1EDC@61;
label:Pin_GDDR3_D0DQ1DQ_0@62;
label:Pin_GDDR3_D0DQ1DBIN@63;
label:Pin_GDDR3_D0DQ1DQ_2@65;
label:Pin_GDDR3_D0DQ1DQ_1@66;
label:Pin_GDDR3_D1WCK1N@69;
label:Pin_GDDR3_D1WCK1@70;
label:Pin_GDDR3_D1DQ1DQ_1@71;
label:Pin_GDDR3_D1DQ1DQ_2@72;
label:Pin_GDDR3_D1DQ1DBIN@73;
label:Pin_GDDR3_D1DQ1DQ_0@74;
label:Pin_GDDR3_D1DQ1EDC@75;
label:Pin_GDDR3_D1DQ1DQ_4@76;
label:Pin_GDDR3_D1DQ1DQ_6@77;
label:Pin_GDDR3_D1DQ1DQ_3@78;
label:Pin_GDDR3_D1DQ1DQ_7@79;
label:Pin_GDDR3_D1DQ1DQ_5@80;
label:Pin_GDDR0_D1DQ0DQ_5@83;
label:Pin_GDDR0_D1DQ0DQ_7@84;
label:Pin_GDDR0_D1DQ0DQ_3@85;
label:Pin_GDDR0_D1DQ0DQ_6@86;
label:Pin_GDDR0_D1DQ0DQ_4@87;
label:Pin_GDDR0_D1DQ0EDC@88;
label:Pin_GDDR0_D1DQ0DQ_0@89;
label:Pin_GDDR0_D1DQ0DBIN@90;
label:Pin_GDDR0_D1DQ0DQ_2@91;
label:Pin_GDDR0_D1DQ0DQ_1@92;
label:Pin_GDDR0_D1WCK0N@93;
label:Pin_GDDR0_D1WCK0@95;
label:Pin_GDDR0_D0DQ0DQ_1@96;
label:Pin_GDDR0_D0DQ0DQ_2@97;
label:Pin_GDDR0_D0DQ0DBIN@100;
label:Pin_GDDR0_D0DQ0DQ_0@101;
label:Pin_GDDR0_D0DQ0EDC@102;
label:Pin_GDDR0_D0DQ0DQ_4@103;
label:Pin_GDDR0_D0DQ0DQ_6@104;
label:Pin_GDDR0_D0DQ0DQ_3@105;
label:Pin_GDDR0_D0DQ0DQ_7@106;
label:Pin_GDDR0_D0DQ0DQ_5@107;
label:Pin_GDDR0_CA0CKEN@108;
label:Pin_GDDR0_CA0CA_8@109;
label:Pin_GDDR0_CA0CA_5@110;
label:Pin_GDDR0_CA0CA_7@112;
label:Pin_GDDR0_CA0CA_0@113;
label:Pin_GDDR0_CA0CA_1@114;
label:Pin_GDDR0_CA0CABIN@115;
label:Pin_GDDR0_CA0CA_4@116;
label:Pin_GDDR0_CA0CA_3@117;
label:Pin_GDDR0_CA0CA_6@118;
label:Pin_GDDR0_CKN@119;
label:Pin_GDDR0_CK@120;
label:Pin_GDDR0_CA0CA_2@121;
label:Pin_GDDR0_CA0CA_9@122;
label:Pin_GDDR0_CA1CA_2@124;
label:Pin_GDDR0_CA1CA_0@125;
label:Pin_GDDR0_CA1CA_9@126;
label:Pin_GDDR0_CA1CABIN@127;
label:Pin_GDDR0_CA1CA_8@129;
label:Pin_GDDR0_CA1CA_5@130;
label:Pin_GDDR0_CA1CKEN@131;
label:Pin_GDDR0_CA1CA_4@132;
label:Pin_GDDR0_CA1CA_6@133;
label:Pin_GDDR0_CA1CA_3@134;
label:Pin_GDDR0_CA1CA_7@135;
label:Pin_GDDR0_CA1CA_1@136;
label:Pin_GDDR0_D0DQ1DQ_5@137;
label:Pin_GDDR0_D0DQ1DQ_7@138;
label:Pin_GDDR0_D0DQ1DQ_3@139;
label:Pin_GDDR0_D0DQ1DQ_6@140;
label:Pin_GDDR0_D0DQ1DQ_4@141;
label:Pin_GDDR0_D0DQ1EDC@142;
label:Pin_GDDR0_D0DQ1DQ_0@143;
label:Pin_GDDR0_D0DQ1DBIN@144;
label:Pin_GDDR0_D0DQ1DQ_2@146;
label:Pin_GDDR0_D0DQ1DQ_1@147;
label:Pin_GDDR0_D0WCK1N@148;
label:Pin_GDDR0_D0WCK1@149;
label:Pin_GDDR0_D1WCK1N@150;
label:Pin_GDDR0_D1WCK1@151;
label:Pin_GDDR0_D1DQ1DQ_1@152;
label:Pin_GDDR0_D1DQ1DQ_2@153;
label:Pin_GDDR0_D1DQ1DBIN@154;
label:Pin_GDDR0_D1DQ1DQ_0@155;
label:Pin_GDDR0_D1DQ1EDC@156;
label:Pin_GDDR0_D1DQ1DQ_4@157;
label:Pin_GDDR0_D1DQ1DQ_6@158;
label:Pin_GDDR0_D1DQ1DQ_3@159;
label:Pin_GDDR0_D1DQ1DQ_7@160;
label:Pin_GDDR0_D1DQ1DQ_5@161;
label:Pin_GDDR1_D1DQ0DQ_5@164;
label:Pin_GDDR1_D1DQ0DQ_7@165;
label:Pin_GDDR1_D1DQ0DQ_6@167;
label:Pin_GDDR1_D1DQ0DQ_4@168;
label:Pin_GDDR1_D1DQ0EDC@169;
label:Pin_GDDR1_D1DQ0DQ_0@170;
label:Pin_GDDR1_D1DQ0DBIN@171;
label:Pin_GDDR1_D1WCK0N@174;
label:Pin_GDDR1_D1WCK0@176;
label:Pin_GDDR1_D0WCK0N@179;
label:Pin_GDDR1_D0WCK0@180;
label:Pin_GDDR1_D0DQ0DBIN@181;
label:Pin_GDDR1_D0DQ0DQ_4@184;
label:Pin_GDDR1_D0DQ0DQ_6@185;
label:Pin_GDDR1_D0DQ0DQ_7@187;
label:Pin_GDDR1_D0DQ0DQ_5@188;
label:Pin_GDDR1_CA0CKEN@189;
label:Pin_GDDR1_CA0CA_8@190;
label:Pin_GDDR1_CA0CA_5@191;
label:Pin_GDDR1_CA0CA_7@193;
label:Pin_GDDR1_CA0CABIN@196;
label:Pin_GDDR1_CA0CA_4@197;
label:Pin_GDDR1_CA0CA_6@199;
label:Pin_GDDR1_CKN@200;
label:Pin_GDDR1_CK@201;
label:Pin_GDDR1_CA0CA_9@203;
label:Pin_GDDR1_CA1CA_9@207;
label:Pin_GDDR1_CA1CABIN@208;
label:Pin_GDDR1_CA1CA_8@210;
label:Pin_GDDR1_CA1CA_5@211;
label:Pin_GDDR1_CA1CKEN@212;
label:Pin_GDDR1_CA1CA_4@213;
label:Pin_GDDR1_CA1CA_6@214;
label:Pin_GDDR1_CA1CA_7@216;
label:Pin_GDDR1_D0DQ1DQ_5@218;
label:Pin_GDDR1_D0DQ1DQ_7@219;
label:Pin_GDDR1_D0DQ1DQ_3@220;
label:Pin_GDDR1_D0DQ1DQ_6@221;
label:Pin_GDDR1_D0DQ1DQ_4@222;
label:Pin_GDDR1_D0DQ1EDC@223;
label:Pin_GDDR1_D0DQ1DQ_0@224;
label:Pin_GDDR1_D0DQ1DBIN@225;
label:Pin_GDDR1_D0DQ1DQ_2@227;
label:Pin_GDDR1_D0DQ1DQ_1@228;
label:Pin_GDDR1_D0WCK1N@229;
label:Pin_GDDR1_D0WCK1@230;
label:Pin_GDDR1_D1WCK1N@231;
label:Pin_GDDR1_D1WCK1@232;
label:Pin_GDDR1_D1DQ1DQ_1@233;
label:Pin_GDDR1_D1DQ1DQ_2@234;
label:Pin_GDDR1_D1DQ1DBIN@235;
label:Pin_GDDR1_D1DQ1DQ_0@236;
label:Pin_GDDR1_D1DQ1EDC@237;
label:Pin_GDDR1_D1DQ1DQ_4@238;
label:Pin_GDDR1_D1DQ1DQ_6@239;
label:Pin_GDDR1_D1DQ1DQ_3@240;
label:Pin_GDDR1_D1DQ1DQ_7@241;
label:Pin_GDDR1_D1DQ1DQ_5@242;
label:Pin_GDDR7_D1DQ0DQ_5@245;
label:Pin_GDDR7_D1DQ0DQ_7@246;
label:Pin_GDDR7_D1DQ0DQ_6@248;
label:Pin_GDDR7_D1DQ0DQ_4@249;
label:Pin_GDDR7_D1DQ0EDC@250;
label:Pin_GDDR7_D1DQ0DBIN@252;
label:Pin_GDDR7_D1WCK0N@255;
label:Pin_GDDR7_D1WCK0@257;
label:Pin_GDDR7_D0WCK0N@260;
label:Pin_GDDR7_D0WCK0@261;
label:Pin_GDDR7_D0DQ0DBIN@262;
label:Pin_GDDR7_D0DQ0DQ_4@265;
label:Pin_GDDR7_D0DQ0DQ_6@266;
label:Pin_GDDR7_D0DQ0DQ_7@268;
label:Pin_GDDR7_D0DQ0DQ_5@269;
label:Pin_GDDR7_CA0CKEN@270;
label:Pin_GDDR7_CA0CA_8@271;
label:Pin_GDDR7_CA0CA_5@272;
label:Pin_GDDR7_CA0CA_7@274;
label:Pin_GDDR7_CA0CABIN@277;
label:Pin_GDDR7_CA0CA_4@278;
label:Pin_GDDR7_CA0CA_6@280;
label:Pin_GDDR7_CKN@281;
label:Pin_GDDR7_CK@282;
label:Pin_GDDR7_CA0CA_9@284;
label:Pin_GDDR7_CA1CA_9@288;
label:Pin_GDDR7_CA1CABIN@289;
label:Pin_GDDR7_CA1CA_8@291;
label:Pin_GDDR7_CA1CA_5@292;
label:Pin_GDDR7_CA1CKEN@293;
label:Pin_GDDR7_CA1CA_6@295;
label:Pin_GDDR7_CA1CA_7@297;
label:Pin_GDDR7_D0DQ1DQ_5@299;
label:Pin_GDDR7_D0DQ1DQ_7@300;
label:Pin_GDDR7_D0DQ1DQ_3@301;
label:Pin_GDDR7_D0DQ1DQ_6@302;
label:Pin_GDDR7_D0DQ1DQ_4@303;
label:Pin_GDDR7_D0DQ1EDC@304;
label:Pin_GDDR7_D0DQ1DQ_0@305;
label:Pin_GDDR7_D0DQ1DBIN@306;
label:Pin_GDDR7_D0DQ1DQ_2@308;
label:Pin_GDDR7_D0DQ1DQ_1@309;
label:Pin_GDDR7_D0WCK1N@310;
label:Pin_GDDR7_D0WCK1@311;
label:Pin_GDDR7_D1WCK1N@312;
label:Pin_GDDR7_D1WCK1@313;
label:Pin_GDDR7_D1DQ1DQ_1@314;
label:Pin_GDDR7_D1DQ1DQ_2@315;
label:Pin_GDDR7_D1DQ1DBIN@316;
label:Pin_GDDR7_D1DQ1DQ_0@317;
label:Pin_GDDR7_D1DQ1EDC@318;
label:Pin_GDDR7_D1DQ1DQ_4@319;
label:Pin_GDDR7_D1DQ1DQ_6@320;
label:Pin_GDDR7_D1DQ1DQ_3@321;
label:Pin_GDDR7_D1DQ1DQ_7@322;
label:Pin_GDDR7_D1DQ1DQ_5@323;
label:Pin_GDDR6_D1DQ0DQ_5@326;
label:Pin_GDDR6_D1DQ0DQ_7@327;
label:Pin_GDDR6_D1DQ0DQ_3@328;
label:Pin_GDDR6_D1DQ0DQ_6@329;
label:Pin_GDDR6_D1DQ0DQ_4@330;
label:Pin_GDDR6_D1DQ0EDC@331;
label:Pin_GDDR6_D1DQ0DQ_0@332;
label:Pin_GDDR6_D1DQ0DBIN@333;
label:Pin_GDDR6_D1DQ0DQ_2@334;
label:Pin_GDDR6_D1DQ0DQ_1@335;
label:Pin_GDDR6_D1WCK0N@336;
label:Pin_GDDR6_D1WCK0@338;
label:Pin_GDDR6_D0DQ0DQ_1@339;
label:Pin_GDDR6_D0DQ0DQ_2@340;
label:Pin_GDDR6_D0WCK0N@341;
label:Pin_GDDR6_D0WCK0@342;
label:Pin_GDDR6_D0DQ0DBIN@343;
label:Pin_GDDR6_D0DQ0DQ_0@344;
label:Pin_GDDR6_D0DQ0EDC@345;
label:Pin_GDDR6_D0DQ0DQ_4@346;
label:Pin_GDDR6_D0DQ0DQ_6@347;
label:Pin_GDDR6_D0DQ0DQ_3@348;
label:Pin_GDDR6_D0DQ0DQ_7@349;
label:Pin_GDDR6_D0DQ0DQ_5@350;
label:Pin_GDDR6_CA0CKEN@351;
label:Pin_GDDR6_CA0CA_8@352;
label:Pin_GDDR6_CA0CA_5@353;
label:Pin_GDDR6_CA0CA_7@355;
label:Pin_GDDR6_CA0CA_0@356;
label:Pin_GDDR6_CA0CA_1@357;
label:Pin_GDDR6_CA0CABIN@358;
label:Pin_GDDR6_CA0CA_4@359;
label:Pin_GDDR6_CA0CA_3@360;
label:Pin_GDDR6_CA0CA_6@361;
label:Pin_GDDR6_CKN@362;
label:Pin_GDDR6_CK@363;
label:Pin_GDDR6_CA0CA_2@364;
label:Pin_GDDR6_CA0CA_9@365;
label:Pin_GDDR6_CA1CA_2@367;
label:Pin_GDDR6_CA1CA_0@368;
label:Pin_GDDR6_CA1CA_9@369;
label:Pin_GDDR6_CA1CABIN@370;
label:Pin_GDDR6_CA1CA_8@372;
label:Pin_GDDR6_CA1CA_5@373;
label:Pin_GDDR6_CA1CKEN@374;
label:Pin_GDDR6_CA1CA_4@375;
label:Pin_GDDR6_CA1CA_6@376;
label:Pin_GDDR6_CA1CA_3@377;
label:Pin_GDDR6_CA1CA_7@378;
label:Pin_GDDR6_CA1CA_1@379;
label:Pin_GDDR6_D0DQ1DQ_5@380;
label:Pin_GDDR6_D0DQ1DQ_7@381;
label:Pin_GDDR6_D0DQ1DQ_3@382;
label:Pin_GDDR6_D0DQ1DQ_6@383;
label:Pin_GDDR6_D0DQ1DQ_4@384;
label:Pin_GDDR6_D0DQ1EDC@385;
label:Pin_GDDR6_D0DQ1DQ_0@386;
label:Pin_GDDR6_D0DQ1DBIN@387;
label:Pin_GDDR6_D0DQ1DQ_2@389;
label:Pin_GDDR6_D0DQ1DQ_1@390;
label:Pin_GDDR6_D0WCK1N@391;
label:Pin_GDDR6_D0WCK1@392;
label:Pin_GDDR6_D1WCK1N@393;
label:Pin_GDDR6_D1WCK1@394;
label:Pin_GDDR6_D1DQ1DQ_1@395;
label:Pin_GDDR6_D1DQ1DQ_2@396;
label:Pin_GDDR6_D1DQ1DBIN@397;
label:Pin_GDDR6_D1DQ1DQ_0@398;
label:Pin_GDDR6_D1DQ1EDC@399;
label:Pin_GDDR6_D1DQ1DQ_4@400;
label:Pin_GDDR6_D1DQ1DQ_6@401;
label:Pin_GDDR6_D1DQ1DQ_3@402;
label:Pin_GDDR6_D1DQ1DQ_7@403;
label:Pin_GDDR6_D1DQ1DQ_5@404;
label:Pin_GDDR5_D1DQ0DQ_5@407;
label:Pin_GDDR5_D1DQ0DQ_7@408;
label:Pin_GDDR5_D1DQ0DQ_3@409;
label:Pin_GDDR5_D1DQ0DQ_6@410;
label:Pin_GDDR5_D1DQ0DQ_4@411;
label:Pin_GDDR5_D1DQ0EDC@412;
label:Pin_GDDR5_D1DQ0DQ_0@413;
label:Pin_GDDR5_D1DQ0DBIN@414;
label:Pin_GDDR5_D1DQ0DQ_2@415;
label:Pin_GDDR5_D1DQ0DQ_1@416;
label:Pin_GDDR5_D0DQ0DQ_1@420;
label:Pin_GDDR5_D0DQ0DQ_2@421;
label:Pin_GDDR5_D0DQ0DBIN@424;
label:Pin_GDDR5_D0DQ0DQ_0@425;
label:Pin_GDDR5_D0DQ0EDC@426;
label:Pin_GDDR5_D0DQ0DQ_4@427;
label:Pin_GDDR5_D0DQ0DQ_6@428;
label:Pin_GDDR5_D0DQ0DQ_3@429;
label:Pin_GDDR5_D0DQ0DQ_7@430;
label:Pin_GDDR5_D0DQ0DQ_5@431;
label:Pin_GDDR5_CA0CKEN@432;
label:Pin_GDDR5_CA0CA_8@433;
label:Pin_GDDR5_CA0CA_5@434;
label:Pin_GDDR5_CA0CA_7@436;
label:Pin_GDDR5_CA0CA_0@437;
label:Pin_GDDR5_CA0CA_1@438;
label:Pin_GDDR5_CA0CABIN@439;
label:Pin_GDDR5_CA0CA_4@440;
label:Pin_GDDR5_CA0CA_3@441;
label:Pin_GDDR5_CA0CA_6@442;
label:Pin_GDDR5_CA0CA_2@445;
label:Pin_GDDR5_CA0CA_9@446;
label:Pin_GDDR5_CA1CA_2@448;
label:Pin_GDDR5_CA1CA_0@449;
label:Pin_GDDR5_CA1CA_9@450;
label:Pin_GDDR5_CA1CABIN@451;
label:Pin_GDDR5_CA1CA_8@453;
label:Pin_GDDR5_CA1CA_5@454;
label:Pin_GDDR5_CA1CKEN@455;
label:Pin_GDDR5_CA1CA_4@456;
label:Pin_GDDR5_CA1CA_6@457;
label:Pin_GDDR5_CA1CA_3@458;
label:Pin_GDDR5_CA1CA_7@459;
label:Pin_GDDR5_CA1CA_1@460;
label:Pin_GDDR5_D0DQ1DQ_5@461;
label:Pin_GDDR5_D0DQ1DQ_7@462;
label:Pin_GDDR5_D0DQ1DQ_3@463;
label:Pin_GDDR5_D0DQ1DQ_6@464;
label:Pin_GDDR5_D0DQ1DQ_4@465;
label:Pin_GDDR5_D0DQ1EDC@466;
label:Pin_GDDR5_D0DQ1DQ_0@467;
label:Pin_GDDR5_D0DQ1DBIN@468;
label:Pin_GDDR5_D0DQ1DQ_2@470;
label:Pin_GDDR5_D0DQ1DQ_1@471;
label:Pin_GDDR5_D1WCK1N@474;
label:Pin_GDDR5_D1WCK1@475;
label:Pin_GDDR5_D1DQ1DQ_1@476;
label:Pin_GDDR5_D1DQ1DQ_2@477;
label:Pin_GDDR5_D1DQ1DBIN@478;
label:Pin_GDDR5_D1DQ1DQ_0@479;
label:Pin_GDDR5_D1DQ1EDC@480;
label:Pin_GDDR5_D1DQ1DQ_4@481;
label:Pin_GDDR5_D1DQ1DQ_6@482;
label:Pin_GDDR5_D1DQ1DQ_3@483;
label:Pin_GDDR5_D1DQ1DQ_7@484;
label:Pin_GDDR5_D1DQ1DQ_5@485;
label:Pin_SPD3_N@488;
label:Pin_SPD2_N@489;
label:Pin_SPD1_N@490;
label:Pin_SPD0_N@491;
label:Pin_POWER_LEVEL_IND@494;
label:Pin_POWER_INTR_MON@495;
label:Pin_TACH2_CTRL@496;
label:Pin_TACH1_CTRL@497;
label:Pin_PWM2_CTRL@498;
label:Pin_PWM1_CTRL@499;
label:Pin_PHASE_DISTR_1@500;
label:Pin_PHASE_DISTR_0@501;
label:Pin_SELFREFRESH_ENABLE@502;
label:Pin_EAR@571;
label:Pin_TYPC0PDCTL_ALERTB@572;
label:Pin_TYPC0HOST_ALERTB@573;
label:Pin_TYPC0PDCTL_DATA@574;
label:Pin_TYPC0HOST_DATA@576;
label:Pin_TYPC0HOST_CLK@577;
label:Pin_PWRMGMT_ALERTB@578;
label:Pin_PREQB@580;
label:Pin_SPI_DESC_OVRD_N@581;
label:Pin_WAKE_N@582;
label:Pin_RTD3_ENABLE@583;
label:Pin_USBSS_MUX_CTRL@584;
label:Pin_DISP_UTILS1@585;
label:Pin_DISP_UTILS0@586;
label:Pin_SVID_ALERTB@587;
label:Pin_SVID_DATA@588;
label:Pin_PEG_VIEW3@590;
label:Pin_PEG_VIEW2@591;
label:Pin_PWRMGMT_DATA@592;
label:Pin_PWRMGMT_CLK@593;
label:Pin_PANEL_BRIGHT_ENABLE@595;
label:Pin_DP_HPDA_N@597;
label:Pin_DP_HPDC_N@598;
label:Pin_DP_HPDB_N@599;
label:Pin_DP_HPDD_N@600;
label:Pin_DP_HPDE_N@601;
label:Pin_PCIE_SMB_DATA@602;
label:Pin_PCIE_SMB_CLK@603;
label:Pin_SPI_CS1_N@605;
label:Pin_SPI_CLK@606;
label:Pin_SPI_DATA_0@607;
label:Pin_SPI_DATA_2@608;
label:Pin_SPI_DATA_1@609;
label:Pin_SPI_DATA_3@610;
label:Pin_NOAB_15@611;
label:Pin_NOAB_11@612;
label:Pin_NOAB_14@613;
label:Pin_NOAB_10@614;
label:Pin_NOAB_13@615;
label:Pin_NOAB_9@616;
label:Pin_NOAB_12@617;
label:Pin_NOA_STRB_1@618;
label:Pin_NOAB_8@619;
label:Pin_NOAB_7@620;
label:Pin_NOAB_3@621;
label:Pin_NOAB_6@622;
label:Pin_NOAB_2@623;
label:Pin_NOAB_5@624;
label:Pin_NOAB_1@625;
label:Pin_NOAB_4@626;
label:Pin_NOA_STRB_0@627;
label:Pin_NOAB_0@628;
label:Pin_DYNAMIC_VOLTAGE_CTRL@683;
label:Pin_DAM_MODE_N@692;

label: Extest_Begins_2_cltap_EXTEST_IR@0 ;
scani: 00000000001001 ;
to_state: Run-Test/Idle ;

label: Extest_Begins_2_0000_cltap_DR_DR@0 ;
scand: 0111111111101001001001000100100100100010010010010001001001001000011111111111111111111111111111111111111111111111111111111110100100100100011101111111111111111111111111111111111111111111111110011111111111111100111111111111111101111111111111111011111111111111110111111111111111101111111111100111111111111111101111111111111111011111111111111110111111111111111101111111111100111111111111111101111111111111111011111111111111110111111111111111101111111111100111111111111111101111111111111111011111111111111110111111111111111101111111111100111111111111111101111111111111111011111111111111110111111111111111101111111111100111111111111111101111111111111111011111111111111110111111111111111101111111111100, XLXXXXXXXXLXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXLLLLLLLLLLLLLLLLLLLLLLLLXLLLLLLLXLXLLLLXLLLLLLLLLXLLLXLLLLXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXLLLLLLLLLXXLLLLXXLLLLLLLLLLLLXXLLXLLLLLLLLLLLLLLLLXLLLLXLLXXLLLLLLLXLLLLLLLLLLLXXLLXXXLLLLLLLLLLXXLLLLLLLLLLLLLLLLXLLLLLLLLLLLLLLLLXLLLLXLLLLLLLLLLLXLLLLLLLLLLLLLLLLXLLLLLLLLLLLXXLLLLLLLLLLLLLLLLXLLLLLLLLXLXLXLLLXLLXXXLXLLLXLLXXLXLLLLLXLLXXLLLXXLXLXXLXLLLXLLXXLLLLLLLLLLLLLLLLXLLLLLLLLXLXLLLLLXLLXXXLXLLLXLLXXLXLLLLLXLLXXLLLXXLXLXXLLLLLXLLXXLLLLLLLLLLLLLLLLXLLLLLLLLLLLLLLLLXLLLLXLLLLLLLLLLLXLLLLLLLLLLLXXLLLXLLLLLLLLLLLXXLLLLLLLLLLLLXXLLXLLLLLLLLLLLLLLLLXLLLLXLLXXLLLLLLLXLLLLLLLLLLLXXLLXXXLLLLLLLLLLXX ;
to_state: Run-Test/Idle ;