module ring_counter_4bit(
    input clk,
    input reset,
    output reg [3:0] q
);
always @(posedge clk)
begin
    if(reset)
        q <= 4'b1000;
    else
        q <= {q[2:0], q[3]};
end
endmodule
