From 47b0303d364da8bc6e567a2a54eeeb1aa6a8acc9 Mon Sep 17 00:00:00 2001
From: Bhupesh Sharma <bhupesh.sharma@freescale.com>
Date: Tue, 15 Mar 2016 13:23:38 +0530
Subject: [PATCH 636/752] arm64/dts: Update uefi specific DTS files for
 LS1043A-RDB platform

This patch updates the uefi specific DTS files for LS1043A platform.

Note that PCIe1 and PCIe2 controllers are not setup by UEFI firmware
for LS1043A-RDB platform and hence they are DISABLED by default.

Signed-off-by: Bhupesh Sharma <bhupesh.sharma@nxp.com>
[Original patch taken from QorIQ-SDK-V2.0-20160527-yocto]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 .../boot/dts/freescale/fsl-ls1043a-uefi-rdb.dts    |  245 +--
 .../arm64/boot/dts/freescale/fsl-ls1043a-uefi.dtsi | 1891 ++++++++++----------
 2 files changed, 1072 insertions(+), 1064 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a-uefi-rdb.dts b/arch/arm64/boot/dts/freescale/fsl-ls1043a-uefi-rdb.dts
index fa7ec4a..d8977ff 100644
--- a/arch/arm64/boot/dts/freescale/fsl-ls1043a-uefi-rdb.dts
+++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a-uefi-rdb.dts
@@ -1,76 +1,59 @@
 /*
  * Device Tree Include file for Freescale Layerscape-1043A family SoC.
  *
- * Copyright (C) 2014-2015, Freescale Semiconductor
+ * Copyright 2014-2015, Freescale Semiconductor
  *
  * Mingkai Hu <Mingkai.hu@freescale.com>
  *
- * This file is licensed under the terms of the GNU General Public
- * License version 2.  This program is licensed "as is" without any
- * warranty of any kind, whether express or implied.
+ * This file is dual-licensed: you can use it either under the terms
+ * of the GPLv2 or the X11 license, at your option. Note that this dual
+ * licensing only applies to this file, and not this project as a
+ * whole.
+ *
+ *  a) This library is free software; you can redistribute it and/or
+ *     modify it under the terms of the GNU General Public License as
+ *     published by the Free Software Foundation; either version 2 of the
+ *     License, or (at your option) any later version.
+ *
+ *     This library is distributed in the hope that it will be useful,
+ *     but WITHOUT ANY WARRANTY; without even the implied warranty of
+ *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ *     GNU General Public License for more details.
+ *
+ * Or, alternatively,
+ *
+ *  b) Permission is hereby granted, free of charge, to any person
+ *     obtaining a copy of this software and associated documentation
+ *     files (the "Software"), to deal in the Software without
+ *     restriction, including without limitation the rights to use,
+ *     copy, modify, merge, publish, distribute, sublicense, and/or
+ *     sell copies of the Software, and to permit persons to whom the
+ *     Software is furnished to do so, subject to the following
+ *     conditions:
+ *
+ *     The above copyright notice and this permission notice shall be
+ *     included in all copies or substantial portions of the Software.
+ *
+ *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
+ *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
+ *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
+ *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
+ *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
+ *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
+ *     OTHER DEALINGS IN THE SOFTWARE.
  */
 
 /dts-v1/;
-/include/ "fsl-ls1043a-uefi.dtsi"
+#include "fsl-ls1043a-uefi.dtsi"
 
 / {
 	model = "LS1043A RDB Board";
+	compatible = "fsl,ls1043a-rdb", "fsl,ls1043a";
 
 	aliases {
-		ethernet0 = &fm1mac1;
-		ethernet1 = &fm1mac2;
-		ethernet2 = &fm1mac3;
-		ethernet3 = &fm1mac4;
-		ethernet4 = &fm1mac5;
-		ethernet5 = &fm1mac6;
-		ethernet6 = &fm1mac9;
 		crypto = &crypto;
 	};
-
-};
-
-&dspi0 {
-	bus-num = <0>;
-	status = "okay";
-
-	flash@0 {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		compatible = "micron,n25q128a13";  /* 16MB */
-		reg = <0>;
-		spi-max-frequency = <1000000>; /* input clock */
-		partition@u-boot {
-			label = "u-boot";
-			reg = <0x00000000 0x00100000>;
-			read-only;
-		};
-		partition@kernel {
-			label = "kernel";
-			reg = <0x00100000 0x00500000>;
-			read-only;
-		};
-		partition@dtb {
-			label = "dtb";
-			reg = <0x00600000 0x00100000>;
-			read-only;
-		};
-		partition@fs {
-			label = "file system";
-			reg = <0x00700000 0x00900000>;
-		};
-	};
-
-	slic@2 {
-		compatible = "maxim,ds26522";
-		reg = <2>;
-		spi-max-frequency = <2000000>;
-	};
-
-	slic@3 {
-		compatible = "maxim,ds26522";
-		reg = <3>;
-		spi-max-frequency = <2000000>;
-	};
 };
 
 &i2c0 {
@@ -81,19 +64,17 @@
 		shunt-resistor = <1000>;
 	};
 	adt7461a@4c {
-		compatible = "adt7461a";
+		compatible = "adi,adt7461";
 		reg = <0x4c>;
 	};
 	eeprom@56 {
 		compatible = "at24,24c512";
 		reg = <0x52>;
 	};
-
 	eeprom@57 {
 		compatible = "at24,24c512";
 		reg = <0x53>;
 	};
-
 	rtc@68 {
 		compatible = "pericom,pt7c4338";
 		reg = <0x68>;
@@ -106,8 +87,8 @@
 	#size-cells = <1>;
 	/* NOR, NAND Flashes and FPGA on board */
 	ranges = <0x0 0x0 0x0 0x60000000 0x08000000
-		  0x2 0x0 0x0 0x7e800000 0x00010000
-		  0x3 0x0 0x0 0x7fb00000 0x00000100>;
+		  0x1 0x0 0x0 0x7e800000 0x00010000
+		  0x2 0x0 0x0 0x7fb00000 0x00000100>;
 
 		nor@0,0 {
 			compatible = "cfi-flash";
@@ -116,108 +97,48 @@
 			reg = <0x0 0x0 0x8000000>;
 			bank-width = <2>;
 			device-width = <1>;
-
-			partition@0 {
-				/* 1MB for RCW and PBI Image */
-				reg = <0x00000000 0x00100000>;
-				label = "NOR bank0 RCW Image";
-			};
-
-			partition@100000 {
-				/* 1MB for bank0 u-boot Image */
-				reg = <0x00100000 0x00100000>;
-				label = "NOR bank0 U-Boot Image";
-			};
-
-			partition@200000 {
-				/* 1 MB for bank0 u-boot Env */
-				reg = <0x00200000 0x00100000>;
-				label = "NOR bank0 U-Boot Env";
-			};
-
-			partition@300000 {
-				/* 1MB for FMan ucode */
-				reg = <0x00300000 0x00100000>;
-				label = "NOR bank0 FMan ucode";
-			};
-
-			partition@1100000 {
-				/* 40MB for bank0 FIT Image */
-				reg = <0x01100000 0x2800000>;
-				label = "NOR bank0 FIT Image";
-			};
-
-			partition@4000000 {
-				/* 1MB for bank4 RCW and PBI Image */
-				reg = <0x04000000 0x100000>;
-				label = "NOR bank4 RCW Image";
-			};
-
-			partition@4100000 {
-				/* 1MB for bank4 u-boot Image */
-				reg = <0x04100000 0x100000>;
-				label = "NOR bank4 U-Boot Image";
-			};
-
-			partition@4200000 {
-				/* 1 MB for bank4 u-boot Env */
-				reg = <0x04200000 0x100000>;
-				label = "NOR bank4 U-Boot Env";
-			};
-
-			partition@4300000 {
-				/* 1 MB for bank4 FMan ucode */
-				reg = <0x04300000 0x100000>;
-				label = "NOR bank4 FMan ucode";
-			};
-
-			partition@5100000 {
-				/* 40MB for bank4 FIT Image */
-				reg = <0x05100000 0x2800000>;
-				label = "NOR bank4 FIT Image";
-			};
 		};
 
 		nand@1,0 {
 			compatible = "fsl,ifc-nand";
 			#address-cells = <1>;
 			#size-cells = <1>;
-			reg = <0x2 0x0 0x10000>;
-
-			partition@0 {
-				/* This location must not be altered  */
-				/* 1MB for u-boot Bootloader Image */
-				reg = <0x0 0x00100000>;
-				label = "NAND U-Boot Image";
-				read-only;
-			};
-
-			partition@140000 {
-				/* 1MB for DTB Image */
-				reg = <0x00140000 0x002000>;
-				label = "NAND U-Boot Env";
-			};
-
-			partition@200000 {
-				/* 20MB for FIT Image */
-				reg = <0x00200000 0x01400000>;
-				label = "NAND FIT Image";
-			};
+			reg = <0x1 0x0 0x10000>;
 		};
 
 		cpld: board-control@2,0 {
-			compatible = "fsl,ls1043ardb-cpld", "simple-bus";
-			#address-cells = <1>;
-			#size-cells = <1>;
+			compatible = "fsl,ls1043ardb-cpld";
 			reg = <0x2 0x0 0x0000100>;
-			bank-width = <1>;
-			device-width = <1>;
-			ranges = <0 2 0 0x100>;
 		};
 };
 
-&ftm0 {
+&dspi0 {
+	bus-num = <0>;
 	status = "okay";
+
+	flash@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "n25q128a13", "jedec,spi-nor";  /* 16MB */
+		reg = <0>;
+		spi-max-frequency = <1000000>; /* input clock */
+	};
+
+	slic@2 {
+		compatible = "maxim,ds26522";
+		reg = <2>;
+		spi-max-frequency = <2000000>;
+		fsl,spi-cs-sck-delay = <100>;
+		fsl,spi-sck-cs-delay = <50>;
+	};
+
+	slic@3 {
+		compatible = "maxim,ds26522";
+		reg = <3>;
+		spi-max-frequency = <2000000>;
+		fsl,spi-cs-sck-delay = <100>;
+		fsl,spi-sck-cs-delay = <50>;
+	};
 };
 
 &duart0 {
@@ -294,8 +215,8 @@
 };
 
 &uqe {
-	tdma: ucc@2000 {
-		compatible = "fsl,ucc-tdm";
+	ucc_hdlc: ucc@2000 {
+		compatible = "fsl,ucc_hdlc";
 		rx-clock-name = "clk8";
 		tx-clock-name = "clk9";
 		fsl,rx-sync-clock = "rsync_pin";
@@ -306,20 +227,14 @@
 		fsl,tdm-mode = "normal";
 		fsl,tdm-id = <0>;
 		fsl,siram-entry-id = <0>;
+		fsl,tdm-interface;
 	};
 
-	serial: ucc@2200 {
-		compatible = "fsl,ucc_hdlc";
-		rx-clock-name = "clk10";
-		tx-clock-name = "clk11";
-		fsl,rx-sync-clock = "rsync_pin";
-		fsl,tx-sync-clock = "tsync_pin";
-		fsl,tx-timeslot = <0xfffffffe>;
-		fsl,rx-timeslot = <0xfffffffe>;
-		fsl,tdm-framer-type = "e1";
-		fsl,tdm-mode = "normal";
-		fsl,tdm-id = <1>;
-		fsl,siram-entry-id = <2>;
-		fsl,tdm-interface;
+	ucc_serial: ucc@2200 {
+		device_type = "serial";
+		compatible = "ucc_uart";
+		port-number = <0>;
+		rx-clock-name = "brg2";
+		tx-clock-name = "brg2";
 	};
 };
diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a-uefi.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1043a-uefi.dtsi
index e238db7..2a8c690 100644
--- a/arch/arm64/boot/dts/freescale/fsl-ls1043a-uefi.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a-uefi.dtsi
@@ -1,16 +1,50 @@
 /*
  * Device Tree Include file for Freescale Layerscape-1043A family SoC.
  *
- * Copyright (C) 2014-2015, Freescale Semiconductor
+ * Copyright 2014-2015, Freescale Semiconductor
  *
  * Mingkai Hu <Mingkai.hu@freescale.com>
  *
- * This file is licensed under the terms of the GNU General Public
- * License version 2.  This program is licensed "as is" without any
- * warranty of any kind, whether express or implied.
+ * This file is dual-licensed: you can use it either under the terms
+ * of the GPLv2 or the X11 license, at your option. Note that this dual
+ * licensing only applies to this file, and not this project as a
+ * whole.
+ *
+ *  a) This library is free software; you can redistribute it and/or
+ *     modify it under the terms of the GNU General Public License as
+ *     published by the Free Software Foundation; either version 2 of the
+ *     License, or (at your option) any later version.
+ *
+ *     This library is distributed in the hope that it will be useful,
+ *     but WITHOUT ANY WARRANTY; without even the implied warranty of
+ *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ *     GNU General Public License for more details.
+ *
+ * Or, alternatively,
+ *
+ *  b) Permission is hereby granted, free of charge, to any person
+ *     obtaining a copy of this software and associated documentation
+ *     files (the "Software"), to deal in the Software without
+ *     restriction, including without limitation the rights to use,
+ *     copy, modify, merge, publish, distribute, sublicense, and/or
+ *     sell copies of the Software, and to permit persons to whom the
+ *     Software is furnished to do so, subject to the following
+ *     conditions:
+ *
+ *     The above copyright notice and this permission notice shall be
+ *     included in all copies or substantial portions of the Software.
+ *
+ *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
+ *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
+ *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
+ *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
+ *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
+ *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
+ *     OTHER DEALINGS IN THE SOFTWARE.
  */
 
-/memreserve/ 0x80000000 0x00010000;
+#include <dt-bindings/thermal/thermal.h>
 
 /* Reserved region for Platform/Run-time security firmware */
 /memreserve/ 0xf8000000 0x00100000;
@@ -21,54 +55,85 @@
 	#address-cells = <2>;
 	#size-cells = <2>;
 
+	aliases {
+		ethernet0 = &fm1mac1;
+		ethernet1 = &fm1mac2;
+		ethernet2 = &fm1mac3;
+		ethernet3 = &fm1mac4;
+		ethernet4 = &fm1mac5;
+		ethernet5 = &fm1mac6;
+		ethernet6 = &fm1mac9;
+	};
+
 	cpus {
 		#address-cells = <2>;
 		#size-cells = <0>;
 
-		cpu@0 {
+		/*
+		 * We expect the enable-method for cpu's to be "psci"
+		 *
+		 * Currently supported enable-method is psci v0.2
+		 */
+
+		cpu0: cpu@0 {
 			device_type = "cpu";
 			enable-method = "psci";
 			compatible = "arm,cortex-a53";
 			reg = <0x0 0x0>;
-			clocks = <&cluster1_clk>;
+			clocks = <&clockgen 1 0>;
+			#cooling-cells = <2>;
 		};
 
-		cpu@1 {
+		cpu1: cpu@1 {
 			device_type = "cpu";
 			enable-method = "psci";
 			compatible = "arm,cortex-a53";
 			reg = <0x0 0x1>;
-			clocks = <&cluster1_clk>;
+			clocks = <&clockgen 1 0>;
 		};
 
-		cpu@2 {
+		cpu2: cpu@2 {
 			device_type = "cpu";
 			enable-method = "psci";
 			compatible = "arm,cortex-a53";
 			reg = <0x0 0x2>;
-			clocks = <&cluster1_clk>;
+			clocks = <&clockgen 1 0>;
 		};
 
-		cpu@3 {
+		cpu3: cpu@3 {
 			device_type = "cpu";
 			enable-method = "psci";
 			compatible = "arm,cortex-a53";
 			reg = <0x0 0x3>;
-			clocks = <&cluster1_clk>;
+			clocks = <&clockgen 1 0>;
 		};
 	};
 
+	memory@80000000 {
+		device_type = "memory";
+		reg = <0x0 0x80000000 0 0x80000000>;
+		      /* DRAM space 1, size: 2GiB DRAM */
+	};
+
 	psci {
 		compatible = "arm,psci-0.2";
 		method = "smc";
 	};
 
+	sysclk: sysclk {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <100000000>;
+		clock-output-names = "sysclk";
+	};
+
 	timer {
 		compatible = "arm,armv8-timer";
 		interrupts = <1 13 0x1>, /* Physical Secure PPI */
 			     <1 14 0x1>, /* Physical Non-Secure PPI */
 			     <1 11 0x1>, /* Virtual PPI */
 			     <1 10 0x1>; /* Hypervisor PPI */
+		arm,reread-timer;
 	};
 
 	pmu {
@@ -77,6 +142,10 @@
 			     <0 107 0x4>,
 			     <0 95 0x4>,
 			     <0 97 0x4>;
+		interrupt-affinity = <&cpu0>,
+				     <&cpu1>,
+				     <&cpu2>,
+				     <&cpu3>;
 	};
 
 	gic: interrupt-controller@1400000 {
@@ -84,945 +153,942 @@
 		#interrupt-cells = <3>;
 		interrupt-controller;
 		reg = <0x0 0x1401000 0 0x1000>, /* GICD */
-		      <0x0 0x1402000 0 0x1000>, /* GICC */
+		      <0x0 0x1402000 0 0x2000>, /* GICC */
 		      <0x0 0x1404000 0 0x2000>, /* GICH */
 		      <0x0 0x1406000 0 0x2000>; /* GICV */
 		interrupts = <1 9 0xf08>;
 	};
 
-	msi1: msi-controller1@1571000 {
-		compatible = "fsl,1s1043a-msi";
-		reg = <0x0 0x1571000 0x0 0x4>,
-		      <0x0 0x1571004 0x0 0x4>;
-		reg-names = "msiir", "msir";
-		msi-controller;
-		interrupts = <0 116 0x4>;
-	};
-
-	msi2: msi-controller2@1572000 {
-		compatible = "fsl,1s1043a-msi";
-		reg = <0x0 0x1572000 0x0 0x4>,
-		      <0x0 0x1572004 0x0 0x4>;
-		reg-names = "msiir", "msir";
-		msi-controller;
-		interrupts = <0 126 0x4>;
-	};
-
-	msi3: msi-controller3@1573000 {
-		compatible = "fsl,1s1043a-msi";
-		reg = <0x0 0x1573000 0x0 0x4>,
-		      <0x0 0x1573004 0x0 0x4>;
-		reg-names = "msiir", "msir";
-		msi-controller;
-		interrupts = <0 160 0x4>;
-	};
-
-	tzasc: tzasc@1500000 {
-		reg = <0x0 0x1500000 0x0 0x10000>;
-		interrupts = <0 93 0x4>;
-		status = "disabled";
-	};
-
-	ifc: ifc@1530000 {
-		compatible = "fsl,ifc", "simple-bus";
-		reg = <0x0 0x1530000 0x0 0x10000>;
-		interrupts = <0 43 0x4>;
-	};
-
-	qspi: quadspi@1550000 {
-		compatible = "fsl,ls1-qspi";
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x0 0x1550000 0x0 0x10000>,
-		      <0x0 0x40000000 0x0 0x4000000>;
-		reg-names = "QuadSPI", "QuadSPI-memory";
-		interrupts = <0 99 0x4>;
-		clock-names = "qspi_en", "qspi";
-		clocks = <&platform_clk 1>, <&platform_clk 1>;
-		big-endian;
-		amba-base = <0x40000000>;
-	};
-
-	esdhc: esdhc@1560000 {
-		compatible = "fsl,ls1043a-esdhc", "fsl,esdhc";
-		reg = <0x0 0x1560000 0x0 0x10000>;
-		interrupts = <0 62 0x4>;
-		clock-frequency = <0>;
-		voltage-ranges = <1800 1800 3300 3300>;
-		sdhci,auto-cmd12;
-		big-endian;
-		bus-width = <4>;
-	};
-
-	scfg: scfg@1570000 {
-		compatible = "fsl,ls1021a-scfg", "syscon";
-		reg = <0x0 0x1570000 0x0 0x10000>;
-		big-endian;
-	};
-
-	crypto: crypto@1700000 {
-		compatible = "fsl,sec-v4.4", "fsl,sec-v4.0";
-		fsl,sec-era = <3>;
-		#address-cells = <1>;
-		#size-cells = <1>;
-		ranges = <0x0 0x00 0x1700000 0x100000>;
-		reg = <0x00 0x1700000 0x0 0x100000>;
-		interrupts = <0 75 0x4>;
-
-		sec_jr0: jr@10000 {
-			compatible = "fsl,sec-v4.4-job-ring", "fsl,sec-v4.0-job-ring";
-			reg	   = <0x10000 0x10000>;
-			interrupts = <0 71 0x4>;
-		};
-
-		sec_jr1: jr@20000 {
-			compatible = "fsl,sec-v4.4-job-ring", "fsl,sec-v4.0-job-ring";
-			reg	   = <0x20000 0x10000>;
-			interrupts = <0 72 0x4>;
-		};
-
-		sec_jr2: jr@30000 {
-			compatible = "fsl,sec-v4.4-job-ring", "fsl,sec-v4.0-job-ring";
-			reg	   = <0x30000 0x10000>;
-			interrupts = <0 73 0x4>;
-		};
-
-		sec_jr3: jr@40000 {
-			compatible = "fsl,sec-v4.4-job-ring", "fsl,sec-v4.0-job-ring";
-			reg	   = <0x40000 0x10000>;
-			interrupts = <0 74 0x4>;
-		};
-	};
-
-	qman: qman@1880000 {
-		compatible = "fsl,qman";
-		reg = <0x00 0x1880000 0x0 0x10000>;
-		interrupts = <0 45 0x4>;
-	};
-
-	bman: bman@1890000 {
-		compatible = "fsl,bman";
-		reg = <0x00 0x1890000 0x0 0x10000>;
-		interrupts = <0 45 0x4>;
-	};
-
-	fman0: fman@1a00000 {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		cell-index = <0>;
-		compatible = "fsl,fman", "simple-bus";
-		ranges = <0x0 0x00 0x1a00000 0x100000>;
-		reg = <0x00 0x1a00000 0x0 0x100000>;
-		clock-frequency = <0>;
-		interrupts = <0 44 0x4>,
-			     <0 45 0x4>;
-
-		cc {
-			compatible = "fsl,fman-cc";
-		};
-
-		muram@0 {
-			compatible = "fsl,fman-muram";
-			reg = <0x0 0x60000>;
-		};
-
-		bmi@80000 {
-			compatible = "fsl,fman-bmi";
-			reg = <0x80000 0x400>;
-		};
+	soc {
+		compatible = "simple-bus";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
 
-		qmi@80400 {
-			compatible = "fsl,fman-qmi";
-			reg = <0x80400 0x400>;
+		clockgen: clocking@1ee1000 {
+			compatible = "fsl,ls1043a-clockgen";
+			reg = <0x0 0x1ee1000 0x0 0x1000>;
+			#clock-cells = <2>;
+			clocks = <&sysclk>;
 		};
 
-		fman0_oh1: port@82000 {
-			cell-index = <0>;
-			compatible = "fsl,fman-port-oh";
-			reg = <0x82000 0x1000>;
+		scfg: scfg@1570000 {
+			compatible = "fsl,ls1043a-scfg", "syscon";
+			reg = <0x0 0x1570000 0x0 0x10000>;
+			big-endian;
 		};
 
-		fman0_oh2: port@83000 {
-			cell-index = <1>;
-			compatible = "fsl,fman-port-oh";
-			reg = <0x83000 0x1000>;
-		};
+		crypto: crypto@1700000 {
+			compatible = "fsl,sec-v4.4", "fsl,sec-v4.0";
+			fsl,sec-era = <3>;
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges = <0x0 0x00 0x1700000 0x100000>;
+			reg = <0x00 0x1700000 0x0 0x100000>;
+			interrupts = <0 75 0x4>;
+
+			sec_jr0: jr@10000 {
+				compatible = "fsl,sec-v4.4-job-ring", "fsl,sec-v4.0-job-ring";
+				reg	   = <0x10000 0x10000>;
+				interrupts = <0 71 0x4>;
+			};
 
-		fman0_oh3: port@84000 {
-			cell-index = <2>;
-			compatible = "fsl,fman-port-oh";
-			reg = <0x84000 0x1000>;
-		};
+			sec_jr1: jr@20000 {
+				compatible = "fsl,sec-v4.4-job-ring", "fsl,sec-v4.0-job-ring";
+				reg	   = <0x20000 0x10000>;
+				interrupts = <0 72 0x4>;
+			};
 
-		fman0_oh4: port@85000 {
-			cell-index = <3>;
-			compatible = "fsl,fman-port-oh";
-			reg = <0x85000 0x1000>;
-		};
+			sec_jr2: jr@30000 {
+				compatible = "fsl,sec-v4.4-job-ring", "fsl,sec-v4.0-job-ring";
+				reg	   = <0x30000 0x10000>;
+				interrupts = <0 73 0x4>;
+			};
 
-		fman0_oh5: port@86000 {
-			cell-index = <4>;
-			compatible = "fsl,fman-port-oh";
-			reg = <0x86000 0x1000>;
+			sec_jr3: jr@40000 {
+				compatible = "fsl,sec-v4.4-job-ring", "fsl,sec-v4.0-job-ring";
+				reg	   = <0x40000 0x10000>;
+				interrupts = <0 74 0x4>;
+			};
 		};
 
-		fman0_oh6: port@87000 {
-			cell-index = <5>;
-			compatible = "fsl,fman-port-oh";
-			reg = <0x87000 0x1000>;
+		dcfg: dcfg@1ee0000 {
+			compatible = "fsl,ls1043a-dcfg", "syscon";
+			reg = <0x0 0x1ee0000 0x0 0x10000>;
 		};
 
-		policer@c0000 {
-			compatible = "fsl,fman-policer";
-			reg = <0xc0000 0x1000>;
+		reset: reset@1EE00B0 {
+			compatible = "fsl,ls-reset";
+			reg = <0x0 0x1EE00B0 0x0 0x4>;
+			big-endian;
 		};
 
-		keygen@c1000 {
-			compatible = "fsl,fman-keygen";
-			reg = <0xc1000 0x1000>;
+		rcpm: rcpm@1ee2000 {
+			compatible = "fsl,ls1043a-rcpm", "fsl,qoriq-rcpm-2.1";
+			reg = <0x0 0x1ee2000 0x0 0x10000>;
 		};
 
-		dma@c2000 {
-			compatible = "fsl,fman-dma";
-			reg = <0xc2000 0x1000>;
+		ifc: ifc@1530000 {
+			compatible = "fsl,ifc", "simple-bus";
+			reg = <0x0 0x1530000 0x0 0x10000>;
+			interrupts = <0 43 0x4>;
 		};
 
-		fpm@c3000 {
-			compatible = "fsl,fman-fpm";
-			reg = <0xc3000 0x1000>;
+		esdhc: esdhc@1560000 {
+			compatible = "fsl,ls1043a-esdhc", "fsl,esdhc";
+			reg = <0x0 0x1560000 0x0 0x10000>;
+			interrupts = <0 62 0x4>;
+			clock-frequency = <0>;
+			voltage-ranges = <1800 1800 3300 3300>;
+			sdhci,auto-cmd12;
+			big-endian;
+			bus-width = <4>;
 		};
 
-		parser@c7000 {
-			compatible = "fsl,fman-parser";
-			reg = <0xc7000 0x1000>;
+		qman: qman@1880000 {
+			compatible = "fsl,qman";
+			reg = <0x00 0x1880000 0x0 0x10000>;
+			interrupts = <0 45 0x4>;
 		};
 
-		vsps@dc000 {
-			compatible = "fsl,fman-vsps";
-			reg = <0xdc000 0x1000>;
+		bman: bman@1890000 {
+			compatible = "fsl,bman";
+			reg = <0x00 0x1890000 0x0 0x10000>;
+			interrupts = <0 45 0x4>;
 		};
 
-		mdio@fc000 {
+		fman0: fman@1a00000 {
 			#address-cells = <1>;
-			#size-cells = <0>;
-			compatible = "fsl,fman-memac-mdio";
-			reg = <0xfc000 0x1000>;
-		};
-
-		mdio@fd000 {
-			#address-cells = <1>;
-			#size-cells = <0>;
-			compatible = "fsl,fman-memac-mdio";
-			reg = <0xfd000 0x1000>;
-		};
-
-		fman0_rx0: port@88000 {
-			cell-index = <0>;
-			compatible = "fsl,fman-port-1g-rx";
-			reg = <0x88000 0x1000>;
-		};
-
-		fman0_tx0: port@a8000 {
-			cell-index = <0>;
-			compatible = "fsl,fman-port-1g-tx";
-			reg = <0xa8000 0x1000>;
-		};
-
-		fm1mac1: ethernet@e0000 {
+			#size-cells = <1>;
 			cell-index = <0>;
-			compatible = "fsl,fman-memac";
-			reg = <0xe0000 0x1000>;
-			fsl,port-handles = <&fman0_rx0 &fman0_tx0>;
-			ptimer-handle = <&ptp_timer0>;
-		};
-
-		mdio@e1000 {
-			#address-cells = <1>;
-			#size-cells = <0>;
-			compatible = "fsl,fman-memac-mdio";
-			reg = <0xe1000 0x1000>;
-		};
-
-		fman0_rx1: port@89000 {
-			cell-index = <1>;
-			compatible = "fsl,fman-port-1g-rx";
-			reg = <0x89000 0x1000>;
-		};
-
-		fman0_tx1: port@a9000 {
-			cell-index = <1>;
-			compatible = "fsl,fman-port-1g-tx";
-			reg = <0xa9000 0x1000>;
-		};
-
-		fm1mac2: ethernet@e2000 {
-			cell-index = <1>;
-			compatible = "fsl,fman-memac";
-			reg = <0xe2000 0x1000>;
-			fsl,port-handles = <&fman0_rx1 &fman0_tx1>;
-			ptimer-handle = <&ptp_timer0>;
-		};
-
-		mdio@e3000 {
-			#address-cells = <1>;
-			#size-cells = <0>;
-			compatible = "fsl,fman-memac-mdio";
-			reg = <0xe3000 0x1000>;
-		};
+			compatible = "fsl,fman", "simple-bus";
+			ranges = <0x0 0x00 0x1a00000 0x100000>;
+			reg = <0x00 0x1a00000 0x0 0x100000>;
+			clock-frequency = <0>;
+			interrupts = <0 44 0x4>,
+				     <0 45 0x4>;
+
+			cc {
+				compatible = "fsl,fman-cc";
+			};
 
-		fman0_rx2: port@8a000 {
-			cell-index = <2>;
-			compatible = "fsl,fman-port-1g-rx";
-			reg = <0x8a000 0x1000>;
-		};
+			muram@0 {
+				compatible = "fsl,fman-muram";
+				reg = <0x0 0x60000>;
+			};
 
-		fman0_tx2: port@aa000 {
-			cell-index = <2>;
-			compatible = "fsl,fman-port-1g-tx";
-			reg = <0xaa000 0x1000>;
-		};
+			bmi@80000 {
+				compatible = "fsl,fman-bmi";
+				reg = <0x80000 0x400>;
+			};
 
-		fm1mac3: ethernet@e4000 {
-			cell-index = <2>;
-			compatible = "fsl,fman-memac";
-			reg = <0xe4000 0x1000>;
-			fsl,port-handles = <&fman0_rx2 &fman0_tx2>;
-			ptimer-handle = <&ptp_timer0>;
-		};
+			qmi@80400 {
+				compatible = "fsl,fman-qmi";
+				reg = <0x80400 0x400>;
+			};
 
-		mdio@e5000 {
-			#address-cells = <1>;
-			#size-cells = <0>;
-			compatible = "fsl,fman-memac-mdio";
-			reg = <0xe5000 0x1000>;
-		};
+			fman0_oh1: port@82000 {
+				cell-index = <0>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x82000 0x1000>;
+			};
 
-		fman0_rx3: port@8b000 {
-			cell-index = <3>;
-			compatible = "fsl,fman-port-1g-rx";
-			reg = <0x8b000 0x1000>;
-		};
+			fman0_oh2: port@83000 {
+				cell-index = <1>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x83000 0x1000>;
+			};
 
-		fman0_tx3: port@ab000 {
-			cell-index = <3>;
-			compatible = "fsl,fman-port-1g-tx";
-			reg = <0xab000 0x1000>;
-		};
+			fman0_oh3: port@84000 {
+				cell-index = <2>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x84000 0x1000>;
+			};
 
-		fm1mac4: ethernet@e6000 {
-			cell-index = <3>;
-			compatible = "fsl,fman-memac";
-			reg = <0xe6000 0x1000>;
-			fsl,port-handles = <&fman0_rx3 &fman0_tx3>;
-			ptimer-handle = <&ptp_timer0>;
-		};
+			fman0_oh4: port@85000 {
+				cell-index = <3>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x85000 0x1000>;
+			};
 
-		mdio@e7000 {
-			#address-cells = <1>;
-			#size-cells = <0>;
-			compatible = "fsl,fman-memac-mdio";
-			reg = <0xe7000 0x1000>;
-		};
+			fman0_oh5: port@86000 {
+				cell-index = <4>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x86000 0x1000>;
+			};
 
-		fman0_rx4: port@8c000 {
-			cell-index = <4>;
-			compatible = "fsl,fman-port-1g-rx";
-			reg = <0x8c000 0x1000>;
-		};
+			fman0_oh6: port@87000 {
+				cell-index = <5>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x87000 0x1000>;
+			};
 
-		fman0_tx4: port@ac000 {
-			cell-index = <4>;
-			compatible = "fsl,fman-port-1g-tx";
-			reg = <0xac000 0x1000>;
-		};
+			policer@c0000 {
+				compatible = "fsl,fman-policer";
+				reg = <0xc0000 0x1000>;
+			};
 
-		fm1mac5: ethernet@e8000 {
-			cell-index = <4>;
-			compatible = "fsl,fman-memac";
-			reg = <0xe8000 0x1000>;
-			fsl,port-handles = <&fman0_rx4 &fman0_tx4>;
-			ptimer-handle = <&ptp_timer0>;
-		};
+			keygen@c1000 {
+				compatible = "fsl,fman-keygen";
+				reg = <0xc1000 0x1000>;
+			};
 
-		mdio@e9000 {
-			#address-cells = <1>;
-			#size-cells = <0>;
-			compatible = "fsl,fman-memac-mdio";
-			reg = <0xe9000 0x1000>;
-		};
+			dma@c2000 {
+				compatible = "fsl,fman-dma";
+				reg = <0xc2000 0x1000>;
+			};
 
-		fman0_rx5: port@8d000 {
-			cell-index = <5>;
-			compatible = "fsl,fman-port-1g-rx";
-			reg = <0x8d000 0x1000>;
-		};
+			fpm@c3000 {
+				compatible = "fsl,fman-fpm";
+				reg = <0xc3000 0x1000>;
+			};
 
-		fman0_tx5: port@ad000 {
-			cell-index = <5>;
-			compatible = "fsl,fman-port-1g-tx";
-			reg = <0xad000 0x1000>;
-		};
+			parser@c7000 {
+				compatible = "fsl,fman-parser";
+				reg = <0xc7000 0x1000>;
+			};
 
-		fm1mac6: ethernet@ea000 {
-			cell-index = <5>;
-			compatible = "fsl,fman-memac";
-			reg = <0xea000 0x1000>;
-			fsl,port-handles = <&fman0_rx5 &fman0_tx5>;
-			ptimer-handle = <&ptp_timer0>;
-		};
+			vsps@dc000 {
+				compatible = "fsl,fman-vsps";
+				reg = <0xdc000 0x1000>;
+			};
 
-		mdio@eb000 {
-			#address-cells = <1>;
-			#size-cells = <0>;
-			compatible = "fsl,fman-memac-mdio";
-			reg = <0xeb000 0x1000>;
-		};
+			mdio0: mdio@fc000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,fman-memac-mdio";
+				reg = <0xfc000 0x1000>;
+			};
 
-		fman0_10g_rx0: port@90000 {
-			cell-index = <0>;
-			compatible = "fsl,fman-port-10g-rx";
-			reg = <0x90000 0x1000>;
-		};
+			xmdio0: mdio@fd000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,fman-memac-mdio";
+				reg = <0xfd000 0x1000>;
+			};
 
-		fman0_10g_tx0: port@b0000 {
-			cell-index = <0>;
-			compatible = "fsl,fman-port-10g-tx";
-			reg = <0xb0000 0x1000>;
-			fsl,qman-channel-id = <0x800>;
-		};
+			fman0_rx0: port@88000 {
+				cell-index = <0>;
+				compatible = "fsl,fman-port-1g-rx";
+				reg = <0x88000 0x1000>;
+			};
 
-		fm1mac9: ethernet@f0000 {
-			cell-index = <0>;
-			compatible = "fsl,fman-memac";
-			reg = <0xf0000 0x1000>;
-			fsl,port-handles = <&fman0_10g_rx0 &fman0_10g_tx0>;
-		};
+			fman0_tx0: port@a8000 {
+				cell-index = <0>;
+				compatible = "fsl,fman-port-1g-tx";
+				reg = <0xa8000 0x1000>;
+			};
 
-		mdio@f1000 {
-			#address-cells = <1>;
-			#size-cells = <0>;
-			compatible = "fsl,fman-memac-mdio";
-			reg = <0xf1000 0x1000>;
-		};
+			fm1mac1: ethernet@e0000 {
+				cell-index = <0>;
+				compatible = "fsl,fman-memac";
+				reg = <0xe0000 0x1000>;
+				fsl,port-handles = <&fman0_rx0 &fman0_tx0>;
+				ptimer-handle = <&ptp_timer0>;
+			};
 
-		ptp_timer0: rtc@fe000 {
-			compatible = "fsl,fman-rtc";
-			reg = <0xfe000 0x1000>;
-		};
-	};
+			mdio@e1000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,fman-memac-mdio";
+				reg = <0xe1000 0x1000>;
+			};
 
-	sfp: sfp@1e80000 {
-		reg = <0x00 0x1e80000 0x0 0x10000>;
-		status = "disabled";
-	};
+			fman0_rx1: port@89000 {
+				cell-index = <1>;
+				compatible = "fsl,fman-port-1g-rx";
+				reg = <0x89000 0x1000>;
+			};
 
-	snvs: snvs@1e90000 {
-		reg = <0x00 0x1e90000 0x0 0x10000>;
-		status = "disabled";
-	};
+			fman0_tx1: port@a9000 {
+				cell-index = <1>;
+				compatible = "fsl,fman-port-1g-tx";
+				reg = <0xa9000 0x1000>;
+			};
 
-	serdes1: serdes1@1ea0000 {
-		reg = <0x00 0x1ea0000 0x0 0x10000>;
-		status = "disabled";
-	};
+			fm1mac2: ethernet@e2000 {
+				cell-index = <1>;
+				compatible = "fsl,fman-memac";
+				reg = <0xe2000 0x1000>;
+				fsl,port-handles = <&fman0_rx1 &fman0_tx1>;
+				ptimer-handle = <&ptp_timer0>;
+			};
 
-	dcfg: dcfg@1ee0000 {
-		compatible = "fsl,ls1021a-dcfg";
-		reg = <0x0 0x1ee0000 0x0 0x10000>;
-	};
+			mdio@e3000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,fman-memac-mdio";
+				reg = <0xe3000 0x1000>;
+			};
 
-	clockgen: clocking@1ee1000 {
-		ranges = <0x0 0x0 0x1ee1000 0x1000>;
-		#address-cells = <1>;
-		#size-cells = <1>;
-		sysclk: sysclk {
-			compatible = "fixed-clock";
-			#clock-cells = <0>;
-			clock-frequency = <100000000>;
-			clock-output-names = "sysclk";
-		};
+			fman0_rx2: port@8a000 {
+				cell-index = <2>;
+				compatible = "fsl,fman-port-1g-rx";
+				reg = <0x8a000 0x1000>;
+			};
 
-		cga_pll1: pll1@800 {
-			compatible = "fsl,qoriq-core-pll-2.0";
-			#clock-cells = <1>;
-			reg = <0x800 0x10>;
-			clocks = <&sysclk>;
-			clock-output-names = "cga-pll1", "cga-pll1-div2",
-					"cga-pll1-div3", "cga-pll1-div4";
-		};
+			fman0_tx2: port@aa000 {
+				cell-index = <2>;
+				compatible = "fsl,fman-port-1g-tx";
+				reg = <0xaa000 0x1000>;
+			};
 
-		cga_pll2: pll2@820 {
-			compatible = "fsl,qoriq-core-pll-2.0";
-			#clock-cells = <1>;
-			reg = <0x820 0x10>;
-			clocks = <&sysclk>;
-			clock-output-names = "cga-pll2", "cga-pll2-div2",
-					"cga-pll2-div3", "cga-pll2-div4";
-		};
+			fm1mac3: ethernet@e4000 {
+				cell-index = <2>;
+				compatible = "fsl,fman-memac";
+				reg = <0xe4000 0x1000>;
+				fsl,port-handles = <&fman0_rx2 &fman0_tx2>;
+				ptimer-handle = <&ptp_timer0>;
+			};
 
-		platform_clk: pll@c00 {
-			compatible = "fsl,qoriq-core-pll-2.0";
-			#clock-cells = <1>;
-			reg = <0xc00 0x10>;
-			clocks = <&sysclk>;
-			clock-output-names = "platform-clk", "platform-clk-div2";
-		};
+			mdio@e5000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,fman-memac-mdio";
+				reg = <0xe5000 0x1000>;
+			};
 
-		cluster1_clk: clk0c0@0 {
-			compatible = "fsl,qoriq-core-mux-2.0";
-			#clock-cells = <0>;
-			reg = <0x0 0x10>;
-			clock-names = "pll1cga", "pll1cga-div2", "pll1cga-div4",
-				      "pll2cga", "pll2cga-div2", "pll2cga-div4";
-			clocks = <&cga_pll1 0>, <&cga_pll1 1>, <&cga_pll1 2>,
-				 <&cga_pll2 0>, <&cga_pll2 1>, <&cga_pll2 2>;
-			clock-output-names = "cluster1-clk";
+			fman0_rx3: port@8b000 {
+				cell-index = <3>;
+				compatible = "fsl,fman-port-1g-rx";
+				reg = <0x8b000 0x1000>;
+			};
 
-		};
-	};
+			fman0_tx3: port@ab000 {
+				cell-index = <3>;
+				compatible = "fsl,fman-port-1g-tx";
+				reg = <0xab000 0x1000>;
+			};
 
-	rcpm: rcpm@1ee2000 {
-		compatible = "fsl,ls1021a-rcpm", "fsl,qoriq-rcpm-2.1";
-		reg = <0x0 0x1ee2000 0x0 0x10000>;
-	};
+			fm1mac4: ethernet@e6000 {
+				cell-index = <3>;
+				compatible = "fsl,fman-memac";
+				reg = <0xe6000 0x1000>;
+				fsl,port-handles = <&fman0_rx3 &fman0_tx3>;
+				ptimer-handle = <&ptp_timer0>;
+			};
 
-	dspi0: dspi@2100000 {
-		compatible = "fsl,vf610-dspi";
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x0 0x2100000 0x0 0x10000>;
-		interrupts = <0 64 0x4>;
-		clock-names = "dspi";
-		clocks = <&platform_clk 1>;
-		spi-num-chipselects = <5>;
-		big-endian;
-		tcfq-mode;
-		status = "disabled";
-	};
+			mdio@e7000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,fman-memac-mdio";
+				reg = <0xe7000 0x1000>;
+			};
 
-	dspi1: dspi@2110000 {
-		compatible = "fsl,vf610-dspi";
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x0 0x2110000 0x0 0x10000>;
-		interrupts = <0 65 0x4>;
-		clock-names = "dspi";
-		clocks = <&platform_clk 1>;
-		spi-num-chipselects = <5>;
-		big-endian;
-		status = "disabled";
-	};
+			fman0_rx4: port@8c000 {
+				cell-index = <4>;
+				compatible = "fsl,fman-port-1g-rx";
+				reg = <0x8c000 0x1000>;
+			};
 
-	i2c0: i2c@2180000 {
-		compatible = "fsl,vf610-i2c";
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x0 0x2180000 0x0 0x10000>;
-		interrupts = <0 56 0x4>;
-		clock-names = "i2c";
-		clocks = <&platform_clk 1>;
-		dmas = <&edma0 1 39>,
-		       <&edma0 1 38>;
-		dma-names = "tx", "rx";
-		status = "disabled";
-	};
+			fman0_tx4: port@ac000 {
+				cell-index = <4>;
+				compatible = "fsl,fman-port-1g-tx";
+				reg = <0xac000 0x1000>;
+			};
 
-	i2c1: i2c@2190000 {
-		compatible = "fsl,vf610-i2c";
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x0 0x2190000 0x0 0x10000>;
-		interrupts = <0 57 0x4>;
-		clock-names = "i2c";
-		clocks = <&platform_clk 1>;
-		status = "disabled";
-	};
+			fm1mac5: ethernet@e8000 {
+				cell-index = <4>;
+				compatible = "fsl,fman-memac";
+				reg = <0xe8000 0x1000>;
+				fsl,port-handles = <&fman0_rx4 &fman0_tx4>;
+				ptimer-handle = <&ptp_timer0>;
+			};
 
-	i2c2: i2c@21a0000 {
-		compatible = "fsl,vf610-i2c";
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x0 0x21a0000 0x0 0x10000>;
-		interrupts = <0 58 0x4>;
-		clock-names = "i2c";
-		clocks = <&platform_clk 1>;
-		status = "disabled";
-	};
+			mdio@e9000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,fman-memac-mdio";
+				reg = <0xe9000 0x1000>;
+			};
 
-	i2c3: i2c@21b0000 {
-		compatible = "fsl,vf610-i2c";
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x0 0x21b0000 0x0 0x10000>;
-		interrupts = <0 59 0x4>;
-		clock-names = "i2c";
-		clocks = <&platform_clk 1>;
-		status = "disabled";
-	};
+			fman0_rx5: port@8d000 {
+				cell-index = <5>;
+				compatible = "fsl,fman-port-1g-rx";
+				reg = <0x8d000 0x1000>;
+			};
 
-	duart0: serial@21c0500 {
-		device_type = "serial";
-		compatible = "fsl,ns16550", "ns16550a";
-		reg = <0x00 0x21c0500 0x0 0x100>;
-		interrupts = <0 54 0x4>;
-		clock-frequency = <400000000>;
-	};
+			fman0_tx5: port@ad000 {
+				cell-index = <5>;
+				compatible = "fsl,fman-port-1g-tx";
+				reg = <0xad000 0x1000>;
+			};
 
-	duart1: serial@21c0600 {
-		device_type = "serial";
-		compatible = "fsl,ns16550", "ns16550a";
-		reg = <0x00 0x21c0600 0x0 0x100>;
-		interrupts = <0 54 0x4>;
-		clock-frequency = <400000000>;
-	};
+			fm1mac6: ethernet@ea000 {
+				cell-index = <5>;
+				compatible = "fsl,fman-memac";
+				reg = <0xea000 0x1000>;
+				fsl,port-handles = <&fman0_rx5 &fman0_tx5>;
+				ptimer-handle = <&ptp_timer0>;
+			};
 
-	duart2: serial@21d0500 {
-		device_type = "serial";
-		compatible = "fsl,ns16550", "ns16550a";
-		reg = <0x0 0x21d0500 0x0 0x100>;
-		interrupts = <0 55 0x4>;
-		clock-frequency = <400000000>;
-	};
+			mdio@eb000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,fman-memac-mdio";
+				reg = <0xeb000 0x1000>;
+			};
 
-	duart3: serial@21d0600 {
-		device_type = "serial";
-		compatible = "fsl,ns16550", "ns16550a";
-		reg = <0x0 0x21d0600 0x0 0x100>;
-		interrupts = <0 55 0x4>;
-		clock-frequency = <400000000>;
-	};
+			fman0_10g_rx0: port@90000 {
+				cell-index = <0>;
+				compatible = "fsl,fman-port-10g-rx";
+				reg = <0x90000 0x1000>;
+			};
 
-	gpio0: gpio@2300000 {
-		compatible = "fsl,qoriq-gpio";
-		reg = <0x0 0x2300000 0x0 0x10000>;
-		interrupts = <0 66 0x4>;
-		gpio-controller;
-		#gpio-cells = <2>;
-		interrupt-controller;
-		#interrupt-cells = <2>;
-	};
+			fman0_10g_tx0: port@b0000 {
+				cell-index = <0>;
+				compatible = "fsl,fman-port-10g-tx";
+				reg = <0xb0000 0x1000>;
+				fsl,qman-channel-id = <0x800>;
+			};
 
-	gpio1: gpio@2310000 {
-		compatible = "fsl,qoriq-gpio";
-		reg = <0x0 0x2310000 0x0 0x10000>;
-		interrupts = <0 67 0x4>;
-		gpio-controller;
-		#gpio-cells = <2>;
-		interrupt-controller;
-		#interrupt-cells = <2>;
-	};
+			fm1mac9: ethernet@f0000 {
+				cell-index = <0>;
+				compatible = "fsl,fman-memac";
+				reg = <0xf0000 0x1000>;
+				fsl,port-handles = <&fman0_10g_rx0 &fman0_10g_tx0>;
+			};
 
-	gpio2: gpio@2320000 {
-		compatible = "fsl,qoriq-gpio";
-		reg = <0x0 0x2320000 0x0 0x10000>;
-		interrupts = <0 68 0x4>;
-		gpio-controller;
-		#gpio-cells = <2>;
-		interrupt-controller;
-		#interrupt-cells = <2>;
-	};
+			mdio@f1000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,fman-memac-mdio";
+				reg = <0xf1000 0x1000>;
+			};
 
-	gpio3: gpio@2330000 {
-		compatible = "fsl,qoriq-gpio";
-		reg = <0x0 0x2330000 0x0 0x10000>;
-		interrupts = <0 134 0x4>;
-		gpio-controller;
-		#gpio-cells = <2>;
-		interrupt-controller;
-		#interrupt-cells = <2>;
-	};
+			ptp_timer0: rtc@fe000 {
+				compatible = "fsl,fman-rtc";
+				reg = <0xfe000 0x1000>;
+			};
+		};
 
-	uqe: uqe@2400000 {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		device_type = "qe";
-		compatible = "fsl,qe", "simple-bus";
-		ranges = <0x0 0x0 0x2400000 0x40000>;
-		reg = <0x0 0x2400000 0x0 0x480>;
-		brg-frequency = <100000000>;
-		bus-frequency = <200000000>;
-
-		fsl,qe-num-riscs = <1>;
-		fsl,qe-num-snums = <28>;
-
-		qeic: qeic@80 {
-			compatible = "fsl,qe-ic";
-			reg = <0x80 0x80>;
-			#address-cells = <0>;
-			interrupt-controller;
-			#interrupt-cells = <1>;
-			interrupts = <0 77 0x04 0 77 0x04>;
+		tmu: tmu@1f00000 {
+			compatible = "fsl,qoriq-tmu", "fsl,ls1043a-tmu";
+			reg = <0x0 0x1f00000 0x0 0x10000>;
+			interrupts = <0 33 0x4>;
+			fsl,tmu-range = <0xb0000 0x9002a 0x6004c 0x30062>;
+			fsl,tmu-calibration = <0x00000000 0x00000026
+					       0x00000001 0x0000002d
+					       0x00000002 0x00000032
+					       0x00000003 0x00000039
+					       0x00000004 0x0000003f
+					       0x00000005 0x00000046
+					       0x00000006 0x0000004d
+					       0x00000007 0x00000054
+					       0x00000008 0x0000005a
+					       0x00000009 0x00000061
+					       0x0000000a 0x0000006a
+					       0x0000000b 0x00000071
+
+					       0x00010000 0x00000025
+					       0x00010001 0x0000002c
+					       0x00010002 0x00000035
+					       0x00010003 0x0000003d
+					       0x00010004 0x00000045
+					       0x00010005 0x0000004e
+					       0x00010006 0x00000057
+					       0x00010007 0x00000061
+					       0x00010008 0x0000006b
+					       0x00010009 0x00000076
+
+					       0x00020000 0x00000029
+					       0x00020001 0x00000033
+					       0x00020002 0x0000003d
+					       0x00020003 0x00000049
+					       0x00020004 0x00000056
+					       0x00020005 0x00000061
+					       0x00020006 0x0000006d
+
+					       0x00030000 0x00000021
+					       0x00030001 0x0000002a
+					       0x00030002 0x0000003c
+					       0x00030003 0x0000004e>;
+			big-endian;
+			#thermal-sensor-cells = <1>;
+		};
+
+		thermal-zones {
+			cpu_thermal: cpu-thermal {
+				polling-delay-passive = <1000>;
+				polling-delay = <5000>;
+
+				thermal-sensors = <&tmu 3>;
+
+				trips {
+					cpu_alert: cpu-alert {
+						temperature = <85000>;
+						hysteresis = <2000>;
+						type = "passive";
+					};
+					cpu_crit: cpu-crit {
+						temperature = <95000>;
+						hysteresis = <2000>;
+						type = "critical";
+					};
+				};
+
+				cooling-maps {
+					map0 {
+						trip = <&cpu_alert>;
+						cooling-device =
+							<&cpu0 THERMAL_NO_LIMIT
+							THERMAL_NO_LIMIT>;
+					};
+				};
+			};
 		};
 
-		si1: si@700 {
+		dspi0: dspi@2100000 {
+			compatible = "fsl,ls1043a-dspi", "fsl,ls1021a-v1.0-dspi";
 			#address-cells = <1>;
 			#size-cells = <0>;
-			compatible = "fsl,qe-si";
-			reg = <0x700 0x80>;
+			reg = <0x0 0x2100000 0x0 0x10000>;
+			interrupts = <0 64 0x4>;
+			clock-names = "dspi";
+			clocks = <&clockgen 4 0>;
+			spi-num-chipselects = <5>;
+			big-endian;
+			status = "disabled";
 		};
 
-		siram1: siram@1000 {
+		dspi1: dspi@2110000 {
+			compatible = "fsl,ls1043a-dspi", "fsl,ls1021a-v1.0-dspi";
 			#address-cells = <1>;
-			#size-cells = <1>;
-			compatible = "fsl,qe-siram";
-			reg = <0x1000 0x800>;
+			#size-cells = <0>;
+			reg = <0x0 0x2110000 0x0 0x10000>;
+			interrupts = <0 65 0x4>;
+			clock-names = "dspi";
+			clocks = <&clockgen 4 0>;
+			spi-num-chipselects = <5>;
+			big-endian;
+			status = "disabled";
 		};
 
-		ucc@2000 {
-			cell-index = <1>;
-			reg = <0x2000 0x200>;
-			interrupts = <32>;
-			interrupt-parent = <&qeic>;
+		qspi: quadspi@1550000 {
+			compatible = "fsl,ls1043a-qspi", "fsl,ls1021a-qspi";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x0 0x1550000 0x0 0x10000>,
+				<0x0 0x40000000 0x0 0x4000000>;
+			reg-names = "QuadSPI", "QuadSPI-memory";
+			interrupts = <0 99 0x4>;
+			clock-names = "qspi_en", "qspi";
+			clocks = <&clockgen 4 0>, <&clockgen 4 0>;
+			big-endian;
+			status = "disabled";
+		};
+
+		i2c0: i2c@2180000 {
+			compatible = "fsl,vf610-i2c";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x0 0x2180000 0x0 0x10000>;
+			interrupts = <0 56 0x4>;
+			clock-names = "i2c";
+			clocks = <&clockgen 4 0>;
+			dmas = <&edma0 1 39>,
+			       <&edma0 1 38>;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
+		i2c1: i2c@2190000 {
+			compatible = "fsl,vf610-i2c";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x0 0x2190000 0x0 0x10000>;
+			interrupts = <0 57 0x4>;
+			clock-names = "i2c";
+			clocks = <&clockgen 4 0>;
+			status = "disabled";
 		};
 
-		ucc@2200 {
-			cell-index = <3>;
-			reg = <0x2200 0x200>;
-			interrupts = <34>;
-			interrupt-parent = <&qeic>;
+		i2c2: i2c@21a0000 {
+			compatible = "fsl,vf610-i2c";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x0 0x21a0000 0x0 0x10000>;
+			interrupts = <0 58 0x4>;
+			clock-names = "i2c";
+			clocks = <&clockgen 4 0>;
+			status = "disabled";
 		};
 
-		muram@10000 {
+		i2c3: i2c@21b0000 {
+			compatible = "fsl,vf610-i2c";
 			#address-cells = <1>;
-			#size-cells = <1>;
-			compatible = "fsl,qe-muram", "fsl,cpm-muram";
-			ranges = <0x0 0x10000 0x6000>;
-
-			data-only@0 {
-				compatible = "fsl,qe-muram-data",
-				"fsl,cpm-muram-data";
-				reg = <0x0 0x6000>;
-			};
+			#size-cells = <0>;
+			reg = <0x0 0x21b0000 0x0 0x10000>;
+			interrupts = <0 59 0x4>;
+			clock-names = "i2c";
+			clocks = <&clockgen 4 0>;
+			status = "disabled";
 		};
-	};
 
-	lpuart0: serial@2950000 {
-		compatible = "fsl,ls1021a-lpuart";
-		reg = <0x0 0x2950000 0x0 0x1000>;
-		interrupts = <0 48 0x4>;
-		clocks = <&sysclk>;
-		clock-names = "ipg";
-		sleep = <&rcpm 0x0 0x40000000>;
-		status = "disabled";
-	};
-
-	lpuart1: serial@2960000 {
-		compatible = "fsl,ls1021a-lpuart";
-		reg = <0x0 0x2960000 0x0 0x1000>;
-		interrupts = <0 49 0x4>;
-		clocks = <&sysclk>;
-		clock-names = "ipg";
-		status = "disabled";
-	};
-
-	lpuart2: serial@2970000 {
-		compatible = "fsl,ls1021a-lpuart";
-		reg = <0x0 0x2970000 0x0 0x1000>;
-		interrupts = <0 50 0x4>;
-		clock-names = "ipg";
-		clocks = <&sysclk>;
-		status = "disabled";
-	};
-
-	lpuart3: serial@2980000 {
-		compatible = "fsl,ls1021a-lpuart";
-		reg = <0x0 0x2980000 0x0 0x1000>;
-		interrupts = <0 51 0x4>;
-		clocks = <&sysclk>;
-		clock-names = "ipg";
-		status = "disabled";
-	};
-
-	lpuart4: serial@2990000 {
-		compatible = "fsl,ls1021a-lpuart";
-		reg = <0x0 0x2990000 0x0 0x1000>;
-		interrupts = <0 52 0x4>;
-		clocks = <&sysclk>;
-		clock-names = "ipg";
-		status = "disabled";
-	};
+		duart0: serial@21c0500 {
+			compatible = "fsl,ns16550", "ns16550a";
+			reg = <0x00 0x21c0500 0x0 0x100>;
+			interrupts = <0 54 0x4>;
+			clocks = <&clockgen 4 0>;
+		};
 
-	lpuart5: serial@29a0000 {
-		compatible = "fsl,ls1021a-lpuart";
-		reg = <0x0 0x29a0000 0x0 0x1000>;
-		interrupts = <0 53 0x4>;
-		clocks = <&sysclk>;
-		clock-names = "ipg";
-		status = "disabled";
-	};
+		duart1: serial@21c0600 {
+			compatible = "fsl,ns16550", "ns16550a";
+			reg = <0x00 0x21c0600 0x0 0x100>;
+			interrupts = <0 54 0x4>;
+			clocks = <&clockgen 4 0>;
+		};
 
-	ftm0: ftm0@29d0000 {
-		compatible = "fsl,ftm-alarm";
-		reg = <0x0 0x29d0000 0x0 0x10000>;
-		interrupts = <0 86 0x4>;
-		big-endian;
-	};
+		duart2: serial@21d0500 {
+			compatible = "fsl,ns16550", "ns16550a";
+			reg = <0x0 0x21d0500 0x0 0x100>;
+			interrupts = <0 55 0x4>;
+			clocks = <&clockgen 4 0>;
+		};
 
-	wdog0: wdog@2ad0000 {
-		compatible = "fsl,imx21-wdt";
-		reg = <0x0 0x2ad0000 0x0 0x10000>;
-		interrupts = <0 83 0x4>;
-		clocks = <&platform_clk 1>;
-		clock-names = "wdog";
-		big-endian;
-	};
+		duart3: serial@21d0600 {
+			compatible = "fsl,ns16550", "ns16550a";
+			reg = <0x0 0x21d0600 0x0 0x100>;
+			interrupts = <0 55 0x4>;
+			clocks = <&clockgen 4 0>;
+		};
 
-	edma0: edma@2c00000 {
-		#dma-cells = <2>;
-		compatible = "fsl,vf610-edma";
-		reg = <0x0 0x2c00000 0x0 0x10000>,
-		      <0x0 0x2c10000 0x0 0x10000>,
-		      <0x0 0x2c20000 0x0 0x10000>;
-		interrupts = <0 103 0x4>,
-			     <0 103 0x4>;
-		interrupt-names = "edma-tx", "edma-err";
-		dma-channels = <32>;
-		big-endian;
-		clock-names = "dmamux0", "dmamux1";
-		clocks = <&platform_clk 1>,
-			 <&platform_clk 1>;
-	};
+		gpio0: gpio@2300000 {
+			compatible = "fsl,qoriq-gpio";
+			reg = <0x0 0x2300000 0x0 0x10000>;
+			interrupts = <0 66 0x4>;
+			gpio-controller;
+			#gpio-cells = <2>;
+			interrupt-controller;
+			#interrupt-cells = <2>;
+		};
 
-	usb0: usb3@2f00000 {
-		compatible = "snps,dwc3";
-		reg = <0x0 0x2f00000 0x0 0x10000>;
-		interrupts = <0 60 0x4>;
-		dr_mode = "host";
-	};
+		gpio1: gpio@2310000 {
+			compatible = "fsl,qoriq-gpio";
+			reg = <0x0 0x2310000 0x0 0x10000>;
+			interrupts = <0 67 0x4>;
+			gpio-controller;
+			#gpio-cells = <2>;
+			interrupt-controller;
+			#interrupt-cells = <2>;
+		};
 
-	usb1: usb3@3000000 {
-		compatible = "snps,dwc3";
-		reg = <0x0 0x3000000 0x0 0x10000>;
-		interrupts = <0 61 0x4>;
-		dr_mode = "host";
-	};
-	usb2: usb3@3100000 {
-		compatible = "snps,dwc3";
-		reg = <0x0 0x3100000 0x0 0x10000>;
-		interrupts = <0 63 0x4>;
-		dr_mode = "host";
-	};
+		gpio2: gpio@2320000 {
+			compatible = "fsl,qoriq-gpio";
+			reg = <0x0 0x2320000 0x0 0x10000>;
+			interrupts = <0 68 0x4>;
+			gpio-controller;
+			#gpio-cells = <2>;
+			interrupt-controller;
+			#interrupt-cells = <2>;
+		};
 
-	sata: sata@3200000 {
-		compatible = "fsl,ls1021a-ahci";
-		reg = <0x0 0x3200000 0x0 0x10000>;
-		interrupts = <0 69 0x4>;
-		clocks = <&platform_clk 1>;
-	};
+		gpio3: gpio@2330000 {
+			compatible = "fsl,qoriq-gpio";
+			reg = <0x0 0x2330000 0x0 0x10000>;
+			interrupts = <0 134 0x4>;
+			gpio-controller;
+			#gpio-cells = <2>;
+			interrupt-controller;
+			#interrupt-cells = <2>;
+		};
 
-	qdma: qdma@8380000 {
-		compatible = "fsl,ls-qdma";
-		reg = <0x0 0x8380000 0x0 0x20000>;
-		interrupts = <0 138 0x4>,
-			     <0 153 0x4>;
-		interrupt-names = "qdma-tx", "qdma-err";
-		channels = <1>;
-		big-endian;
-	};
+		uqe: uqe@2400000 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			device_type = "qe";
+			compatible = "fsl,qe", "simple-bus";
+			ranges = <0x0 0x0 0x2400000 0x40000>;
+			reg = <0x0 0x2400000 0x0 0x480>;
+			brg-frequency = <100000000>;
+			bus-frequency = <200000000>;
+
+			fsl,qe-num-riscs = <1>;
+			fsl,qe-num-snums = <28>;
+
+			qeic: qeic@80 {
+				compatible = "fsl,qe-ic";
+				reg = <0x80 0x80>;
+				#address-cells = <0>;
+				interrupt-controller;
+				#interrupt-cells = <1>;
+				interrupts = <0 77 0x04 0 77 0x04>;
+			};
 
-	pcie@3400000 {
-		status = "disabled";
-		compatible = "fsl,ls1043a-pcie", "snps,dw-pcie";
-		reg = <0x00 0x03400000 0x0 0x00100000   /* controller registers */
-		       0x40 0x00000000 0x0 0x00002000>; /* configuration space */
-		reg-names = "regs", "config";
-		interrupts = <0 118 0x4>, /* controller interrupt */
-			     <0 117 0x4>; /* PME interrupt */
-		interrupt-names = "intr", "pme";
-		num-atus = <6>;
-		#address-cells = <3>;
-		#size-cells = <2>;
-		device_type = "pci";
-		num-lanes = <4>;
-		bus-range = <0x0 0xff>;
-		ranges = <0x81000000 0x0 0x00000000 0x40 0x00010000 0x0 0x00010000   /* downstream I/O */
-			  0x82000000 0x0 0x40000000 0x40 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
-		msi-parent = <&msi1>;
-		#interrupt-cells = <1>;
-		interrupt-map-mask = <0 0 0 7>;
-		interrupt-map = <0000 0 0 1 &gic 0 110 0x4>,
-				<0000 0 0 2 &gic 0 111 0x4>,
-				<0000 0 0 3 &gic 0 112 0x4>,
-				<0000 0 0 4 &gic 0 113 0x4>;
-	};
+			si1: si@700 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,qe-si";
+				reg = <0x700 0x80>;
+			};
 
-	pcie@3500000 {
-		compatible = "fsl,ls1043a-pcie", "snps,dw-pcie";
-		reg = <0x00 0x03500000 0x0 0x00100000   /* controller registers */
-		       0x48 0x00000000 0x0 0x00002000>; /* configuration space */
-		reg-names = "regs", "config";
-		interrupts = <0 128 0x4>,
-			     <0 127 0x4>;
-		interrupt-names = "intr", "pme";
-		num-atus = <6>;
-		#address-cells = <3>;
-		#size-cells = <2>;
-		device_type = "pci";
-		num-lanes = <2>;
-		bus-range = <0x0 0xff>;
-		ranges = <0x81000000 0x0 0x00000000 0x48 0x00010000 0x0 0x00010000   /* downstream I/O */
-			  0x82000000 0x0 0x40000000 0x48 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
-		msi-parent = <&msi2>;
-		#interrupt-cells = <1>;
-		interrupt-map-mask = <0 0 0 7>;
-		interrupt-map = <0000 0 0 1 &gic 0 120  0x4>,
-				<0000 0 0 2 &gic 0 121 0x4>,
-				<0000 0 0 3 &gic 0 122 0x4>,
-				<0000 0 0 4 &gic 0 123 0x4>;
-	};
+			siram1: siram@1000 {
+				#address-cells = <1>;
+				#size-cells = <1>;
+				compatible = "fsl,qe-siram";
+				reg = <0x1000 0x800>;
+			};
 
-	pcie@3600000 {
-		compatible = "fsl,ls1043a-pcie", "snps,dw-pcie";
-		reg = <0x00 0x03600000 0x0 0x00100000   /* controller registers */
-		       0x50 0x00000000 0x0 0x00002000>; /* configuration space */
-		reg-names = "regs", "config";
-		interrupts = <0 162 0x4>,
-			     <0 161 0x4>;
-		interrupt-names = "intr", "pme";
-		num-atus = <6>;
-		#address-cells = <3>;
-		#size-cells = <2>;
-		device_type = "pci";
-		num-lanes = <2>;
-		bus-range = <0x0 0xff>;
-		ranges = <0x81000000 0x0 0x00000000 0x50 0x00010000 0x0 0x00010000   /* downstream I/O */
-			  0x82000000 0x0 0x40000000 0x50 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
-		msi-parent = <&msi3>;
-		#interrupt-cells = <1>;
-		interrupt-map-mask = <0 0 0 7>;
-		interrupt-map = <0000 0 0 1 &gic 0 154 0x4>,
-				<0000 0 0 2 &gic 0 155 0x4>,
-				<0000 0 0 3 &gic 0 156 0x4>,
-				<0000 0 0 4 &gic 0 157 0x4>;
-	};
+			ucc@2000 {
+				cell-index = <1>;
+				reg = <0x2000 0x200>;
+				interrupts = <32>;
+				interrupt-parent = <&qeic>;
+			};
 
-	memory@80000000 {
-		device_type = "memory";
-		reg = <0x0 0x80000000 0 0x80000000>;
-		      /* DRAM space 1 - 2 GB DRAM */
-	};
-	qportals: qman-portals@500000000 {
-		   ranges = <0x0 0x5 0x00000000 0x8000000>;
-        };
-	bportals: bman-portals@508000000 {
-		   ranges = <0x0 0x5 0x08000000 0x8000000>;
-        };
-	reserved-memory {
-		#address-cells = <2>;
-		#size-cells = <2>;
-		ranges;
+			ucc@2200 {
+				cell-index = <3>;
+				reg = <0x2200 0x200>;
+				interrupts = <34>;
+				interrupt-parent = <&qeic>;
+			};
 
-		bman_fbpr: bman-fbpr {
-			size = <0 0x1000000>;
-			alignment = <0 0x1000000>;
-		};
-		qman_fqd: qman-fqd {
-			size = <0 0x400000>;
-			alignment = <0 0x400000>;
+			muram@10000 {
+				#address-cells = <1>;
+				#size-cells = <1>;
+				compatible = "fsl,qe-muram", "fsl,cpm-muram";
+				ranges = <0x0 0x10000 0x6000>;
+
+				data-only@0 {
+					compatible = "fsl,qe-muram-data",
+					"fsl,cpm-muram-data";
+					reg = <0x0 0x6000>;
+				};
+			};
 		};
-		qman_pfdr: qman-pfdr {
-			size = <0 0x2000000>;
-			alignment = <0 0x2000000>;
+
+		lpuart0: serial@2950000 {
+			compatible = "fsl,ls1021a-lpuart";
+			reg = <0x0 0x2950000 0x0 0x1000>;
+			interrupts = <0 48 0x4>;
+			clocks = <&clockgen 0 0>;
+			clock-names = "ipg";
+			status = "disabled";
+		};
+
+		lpuart1: serial@2960000 {
+			compatible = "fsl,ls1021a-lpuart";
+			reg = <0x0 0x2960000 0x0 0x1000>;
+			interrupts = <0 49 0x4>;
+			clocks = <&clockgen 4 0>;
+			clock-names = "ipg";
+			status = "disabled";
+		};
+
+		lpuart2: serial@2970000 {
+			compatible = "fsl,ls1021a-lpuart";
+			reg = <0x0 0x2970000 0x0 0x1000>;
+			interrupts = <0 50 0x4>;
+			clocks = <&clockgen 4 0>;
+			clock-names = "ipg";
+			status = "disabled";
+		};
+
+		lpuart3: serial@2980000 {
+			compatible = "fsl,ls1021a-lpuart";
+			reg = <0x0 0x2980000 0x0 0x1000>;
+			interrupts = <0 51 0x4>;
+			clocks = <&clockgen 4 0>;
+			clock-names = "ipg";
+			status = "disabled";
+		};
+
+		lpuart4: serial@2990000 {
+			compatible = "fsl,ls1021a-lpuart";
+			reg = <0x0 0x2990000 0x0 0x1000>;
+			interrupts = <0 52 0x4>;
+			clocks = <&clockgen 4 0>;
+			clock-names = "ipg";
+			status = "disabled";
+		};
+
+		lpuart5: serial@29a0000 {
+			compatible = "fsl,ls1021a-lpuart";
+			reg = <0x0 0x29a0000 0x0 0x1000>;
+			interrupts = <0 53 0x4>;
+			clocks = <&clockgen 4 0>;
+			clock-names = "ipg";
+			status = "disabled";
+		};
+
+		ftm0: ftm0@29d0000 {
+			compatible = "fsl,ftm-alarm";
+			reg = <0x0 0x29d0000 0x0 0x10000>;
+			interrupts = <0 86 0x4>;
+			big-endian;
+			rcpm-wakeup = <&rcpm 0x0 0x20000000>;
+			status = "okay";
+		};
+
+		wdog0: wdog@2ad0000 {
+			compatible = "fsl,ls1043a-wdt", "fsl,imx21-wdt";
+			reg = <0x0 0x2ad0000 0x0 0x10000>;
+			interrupts = <0 83 0x4>;
+			clocks = <&clockgen 4 0>;
+			clock-names = "wdog";
+			big-endian;
+		};
+
+		edma0: edma@2c00000 {
+			#dma-cells = <2>;
+			compatible = "fsl,vf610-edma";
+			reg = <0x0 0x2c00000 0x0 0x10000>,
+			      <0x0 0x2c10000 0x0 0x10000>,
+			      <0x0 0x2c20000 0x0 0x10000>;
+			interrupts = <0 103 0x4>,
+				     <0 103 0x4>;
+			interrupt-names = "edma-tx", "edma-err";
+			dma-channels = <32>;
+			big-endian;
+			clock-names = "dmamux0", "dmamux1";
+			clocks = <&clockgen 4 0>,
+				 <&clockgen 4 0>;
+		};
+
+		usb0: usb3@2f00000 {
+			compatible = "snps,dwc3";
+			reg = <0x0 0x2f00000 0x0 0x10000>;
+			interrupts = <0 60 0x4>;
+			dr_mode = "host";
+			configure-gfladj;
+		};
+
+		usb1: usb3@3000000 {
+			compatible = "snps,dwc3";
+			reg = <0x0 0x3000000 0x0 0x10000>;
+			interrupts = <0 61 0x4>;
+			dr_mode = "host";
+			configure-gfladj;
+		};
+
+		usb2: usb3@3100000 {
+			compatible = "snps,dwc3";
+			reg = <0x0 0x3100000 0x0 0x10000>;
+			interrupts = <0 63 0x4>;
+			dr_mode = "host";
+			configure-gfladj;
+		};
+
+		sata: sata@3200000 {
+			compatible = "fsl,ls1043a-ahci";
+			reg = <0x0 0x3200000 0x0 0x10000>;
+			interrupts = <0 69 0x4>;
+			clocks = <&clockgen 4 0>;
+		};
+
+		qdma: qdma@8380000 {
+			compatible = "fsl,ls1021a-qdma", "fsl,ls1043a-qdma";
+			reg = <0x0 0x838f000 0x0 0x11000 /* Controller regs */
+			       0x0 0x83a0000 0x0 0x40000>; /* Block regs */
+			interrupts = <0 152 0x4>,
+				     <0 39 0x4>;
+			interrupt-names = "qdma-error", "qdma-queue";
+			channels = <8>;
+			queues = <2>;
+			status-sizes = <64>;
+			queue-sizes = <64 64>;
+			big-endian;
+		};
+
+		msi1: msi-controller1@1571000 {
+			compatible = "fsl,1s1043a-msi";
+			reg = <0x0 0x1571000 0x0 0x4>,
+			      <0x0 0x1571004 0x0 0x4>;
+			reg-names = "msiir", "msir";
+			msi-controller;
+			interrupts = <0 116 0x4>;
+		};
+
+		msi2: msi-controller2@1572000 {
+			compatible = "fsl,1s1043a-msi";
+			reg = <0x0 0x1572000 0x0 0x4>,
+			      <0x0 0x1572004 0x0 0x4>;
+			reg-names = "msiir", "msir";
+			msi-controller;
+			interrupts = <0 126 0x4>;
+		};
+
+		msi3: msi-controller3@1573000 {
+			compatible = "fsl,1s1043a-msi";
+			reg = <0x0 0x1573000 0x0 0x4>,
+			      <0x0 0x1573004 0x0 0x4>;
+			reg-names = "msiir", "msir";
+			msi-controller;
+			interrupts = <0 160 0x4>;
+		};
+
+		pcie@3400000 {
+			status = "disabled";
+			compatible = "fsl,ls1043a-pcie", "snps,dw-pcie";
+			reg = <0x00 0x03400000 0x0 0x00100000   /* controller registers */
+			       0x40 0x00000000 0x0 0x00002000>; /* configuration space */
+			reg-names = "regs", "config";
+			interrupts = <0 118 0x4>, /* controller interrupt */
+				     <0 117 0x4>; /* PME interrupt */
+			interrupt-names = "intr", "pme";
+			#address-cells = <3>;
+			#size-cells = <2>;
+			device_type = "pci";
+			num-lanes = <4>;
+			bus-range = <0x0 0xff>;
+			ranges = <0x81000000 0x0 0x00000000 0x40 0x00010000 0x0 0x00010000   /* downstream I/O */
+				  0x82000000 0x0 0x40000000 0x40 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
+			msi-parent = <&msi1>;
+			#interrupt-cells = <1>;
+			interrupt-map-mask = <0 0 0 7>;
+			interrupt-map = <0000 0 0 1 &gic 0 110 0x4>,
+					<0000 0 0 2 &gic 0 111 0x4>,
+					<0000 0 0 3 &gic 0 112 0x4>,
+					<0000 0 0 4 &gic 0 113 0x4>;
+		};
+
+		pcie@3500000 {
+			status = "disabled";
+			compatible = "fsl,ls1043a-pcie", "snps,dw-pcie";
+			reg = <0x00 0x03500000 0x0 0x00100000   /* controller registers */
+			       0x48 0x00000000 0x0 0x00002000>; /* configuration space */
+			reg-names = "regs", "config";
+			interrupts = <0 128 0x4>,
+				     <0 127 0x4>;
+			interrupt-names = "intr", "pme";
+			#address-cells = <3>;
+			#size-cells = <2>;
+			device_type = "pci";
+			num-lanes = <2>;
+			bus-range = <0x0 0xff>;
+			ranges = <0x81000000 0x0 0x00000000 0x48 0x00010000 0x0 0x00010000   /* downstream I/O */
+				  0x82000000 0x0 0x40000000 0x48 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
+			msi-parent = <&msi2>;
+			#interrupt-cells = <1>;
+			interrupt-map-mask = <0 0 0 7>;
+			interrupt-map = <0000 0 0 1 &gic 0 120  0x4>,
+					<0000 0 0 2 &gic 0 121 0x4>,
+					<0000 0 0 3 &gic 0 122 0x4>,
+					<0000 0 0 4 &gic 0 123 0x4>;
+		};
+
+		pcie@3600000 {
+			compatible = "fsl,ls1043a-pcie", "snps,dw-pcie";
+			reg = <0x00 0x03600000 0x0 0x00100000   /* controller registers */
+			       0x50 0x00000000 0x0 0x00002000>; /* configuration space */
+			reg-names = "regs", "config";
+			interrupts = <0 162 0x4>,
+				     <0 161 0x4>;
+			interrupt-names = "intr", "pme";
+			#address-cells = <3>;
+			#size-cells = <2>;
+			device_type = "pci";
+			num-lanes = <2>;
+			bus-range = <0x0 0xff>;
+			ranges = <0x81000000 0x0 0x00000000 0x50 0x00010000 0x0 0x00010000   /* downstream I/O */
+				  0x82000000 0x0 0x40000000 0x50 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
+			msi-parent = <&msi3>;
+			#interrupt-cells = <1>;
+			interrupt-map-mask = <0 0 0 7>;
+			interrupt-map = <0000 0 0 1 &gic 0 154 0x4>,
+					<0000 0 0 2 &gic 0 155 0x4>,
+					<0000 0 0 3 &gic 0 156 0x4>,
+					<0000 0 0 4 &gic 0 157 0x4>;
 		};
 	};
 
@@ -1057,66 +1123,93 @@
 			fsl,fman-mac = <&fm1mac9>;
 		};
 	};
-};
-&fman0 {
-		/* offline - 1 */
-		port@82000 {
-			fsl,qman-channel-id = <0x809>;
-		};
 
-		/* tx - 10g - 2 */
-		port@a8000 {
-			fsl,qman-channel-id = <0x802>;
-		};
-		/* tx - 10g - 3 */
-		port@a9000 {
-			fsl,qman-channel-id = <0x803>;
-		};
-		/* tx - 1g - 2 */
-		port@aa000 {
-			fsl,qman-channel-id = <0x804>;
-		};
-		/* tx - 1g - 3 */
-		port@ab000 {
-			fsl,qman-channel-id = <0x805>;
-		};
-		/* tx - 1g - 4 */
-		port@ac000 {
-			fsl,qman-channel-id = <0x806>;
-		};
-		/* tx - 1g - 5 */
-		port@ad000 {
-			fsl,qman-channel-id = <0x807>;
-		};
-		/* tx - 10g - 0 */
-		port@b0000 {
-			fsl,qman-channel-id = <0x800>;
-		};
-		/* tx - 10g - 1 */
-		port@b1000 {
-			fsl,qman-channel-id = <0x801>;
-		};
-		/* offline - 2 */
-		port@83000 {
-			fsl,qman-channel-id = <0x80a>;
-		};
-		/* offline - 3 */
-		port@84000 {
-			fsl,qman-channel-id = <0x80b>;
-		};
-		/* offline - 4 */
-		port@85000 {
-			fsl,qman-channel-id = <0x80c>;
+	qportals: qman-portals@500000000 {
+		   ranges = <0x0 0x5 0x00000000 0x8000000>;
+        };
+	bportals: bman-portals@508000000 {
+		   ranges = <0x0 0x5 0x08000000 0x8000000>;
+        };
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		bman_fbpr: bman-fbpr {
+			size = <0 0x1000000>;
+			alignment = <0 0x1000000>;
 		};
-		/* offline - 5 */
-		port@86000 {
-			fsl,qman-channel-id = <0x80d>;
+		qman_fqd: qman-fqd {
+			size = <0 0x400000>;
+			alignment = <0 0x400000>;
 		};
-		/* offline - 6 */
-		port@87000 {
-			fsl,qman-channel-id = <0x80e>;
+		qman_pfdr: qman-pfdr {
+			size = <0 0x2000000>;
+			alignment = <0 0x2000000>;
 		};
 	};
+};
+
+&fman0 {
+	/* offline - 1 */
+	port@82000 {
+		fsl,qman-channel-id = <0x809>;
+	};
+
+	/* tx - 10g - 2 */
+	port@a8000 {
+		fsl,qman-channel-id = <0x802>;
+	};
+	/* tx - 10g - 3 */
+	port@a9000 {
+		fsl,qman-channel-id = <0x803>;
+	};
+	/* tx - 1g - 2 */
+	port@aa000 {
+		fsl,qman-channel-id = <0x804>;
+	};
+	/* tx - 1g - 3 */
+	port@ab000 {
+		fsl,qman-channel-id = <0x805>;
+	};
+	/* tx - 1g - 4 */
+	port@ac000 {
+		fsl,qman-channel-id = <0x806>;
+	};
+	/* tx - 1g - 5 */
+	port@ad000 {
+		fsl,qman-channel-id = <0x807>;
+	};
+	/* tx - 10g - 0 */
+	port@b0000 {
+		fsl,qman-channel-id = <0x800>;
+	};
+	/* tx - 10g - 1 */
+	port@b1000 {
+		fsl,qman-channel-id = <0x801>;
+	};
+	/* offline - 2 */
+	port@83000 {
+		fsl,qman-channel-id = <0x80a>;
+	};
+	/* offline - 3 */
+	port@84000 {
+		fsl,qman-channel-id = <0x80b>;
+	};
+	/* offline - 4 */
+	port@85000 {
+		fsl,qman-channel-id = <0x80c>;
+	};
+	/* offline - 5 */
+	port@86000 {
+		fsl,qman-channel-id = <0x80d>;
+	};
+	/* offline - 6 */
+	port@87000 {
+		fsl,qman-channel-id = <0x80e>;
+	};
+};
+
 &bman_fbpr {
 	compatible = "fsl,bman-fbpr";
 	alloc-ranges = <0 0 0x10000 0>;
-- 
2.9.3

