// Seed: 4008021436
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign {id_2, -1} = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  inout wire id_1;
  wire id_4;
  ;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  input wire id_1;
  wire [1  +  1 : 1] id_5;
endmodule
