--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5005 paths analyzed, 2556 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.290ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_9 (SLICE_X103Y15.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ipb_priority_inst/clock_bridge_lv1a_inst/s_en_o (FF)
  Destination:          usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_9 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.200ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.863 - 0.918)
  Source Clock:         fpga_clkout_OBUF rising at 0.000ns
  Destination Clock:    fpga_clkout_OBUF rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ipb_priority_inst/clock_bridge_lv1a_inst/s_en_o to usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y16.AQ      Tcko                  0.337   usr/priorities<3>
                                                       usr/ipb_priority_inst/clock_bridge_lv1a_inst/s_en_o
    SLICE_X104Y18.B2     net (fanout=4)        0.910   usr/priorities<0>
    SLICE_X104Y18.B      Tilo                  0.068   usr/tx_data<24>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/n0000<6>_SW0
    SLICE_X105Y18.A4     net (fanout=1)        0.410   usr/link_tracking_1_inst/gtx_tx_mux_inst/N6
    SLICE_X105Y18.A      Tilo                  0.068   usr/tx_data<25>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/n0000<6>
    SLICE_X105Y18.B4     net (fanout=18)       0.428   usr/link_tracking_1_inst/gtx_tx_mux_inst/n0000
    SLICE_X105Y18.B      Tilo                  0.068   usr/tx_data<25>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable11
    SLICE_X103Y15.A1     net (fanout=5)        0.729   usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X103Y15.AMUX   Tilo                  0.194   usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count<9>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X103Y15.SR     net (fanout=4)        0.475   usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable
    SLICE_X103Y15.CLK    Tsrck                 0.513   usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count<9>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_9
    -------------------------------------------------  ---------------------------
    Total                                      4.200ns (1.248ns logic, 2.952ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ipb_priority_inst/clock_bridge_calpulse_inst/s_en_o (FF)
  Destination:          usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_9 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.187ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.863 - 0.918)
  Source Clock:         fpga_clkout_OBUF rising at 0.000ns
  Destination Clock:    fpga_clkout_OBUF rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ipb_priority_inst/clock_bridge_calpulse_inst/s_en_o to usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y16.BQ      Tcko                  0.337   usr/priorities<3>
                                                       usr/ipb_priority_inst/clock_bridge_calpulse_inst/s_en_o
    SLICE_X104Y18.B1     net (fanout=5)        0.897   usr/priorities<1>
    SLICE_X104Y18.B      Tilo                  0.068   usr/tx_data<24>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/n0000<6>_SW0
    SLICE_X105Y18.A4     net (fanout=1)        0.410   usr/link_tracking_1_inst/gtx_tx_mux_inst/N6
    SLICE_X105Y18.A      Tilo                  0.068   usr/tx_data<25>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/n0000<6>
    SLICE_X105Y18.B4     net (fanout=18)       0.428   usr/link_tracking_1_inst/gtx_tx_mux_inst/n0000
    SLICE_X105Y18.B      Tilo                  0.068   usr/tx_data<25>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable11
    SLICE_X103Y15.A1     net (fanout=5)        0.729   usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X103Y15.AMUX   Tilo                  0.194   usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count<9>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X103Y15.SR     net (fanout=4)        0.475   usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable
    SLICE_X103Y15.CLK    Tsrck                 0.513   usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count<9>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_9
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (1.248ns logic, 2.939ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ipb_priority_inst/clock_bridge_bc0_inst/s_en_o (FF)
  Destination:          usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_9 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.813ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.863 - 0.918)
  Source Clock:         fpga_clkout_OBUF rising at 0.000ns
  Destination Clock:    fpga_clkout_OBUF rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ipb_priority_inst/clock_bridge_bc0_inst/s_en_o to usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y16.DQ      Tcko                  0.337   usr/priorities<3>
                                                       usr/ipb_priority_inst/clock_bridge_bc0_inst/s_en_o
    SLICE_X105Y18.A2     net (fanout=5)        1.001   usr/priorities<3>
    SLICE_X105Y18.A      Tilo                  0.068   usr/tx_data<25>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/n0000<6>
    SLICE_X105Y18.B4     net (fanout=18)       0.428   usr/link_tracking_1_inst/gtx_tx_mux_inst/n0000
    SLICE_X105Y18.B      Tilo                  0.068   usr/tx_data<25>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable11
    SLICE_X103Y15.A1     net (fanout=5)        0.729   usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X103Y15.AMUX   Tilo                  0.194   usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count<9>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X103Y15.SR     net (fanout=4)        0.475   usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable
    SLICE_X103Y15.CLK    Tsrck                 0.513   usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count<9>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.813ns (1.180ns logic, 2.633ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_6 (SLICE_X104Y17.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ipb_priority_inst/clock_bridge_lv1a_inst/s_en_o (FF)
  Destination:          usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_6 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.092ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.861 - 0.918)
  Source Clock:         fpga_clkout_OBUF rising at 0.000ns
  Destination Clock:    fpga_clkout_OBUF rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ipb_priority_inst/clock_bridge_lv1a_inst/s_en_o to usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y16.AQ      Tcko                  0.337   usr/priorities<3>
                                                       usr/ipb_priority_inst/clock_bridge_lv1a_inst/s_en_o
    SLICE_X104Y18.B2     net (fanout=4)        0.910   usr/priorities<0>
    SLICE_X104Y18.B      Tilo                  0.068   usr/tx_data<24>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/n0000<6>_SW0
    SLICE_X105Y18.A4     net (fanout=1)        0.410   usr/link_tracking_1_inst/gtx_tx_mux_inst/N6
    SLICE_X105Y18.A      Tilo                  0.068   usr/tx_data<25>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/n0000<6>
    SLICE_X105Y18.B4     net (fanout=18)       0.428   usr/link_tracking_1_inst/gtx_tx_mux_inst/n0000
    SLICE_X105Y18.B      Tilo                  0.068   usr/tx_data<25>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable11
    SLICE_X103Y15.A1     net (fanout=5)        0.729   usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X103Y15.AMUX   Tilo                  0.194   usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count<9>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X104Y17.SR     net (fanout=4)        0.367   usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable
    SLICE_X104Y17.CLK    Tsrck                 0.513   usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count<7>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_6
    -------------------------------------------------  ---------------------------
    Total                                      4.092ns (1.248ns logic, 2.844ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ipb_priority_inst/clock_bridge_calpulse_inst/s_en_o (FF)
  Destination:          usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_6 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.079ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.861 - 0.918)
  Source Clock:         fpga_clkout_OBUF rising at 0.000ns
  Destination Clock:    fpga_clkout_OBUF rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ipb_priority_inst/clock_bridge_calpulse_inst/s_en_o to usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y16.BQ      Tcko                  0.337   usr/priorities<3>
                                                       usr/ipb_priority_inst/clock_bridge_calpulse_inst/s_en_o
    SLICE_X104Y18.B1     net (fanout=5)        0.897   usr/priorities<1>
    SLICE_X104Y18.B      Tilo                  0.068   usr/tx_data<24>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/n0000<6>_SW0
    SLICE_X105Y18.A4     net (fanout=1)        0.410   usr/link_tracking_1_inst/gtx_tx_mux_inst/N6
    SLICE_X105Y18.A      Tilo                  0.068   usr/tx_data<25>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/n0000<6>
    SLICE_X105Y18.B4     net (fanout=18)       0.428   usr/link_tracking_1_inst/gtx_tx_mux_inst/n0000
    SLICE_X105Y18.B      Tilo                  0.068   usr/tx_data<25>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable11
    SLICE_X103Y15.A1     net (fanout=5)        0.729   usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X103Y15.AMUX   Tilo                  0.194   usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count<9>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X104Y17.SR     net (fanout=4)        0.367   usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable
    SLICE_X104Y17.CLK    Tsrck                 0.513   usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count<7>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_6
    -------------------------------------------------  ---------------------------
    Total                                      4.079ns (1.248ns logic, 2.831ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ipb_priority_inst/clock_bridge_bc0_inst/s_en_o (FF)
  Destination:          usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_6 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.705ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.861 - 0.918)
  Source Clock:         fpga_clkout_OBUF rising at 0.000ns
  Destination Clock:    fpga_clkout_OBUF rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ipb_priority_inst/clock_bridge_bc0_inst/s_en_o to usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y16.DQ      Tcko                  0.337   usr/priorities<3>
                                                       usr/ipb_priority_inst/clock_bridge_bc0_inst/s_en_o
    SLICE_X105Y18.A2     net (fanout=5)        1.001   usr/priorities<3>
    SLICE_X105Y18.A      Tilo                  0.068   usr/tx_data<25>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/n0000<6>
    SLICE_X105Y18.B4     net (fanout=18)       0.428   usr/link_tracking_1_inst/gtx_tx_mux_inst/n0000
    SLICE_X105Y18.B      Tilo                  0.068   usr/tx_data<25>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable11
    SLICE_X103Y15.A1     net (fanout=5)        0.729   usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X103Y15.AMUX   Tilo                  0.194   usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count<9>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X104Y17.SR     net (fanout=4)        0.367   usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable
    SLICE_X104Y17.CLK    Tsrck                 0.513   usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count<7>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_6
    -------------------------------------------------  ---------------------------
    Total                                      3.705ns (1.180ns logic, 2.525ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_2 (SLICE_X104Y17.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ipb_priority_inst/clock_bridge_lv1a_inst/s_en_o (FF)
  Destination:          usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.092ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.861 - 0.918)
  Source Clock:         fpga_clkout_OBUF rising at 0.000ns
  Destination Clock:    fpga_clkout_OBUF rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ipb_priority_inst/clock_bridge_lv1a_inst/s_en_o to usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y16.AQ      Tcko                  0.337   usr/priorities<3>
                                                       usr/ipb_priority_inst/clock_bridge_lv1a_inst/s_en_o
    SLICE_X104Y18.B2     net (fanout=4)        0.910   usr/priorities<0>
    SLICE_X104Y18.B      Tilo                  0.068   usr/tx_data<24>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/n0000<6>_SW0
    SLICE_X105Y18.A4     net (fanout=1)        0.410   usr/link_tracking_1_inst/gtx_tx_mux_inst/N6
    SLICE_X105Y18.A      Tilo                  0.068   usr/tx_data<25>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/n0000<6>
    SLICE_X105Y18.B4     net (fanout=18)       0.428   usr/link_tracking_1_inst/gtx_tx_mux_inst/n0000
    SLICE_X105Y18.B      Tilo                  0.068   usr/tx_data<25>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable11
    SLICE_X103Y15.A1     net (fanout=5)        0.729   usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X103Y15.AMUX   Tilo                  0.194   usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count<9>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X104Y17.SR     net (fanout=4)        0.367   usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable
    SLICE_X104Y17.CLK    Tsrck                 0.513   usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count<7>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.092ns (1.248ns logic, 2.844ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ipb_priority_inst/clock_bridge_calpulse_inst/s_en_o (FF)
  Destination:          usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.079ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.861 - 0.918)
  Source Clock:         fpga_clkout_OBUF rising at 0.000ns
  Destination Clock:    fpga_clkout_OBUF rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ipb_priority_inst/clock_bridge_calpulse_inst/s_en_o to usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y16.BQ      Tcko                  0.337   usr/priorities<3>
                                                       usr/ipb_priority_inst/clock_bridge_calpulse_inst/s_en_o
    SLICE_X104Y18.B1     net (fanout=5)        0.897   usr/priorities<1>
    SLICE_X104Y18.B      Tilo                  0.068   usr/tx_data<24>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/n0000<6>_SW0
    SLICE_X105Y18.A4     net (fanout=1)        0.410   usr/link_tracking_1_inst/gtx_tx_mux_inst/N6
    SLICE_X105Y18.A      Tilo                  0.068   usr/tx_data<25>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/n0000<6>
    SLICE_X105Y18.B4     net (fanout=18)       0.428   usr/link_tracking_1_inst/gtx_tx_mux_inst/n0000
    SLICE_X105Y18.B      Tilo                  0.068   usr/tx_data<25>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable11
    SLICE_X103Y15.A1     net (fanout=5)        0.729   usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X103Y15.AMUX   Tilo                  0.194   usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count<9>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X104Y17.SR     net (fanout=4)        0.367   usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable
    SLICE_X104Y17.CLK    Tsrck                 0.513   usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count<7>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.079ns (1.248ns logic, 2.831ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ipb_priority_inst/clock_bridge_bc0_inst/s_en_o (FF)
  Destination:          usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.705ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.861 - 0.918)
  Source Clock:         fpga_clkout_OBUF rising at 0.000ns
  Destination Clock:    fpga_clkout_OBUF rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ipb_priority_inst/clock_bridge_bc0_inst/s_en_o to usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y16.DQ      Tcko                  0.337   usr/priorities<3>
                                                       usr/ipb_priority_inst/clock_bridge_bc0_inst/s_en_o
    SLICE_X105Y18.A2     net (fanout=5)        1.001   usr/priorities<3>
    SLICE_X105Y18.A      Tilo                  0.068   usr/tx_data<25>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/n0000<6>
    SLICE_X105Y18.B4     net (fanout=18)       0.428   usr/link_tracking_1_inst/gtx_tx_mux_inst/n0000
    SLICE_X105Y18.B      Tilo                  0.068   usr/tx_data<25>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable11
    SLICE_X103Y15.A1     net (fanout=5)        0.729   usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X103Y15.AMUX   Tilo                  0.194   usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count<9>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X104Y17.SR     net (fanout=4)        0.367   usr/link_tracking_1_inst/gtx_tx_mux_inst/Reset_OR_DriverANDClockEnable
    SLICE_X104Y17.CLK    Tsrck                 0.513   usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count<7>
                                                       usr/link_tracking_1_inst/gtx_tx_mux_inst/kchar_count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.705ns (1.180ns logic, 2.525ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X3Y2.DIBDI17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.556 - 0.408)
  Source Clock:         fpga_clkout_OBUF rising at 6.250ns
  Destination Clock:    fpga_clkout_OBUF rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X64Y12.AMUX      Tshcko                0.146   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<109>
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.FF
    RAMB36_X3Y2.DIBDI17    net (fanout=1)        0.223   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<108>
    RAMB36_X3Y2.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.171ns (-0.052ns logic, 0.223ns route)
                                                         (-30.4% logic, 130.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAMB36_X2Y3.DIBDI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 0)
  Clock Path Skew:      0.145ns (0.555 - 0.410)
  Source Clock:         fpga_clkout_OBUF rising at 6.250ns
  Destination Clock:    fpga_clkout_OBUF rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X32Y19.AMUX      Tshcko                0.146   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<75>
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF
    RAMB36_X2Y3.DIBDI3     net (fanout=1)        0.220   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<74>
    RAMB36_X2Y3.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.168ns (-0.052ns logic, 0.220ns route)
                                                         (-31.0% logic, 131.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X3Y1.DIBDI17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[126].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.560 - 0.412)
  Source Clock:         fpga_clkout_OBUF rising at 6.250ns
  Destination Clock:    fpga_clkout_OBUF rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[126].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X64Y7.AMUX       Tshcko                0.146   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<127>
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[126].I_SRLT_NE_0.FF
    RAMB36_X3Y1.DIBDI17    net (fanout=1)        0.223   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<126>
    RAMB36_X3Y1.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.171ns (-0.052ns logic, 0.223ns route)
                                                         (-30.4% logic, 130.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: fpga_clkout_OBUF
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y1.TXUSRCLK2
  Clock network: fpga_clkout_OBUF
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: fpga_clkout_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y6.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X48Y53.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (1.528 - 1.487)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y101.DQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X41Y87.D4      net (fanout=2)        0.881   system/rst/d25
    SLICE_X41Y87.D       Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X48Y53.CE      net (fanout=2)        1.974   system/rst/d25_d25_d_AND_3_o
    SLICE_X48Y53.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.622ns (0.767ns logic, 2.855ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.187ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (1.528 - 1.502)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y87.AQ      Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X41Y87.D3      net (fanout=1)        0.446   system/rst/d25_d
    SLICE_X41Y87.D       Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X48Y53.CE      net (fanout=2)        1.974   system/rst/d25_d25_d_AND_3_o
    SLICE_X48Y53.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.187ns (0.767ns logic, 2.420ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X40Y108.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.930ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (0.927 - 0.980)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y104.A      Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X41Y104.A5     net (fanout=2)        0.315   system/rst/clkdiv/rst_b
    SLICE_X41Y104.A      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X40Y108.SR     net (fanout=7)        0.722   system/rst/clkdiv/rst_b_inv
    SLICE_X40Y108.CLK    Trck                  0.248   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      2.930ns (1.893ns logic, 1.037ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_20 (SLICE_X40Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.811ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.926 - 0.980)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y104.A      Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X41Y104.A5     net (fanout=2)        0.315   system/rst/clkdiv/rst_b
    SLICE_X41Y104.A      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X40Y107.SR     net (fanout=7)        0.603   system/rst/clkdiv/rst_b_inv
    SLICE_X40Y107.CLK    Trck                  0.248   system/rst/clkdiv/cnt<23>
                                                       system/rst/clkdiv/cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (1.893ns logic, 0.918ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X93Y103.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y103.AQ     Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X93Y103.A5     net (fanout=2)        0.067   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X93Y103.CLK    Tah         (-Th)     0.055   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.043ns logic, 0.067ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X92Y110.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y110.DQ     Tcko                  0.115   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X92Y110.D4     net (fanout=2)        0.102   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X92Y110.CLK    Tah         (-Th)     0.077   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (0.038ns logic, 0.102ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X40Y102.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y102.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X40Y102.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<0>
    SLICE_X40Y102.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y6.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13435 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.619ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_19 (SLICE_X63Y78.DX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.464ns (Levels of Logic = 2)
  Clock Path Skew:      -0.120ns (0.827 - 0.947)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y103.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X71Y127.C4     net (fanout=136)      1.735   system/mac_rx_valid<2>
    SLICE_X71Y127.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X62Y75.D1      net (fanout=534)      4.173   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X62Y75.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_arp.pkt_data[111]_GND_193_o_mux_5_OUT231
    SLICE_X63Y78.DX      net (fanout=1)        0.921   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data[111]_GND_193_o_mux_5_OUT<19>
    SLICE_X63Y78.CLK     Tdick                 0.034   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_19
    -------------------------------------------------  ---------------------------
    Total                                      7.464ns (0.635ns logic, 6.829ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.778ns (Levels of Logic = 2)
  Clock Path Skew:      -0.146ns (0.827 - 0.973)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y127.CQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X71Y127.C5     net (fanout=1)        0.177   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X71Y127.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X62Y75.D1      net (fanout=534)      4.173   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X62Y75.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_arp.pkt_data[111]_GND_193_o_mux_5_OUT231
    SLICE_X63Y78.DX      net (fanout=1)        0.921   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data[111]_GND_193_o_mux_5_OUT<19>
    SLICE_X63Y78.CLK     Tdick                 0.034   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_19
    -------------------------------------------------  ---------------------------
    Total                                      5.778ns (0.507ns logic, 5.271ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/My_IP_addr_19 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.512ns (Levels of Logic = 1)
  Clock Path Skew:      -0.084ns (0.608 - 0.692)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/My_IP_addr_19 to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y64.DQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/my_ip_addr_udp<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/My_IP_addr_19
    SLICE_X62Y75.D3      net (fanout=3)        1.108   system/phy_en.phy_ipb_ctrl/my_ip_addr_udp<19>
    SLICE_X62Y75.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_arp.pkt_data[111]_GND_193_o_mux_5_OUT231
    SLICE_X63Y78.DX      net (fanout=1)        0.921   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data[111]_GND_193_o_mux_5_OUT<19>
    SLICE_X63Y78.CLK     Tdick                 0.034   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_19
    -------------------------------------------------  ---------------------------
    Total                                      2.512ns (0.483ns logic, 2.029ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0 (SLICE_X61Y72.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.346ns (Levels of Logic = 2)
  Clock Path Skew:      -0.122ns (0.825 - 0.947)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y103.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X71Y127.C4     net (fanout=136)      1.735   system/mac_rx_valid<2>
    SLICE_X71Y127.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X60Y72.B2      net (fanout=534)      4.590   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X60Y72.BMUX    Tilo                  0.205   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data[111]_GND_193_o_mux_5_OUT<0>1
    SLICE_X61Y72.AX      net (fanout=2)        0.249   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data[111]_GND_193_o_mux_5_OUT<0>
    SLICE_X61Y72.CLK     Tdick                 0.034   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0
    -------------------------------------------------  ---------------------------
    Total                                      7.346ns (0.772ns logic, 6.574ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.660ns (Levels of Logic = 2)
  Clock Path Skew:      -0.148ns (0.825 - 0.973)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y127.CQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X71Y127.C5     net (fanout=1)        0.177   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X71Y127.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X60Y72.B2      net (fanout=534)      4.590   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X60Y72.BMUX    Tilo                  0.205   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data[111]_GND_193_o_mux_5_OUT<0>1
    SLICE_X61Y72.AX      net (fanout=2)        0.249   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data[111]_GND_193_o_mux_5_OUT<0>
    SLICE_X61Y72.CLK     Tdick                 0.034   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0
    -------------------------------------------------  ---------------------------
    Total                                      5.660ns (0.644ns logic, 5.016ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/My_IP_addr_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.480ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.093 - 0.107)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/My_IP_addr_0 to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.AQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/my_ip_addr_udp<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/My_IP_addr_0
    SLICE_X60Y72.B3      net (fanout=3)        0.618   system/phy_en.phy_ipb_ctrl/my_ip_addr_udp<0>
    SLICE_X60Y72.BMUX    Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data[111]_GND_193_o_mux_5_OUT<0>1
    SLICE_X61Y72.AX      net (fanout=2)        0.249   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data[111]_GND_193_o_mux_5_OUT<0>
    SLICE_X61Y72.CLK     Tdick                 0.034   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0
    -------------------------------------------------  ---------------------------
    Total                                      1.480ns (0.613ns logic, 0.867ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_2 (SLICE_X61Y72.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.342ns (Levels of Logic = 2)
  Clock Path Skew:      -0.122ns (0.825 - 0.947)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y103.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X71Y127.C4     net (fanout=136)      1.735   system/mac_rx_valid<2>
    SLICE_X71Y127.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X60Y72.D1      net (fanout=534)      4.470   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X60Y72.DMUX    Tilo                  0.196   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data[111]_GND_193_o_mux_5_OUT<2>1
    SLICE_X61Y72.CX      net (fanout=2)        0.374   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data[111]_GND_193_o_mux_5_OUT<2>
    SLICE_X61Y72.CLK     Tdick                 0.034   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_2
    -------------------------------------------------  ---------------------------
    Total                                      7.342ns (0.763ns logic, 6.579ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.656ns (Levels of Logic = 2)
  Clock Path Skew:      -0.148ns (0.825 - 0.973)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y127.CQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X71Y127.C5     net (fanout=1)        0.177   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X71Y127.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X60Y72.D1      net (fanout=534)      4.470   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X60Y72.DMUX    Tilo                  0.196   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data[111]_GND_193_o_mux_5_OUT<2>1
    SLICE_X61Y72.CX      net (fanout=2)        0.374   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data[111]_GND_193_o_mux_5_OUT<2>
    SLICE_X61Y72.CLK     Tdick                 0.034   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_2
    -------------------------------------------------  ---------------------------
    Total                                      5.656ns (0.635ns logic, 5.021ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/My_IP_addr_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.604ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.093 - 0.107)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/My_IP_addr_2 to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.CQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/my_ip_addr_udp<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/My_IP_addr_2
    SLICE_X60Y72.D3      net (fanout=3)        0.625   system/phy_en.phy_ipb_ctrl/my_ip_addr_udp<2>
    SLICE_X60Y72.DMUX    Tilo                  0.190   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data[111]_GND_193_o_mux_5_OUT<2>1
    SLICE_X61Y72.CX      net (fanout=2)        0.374   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data[111]_GND_193_o_mux_5_OUT<2>
    SLICE_X61Y72.CLK     Tdick                 0.034   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_2
    -------------------------------------------------  ---------------------------
    Total                                      1.604ns (0.605ns logic, 0.999ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X4Y24.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_6 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.244ns (Levels of Logic = 0)
  Clock Path Skew:      0.239ns (0.595 - 0.356)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_6 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y119.CQ        Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/dia<7>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_6
    RAMB36_X4Y24.DIADI6     net (fanout=1)        0.344   system/phy_en.phy_ipb_ctrl/udp_if/dia<6>
    RAMB36_X4Y24.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.244ns (-0.100ns logic, 0.344ns route)
                                                          (-41.0% logic, 141.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X4Y24.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.258ns (Levels of Logic = 0)
  Clock Path Skew:      0.242ns (0.595 - 0.353)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_0 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y119.AQ        Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/dia<3>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_0
    RAMB36_X4Y24.DIADI0     net (fanout=1)        0.358   system/phy_en.phy_ipb_ctrl/udp_if/dia<0>
    RAMB36_X4Y24.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.258ns (-0.100ns logic, 0.358ns route)
                                                          (-38.8% logic, 138.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X4Y24.DIADI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_4 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.239ns (0.595 - 0.356)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_4 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y119.AQ        Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/dia<7>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_4
    RAMB36_X4Y24.DIADI4     net (fanout=1)        0.364   system/phy_en.phy_ipb_ctrl/udp_if/dia<4>
    RAMB36_X4Y24.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.264ns (-0.100ns logic, 0.364ns route)
                                                          (-37.9% logic, 137.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13442 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.975ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_66 (SLICE_X58Y42.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_66 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.765ns (Levels of Logic = 2)
  Clock Path Skew:      -0.175ns (0.609 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y70.AMUX    Tshcko                0.422   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X87Y72.C5      net (fanout=137)      0.707   system/mac_rx_valid<0>
    SLICE_X87Y72.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X78Y61.D1      net (fanout=533)      1.523   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X78Y61.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X58Y42.CE      net (fanout=25)       2.531   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X58Y42.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<72>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_66
    -------------------------------------------------  ---------------------------
    Total                                      5.765ns (1.004ns logic, 4.761ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_66 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.553ns (Levels of Logic = 2)
  Clock Path Skew:      -0.163ns (0.609 - 0.772)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y72.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X87Y72.C1      net (fanout=1)        0.580   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X87Y72.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X78Y61.D1      net (fanout=533)      1.523   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X78Y61.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X58Y42.CE      net (fanout=25)       2.531   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X58Y42.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<72>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_66
    -------------------------------------------------  ---------------------------
    Total                                      5.553ns (0.919ns logic, 4.634ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_66 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.964ns (Levels of Logic = 1)
  Clock Path Skew:      -0.175ns (0.609 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y70.AMUX    Tshcko                0.422   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X78Y61.D2      net (fanout=137)      1.497   system/mac_rx_valid<0>
    SLICE_X78Y61.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X58Y42.CE      net (fanout=25)       2.531   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X58Y42.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<72>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_66
    -------------------------------------------------  ---------------------------
    Total                                      4.964ns (0.936ns logic, 4.028ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_68 (SLICE_X58Y42.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_68 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.765ns (Levels of Logic = 2)
  Clock Path Skew:      -0.175ns (0.609 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_68
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y70.AMUX    Tshcko                0.422   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X87Y72.C5      net (fanout=137)      0.707   system/mac_rx_valid<0>
    SLICE_X87Y72.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X78Y61.D1      net (fanout=533)      1.523   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X78Y61.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X58Y42.CE      net (fanout=25)       2.531   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X58Y42.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<72>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_68
    -------------------------------------------------  ---------------------------
    Total                                      5.765ns (1.004ns logic, 4.761ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_68 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.553ns (Levels of Logic = 2)
  Clock Path Skew:      -0.163ns (0.609 - 0.772)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_68
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y72.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X87Y72.C1      net (fanout=1)        0.580   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X87Y72.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X78Y61.D1      net (fanout=533)      1.523   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X78Y61.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X58Y42.CE      net (fanout=25)       2.531   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X58Y42.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<72>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_68
    -------------------------------------------------  ---------------------------
    Total                                      5.553ns (0.919ns logic, 4.634ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_68 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.964ns (Levels of Logic = 1)
  Clock Path Skew:      -0.175ns (0.609 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_68
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y70.AMUX    Tshcko                0.422   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X78Y61.D2      net (fanout=137)      1.497   system/mac_rx_valid<0>
    SLICE_X78Y61.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X58Y42.CE      net (fanout=25)       2.531   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X58Y42.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<72>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_68
    -------------------------------------------------  ---------------------------
    Total                                      4.964ns (0.936ns logic, 4.028ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_70 (SLICE_X58Y42.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_70 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.765ns (Levels of Logic = 2)
  Clock Path Skew:      -0.175ns (0.609 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y70.AMUX    Tshcko                0.422   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X87Y72.C5      net (fanout=137)      0.707   system/mac_rx_valid<0>
    SLICE_X87Y72.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X78Y61.D1      net (fanout=533)      1.523   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X78Y61.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X58Y42.CE      net (fanout=25)       2.531   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X58Y42.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<72>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_70
    -------------------------------------------------  ---------------------------
    Total                                      5.765ns (1.004ns logic, 4.761ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_70 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.553ns (Levels of Logic = 2)
  Clock Path Skew:      -0.163ns (0.609 - 0.772)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y72.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X87Y72.C1      net (fanout=1)        0.580   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X87Y72.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X78Y61.D1      net (fanout=533)      1.523   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X78Y61.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X58Y42.CE      net (fanout=25)       2.531   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X58Y42.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<72>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_70
    -------------------------------------------------  ---------------------------
    Total                                      5.553ns (0.919ns logic, 4.634ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_70 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.964ns (Levels of Logic = 1)
  Clock Path Skew:      -0.175ns (0.609 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y70.AMUX    Tshcko                0.422   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X78Y61.D2      net (fanout=137)      1.497   system/mac_rx_valid<0>
    SLICE_X78Y61.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X58Y42.CE      net (fanout=25)       2.531   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X58Y42.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<72>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_70
    -------------------------------------------------  ---------------------------
    Total                                      4.964ns (0.936ns logic, 4.028ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_1 (SLICE_X98Y79.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.507 - 0.404)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y80.BQ      Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_out_hdr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_1
    SLICE_X98Y79.BX      net (fanout=2)        0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_out_hdr<1>
    SLICE_X98Y79.CLK     Tckdi       (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.022ns logic, 0.098ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_0 (SLICE_X98Y79.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.507 - 0.404)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y80.AQ      Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_out_hdr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/do_ipbus_hdr.ipbus_hdr_int_0
    SLICE_X98Y79.AX      net (fanout=2)        0.099   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_out_hdr<0>
    SLICE_X98Y79.CLK     Tckdi       (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/ipbus_out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.022ns logic, 0.099ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_3 (SLICE_X92Y79.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/next_addr.next_addr_3 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.504 - 0.402)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/next_addr.next_addr_3 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y80.DQ      Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/next_addr.next_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/next_addr.next_addr_3
    SLICE_X92Y79.C6      net (fanout=2)        0.092   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/next_addr.next_addr<3>
    SLICE_X92Y79.CLK     Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/addrb<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/Mmux_n035671
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_3
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.039ns logic, 0.092ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.556ns (Levels of Logic = 1)
  Clock Path Skew:      0.136ns (1.603 - 1.467)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y100.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X32Y54.A3      net (fanout=23)       2.758   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X32Y54.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        0.992   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.556ns (0.806ns logic, 3.750ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.878ns (Levels of Logic = 1)
  Clock Path Skew:      0.136ns (1.603 - 1.467)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y100.BQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X32Y54.A5      net (fanout=22)       2.163   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X32Y54.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        0.992   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.878ns (0.723ns logic, 3.155ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X32Y54.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.784ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (1.499 - 1.467)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y100.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X32Y54.A3      net (fanout=23)       2.758   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X32Y54.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X32Y54.CE      net (fanout=2)        0.254   system/cdce_synch/_n0067_inv
    SLICE_X32Y54.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.784ns (0.772ns logic, 3.012ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (1.499 - 1.467)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y100.BQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X32Y54.A5      net (fanout=22)       2.163   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X32Y54.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X32Y54.CE      net (fanout=2)        0.254   system/cdce_synch/_n0067_inv
    SLICE_X32Y54.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (0.689ns logic, 2.417ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.740ns (Levels of Logic = 0)
  Clock Path Skew:      0.136ns (1.603 - 1.467)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y100.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       3.286   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (0.454ns logic, 3.286ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_2 (SLICE_X33Y96.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_2 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y96.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_2
    SLICE_X33Y96.C5      net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_2
    SLICE_X33Y96.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X33Y98.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y98.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X33Y98.C5      net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_10
    SLICE_X33Y98.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X33Y99.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y99.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X33Y99.C5      net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_14
    SLICE_X33Y99.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X42Y78.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y15.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y8.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y19.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X37Y43.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1679 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.450ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X61Y61.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.086ns (Levels of Logic = 11)
  Clock Path Skew:      -0.159ns (3.071 - 3.230)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y57.CQ      Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14
    SLICE_X64Y68.C1      net (fanout=2)        1.335   system/ipb_from_masters[0]_ipb_addr<14>
    SLICE_X64Y68.C       Tilo                  0.068   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X66Y63.B5      net (fanout=7)        1.091   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X66Y63.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C2      net (fanout=2)        0.706   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X66Y60.D1      net (fanout=7)        0.729   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X66Y60.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X68Y60.B4      net (fanout=1)        0.555   system/ipb_fabric/N01
    SLICE_X68Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<41>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y64.D5      net (fanout=39)       0.486   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y64.DMUX    Tilo                  0.196   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X64Y63.B3      net (fanout=1)        0.739   system/ipb_fabric/N36
    SLICE_X64Y63.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X64Y63.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X64Y63.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X45Y79.B3      net (fanout=4)        1.897   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X45Y79.BMUX    Tilo                  0.186   system/sram_w[2]_data<34>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X45Y79.A2      net (fanout=7)        0.587   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X45Y79.A       Tilo                  0.068   system/sram_w[2]_data<34>
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1989_o11
    SLICE_X42Y85.A6      net (fanout=7)        0.688   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1989_o
    SLICE_X42Y85.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<8>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X61Y61.SR      net (fanout=15)       1.776   system/sram2_if/sramInterface/_n0147
    SLICE_X61Y61.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     13.086ns (1.888ns logic, 11.198ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.069ns (Levels of Logic = 11)
  Clock Path Skew:      -0.167ns (3.071 - 3.238)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y62.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X63Y70.B4      net (fanout=68)       1.309   system/ipb_arb/src<1>
    SLICE_X63Y70.B       Tilo                  0.068   system/sram_w[2]_addr<18>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X66Y63.B2      net (fanout=8)        1.100   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X66Y63.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C2      net (fanout=2)        0.706   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X66Y60.D1      net (fanout=7)        0.729   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X66Y60.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X68Y60.B4      net (fanout=1)        0.555   system/ipb_fabric/N01
    SLICE_X68Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<41>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y64.D5      net (fanout=39)       0.486   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y64.DMUX    Tilo                  0.196   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X64Y63.B3      net (fanout=1)        0.739   system/ipb_fabric/N36
    SLICE_X64Y63.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X64Y63.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X64Y63.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X45Y79.B3      net (fanout=4)        1.897   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X45Y79.BMUX    Tilo                  0.186   system/sram_w[2]_data<34>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X45Y79.A2      net (fanout=7)        0.587   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X45Y79.A       Tilo                  0.068   system/sram_w[2]_data<34>
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1989_o11
    SLICE_X42Y85.A6      net (fanout=7)        0.688   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1989_o
    SLICE_X42Y85.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<8>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X61Y61.SR      net (fanout=15)       1.776   system/sram2_if/sramInterface/_n0147
    SLICE_X61Y61.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     13.069ns (1.888ns logic, 11.181ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_18 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.050ns (Levels of Logic = 11)
  Clock Path Skew:      -0.157ns (3.071 - 3.228)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_18 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y58.CQ      Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_18
    SLICE_X63Y70.B5      net (fanout=2)        1.290   system/ipb_from_masters[0]_ipb_addr<18>
    SLICE_X63Y70.B       Tilo                  0.068   system/sram_w[2]_addr<18>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X66Y63.B2      net (fanout=8)        1.100   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X66Y63.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C2      net (fanout=2)        0.706   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X66Y60.D1      net (fanout=7)        0.729   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X66Y60.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X68Y60.B4      net (fanout=1)        0.555   system/ipb_fabric/N01
    SLICE_X68Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<41>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y64.D5      net (fanout=39)       0.486   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y64.DMUX    Tilo                  0.196   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X64Y63.B3      net (fanout=1)        0.739   system/ipb_fabric/N36
    SLICE_X64Y63.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X64Y63.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X64Y63.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X45Y79.B3      net (fanout=4)        1.897   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X45Y79.BMUX    Tilo                  0.186   system/sram_w[2]_data<34>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X45Y79.A2      net (fanout=7)        0.587   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X45Y79.A       Tilo                  0.068   system/sram_w[2]_data<34>
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1989_o11
    SLICE_X42Y85.A6      net (fanout=7)        0.688   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1989_o
    SLICE_X42Y85.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<8>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X61Y61.SR      net (fanout=15)       1.776   system/sram2_if/sramInterface/_n0147
    SLICE_X61Y61.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     13.050ns (1.888ns logic, 11.162ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X61Y61.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.086ns (Levels of Logic = 11)
  Clock Path Skew:      -0.159ns (3.071 - 3.230)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y57.CQ      Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14
    SLICE_X64Y68.C1      net (fanout=2)        1.335   system/ipb_from_masters[0]_ipb_addr<14>
    SLICE_X64Y68.C       Tilo                  0.068   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X66Y63.B5      net (fanout=7)        1.091   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X66Y63.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C2      net (fanout=2)        0.706   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X66Y60.D1      net (fanout=7)        0.729   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X66Y60.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X68Y60.B4      net (fanout=1)        0.555   system/ipb_fabric/N01
    SLICE_X68Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<41>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y64.D5      net (fanout=39)       0.486   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y64.DMUX    Tilo                  0.196   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X64Y63.B3      net (fanout=1)        0.739   system/ipb_fabric/N36
    SLICE_X64Y63.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X64Y63.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X64Y63.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X45Y79.B3      net (fanout=4)        1.897   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X45Y79.BMUX    Tilo                  0.186   system/sram_w[2]_data<34>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X45Y79.A2      net (fanout=7)        0.587   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X45Y79.A       Tilo                  0.068   system/sram_w[2]_data<34>
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1989_o11
    SLICE_X42Y85.A6      net (fanout=7)        0.688   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1989_o
    SLICE_X42Y85.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<8>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X61Y61.SR      net (fanout=15)       1.776   system/sram2_if/sramInterface/_n0147
    SLICE_X61Y61.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     13.086ns (1.888ns logic, 11.198ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.069ns (Levels of Logic = 11)
  Clock Path Skew:      -0.167ns (3.071 - 3.238)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y62.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X63Y70.B4      net (fanout=68)       1.309   system/ipb_arb/src<1>
    SLICE_X63Y70.B       Tilo                  0.068   system/sram_w[2]_addr<18>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X66Y63.B2      net (fanout=8)        1.100   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X66Y63.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C2      net (fanout=2)        0.706   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X66Y60.D1      net (fanout=7)        0.729   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X66Y60.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X68Y60.B4      net (fanout=1)        0.555   system/ipb_fabric/N01
    SLICE_X68Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<41>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y64.D5      net (fanout=39)       0.486   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y64.DMUX    Tilo                  0.196   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X64Y63.B3      net (fanout=1)        0.739   system/ipb_fabric/N36
    SLICE_X64Y63.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X64Y63.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X64Y63.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X45Y79.B3      net (fanout=4)        1.897   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X45Y79.BMUX    Tilo                  0.186   system/sram_w[2]_data<34>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X45Y79.A2      net (fanout=7)        0.587   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X45Y79.A       Tilo                  0.068   system/sram_w[2]_data<34>
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1989_o11
    SLICE_X42Y85.A6      net (fanout=7)        0.688   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1989_o
    SLICE_X42Y85.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<8>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X61Y61.SR      net (fanout=15)       1.776   system/sram2_if/sramInterface/_n0147
    SLICE_X61Y61.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     13.069ns (1.888ns logic, 11.181ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_18 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.050ns (Levels of Logic = 11)
  Clock Path Skew:      -0.157ns (3.071 - 3.228)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_18 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y58.CQ      Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_18
    SLICE_X63Y70.B5      net (fanout=2)        1.290   system/ipb_from_masters[0]_ipb_addr<18>
    SLICE_X63Y70.B       Tilo                  0.068   system/sram_w[2]_addr<18>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X66Y63.B2      net (fanout=8)        1.100   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X66Y63.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C2      net (fanout=2)        0.706   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X66Y60.D1      net (fanout=7)        0.729   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X66Y60.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X68Y60.B4      net (fanout=1)        0.555   system/ipb_fabric/N01
    SLICE_X68Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<41>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y64.D5      net (fanout=39)       0.486   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y64.DMUX    Tilo                  0.196   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X64Y63.B3      net (fanout=1)        0.739   system/ipb_fabric/N36
    SLICE_X64Y63.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X64Y63.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X64Y63.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X45Y79.B3      net (fanout=4)        1.897   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X45Y79.BMUX    Tilo                  0.186   system/sram_w[2]_data<34>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X45Y79.A2      net (fanout=7)        0.587   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X45Y79.A       Tilo                  0.068   system/sram_w[2]_data<34>
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1989_o11
    SLICE_X42Y85.A6      net (fanout=7)        0.688   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1989_o
    SLICE_X42Y85.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<8>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X61Y61.SR      net (fanout=15)       1.776   system/sram2_if/sramInterface/_n0147
    SLICE_X61Y61.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     13.050ns (1.888ns logic, 11.162ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_35 (SLICE_X46Y77.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.472ns (Levels of Logic = 11)
  Clock Path Skew:      -0.143ns (3.087 - 3.230)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y57.CQ      Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14
    SLICE_X64Y68.C1      net (fanout=2)        1.335   system/ipb_from_masters[0]_ipb_addr<14>
    SLICE_X64Y68.C       Tilo                  0.068   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X66Y63.B5      net (fanout=7)        1.091   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X66Y63.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C2      net (fanout=2)        0.706   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X66Y60.D1      net (fanout=7)        0.729   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X66Y60.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X68Y60.B4      net (fanout=1)        0.555   system/ipb_fabric/N01
    SLICE_X68Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<41>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y64.D5      net (fanout=39)       0.486   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y64.DMUX    Tilo                  0.196   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X64Y63.B3      net (fanout=1)        0.739   system/ipb_fabric/N36
    SLICE_X64Y63.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X64Y63.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X64Y63.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X45Y79.B3      net (fanout=4)        1.897   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X45Y79.BMUX    Tilo                  0.186   system/sram_w[2]_data<34>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X45Y79.A2      net (fanout=7)        0.587   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X45Y79.A       Tilo                  0.068   system/sram_w[2]_data<34>
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1989_o11
    SLICE_X42Y85.A6      net (fanout=7)        0.688   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1989_o
    SLICE_X42Y85.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<8>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X46Y77.SR      net (fanout=15)       1.162   system/sram2_if/sramInterface/_n0147
    SLICE_X46Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     12.472ns (1.888ns logic, 10.584ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.455ns (Levels of Logic = 11)
  Clock Path Skew:      -0.151ns (3.087 - 3.238)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y62.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X63Y70.B4      net (fanout=68)       1.309   system/ipb_arb/src<1>
    SLICE_X63Y70.B       Tilo                  0.068   system/sram_w[2]_addr<18>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X66Y63.B2      net (fanout=8)        1.100   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X66Y63.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C2      net (fanout=2)        0.706   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X66Y60.D1      net (fanout=7)        0.729   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X66Y60.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X68Y60.B4      net (fanout=1)        0.555   system/ipb_fabric/N01
    SLICE_X68Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<41>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y64.D5      net (fanout=39)       0.486   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y64.DMUX    Tilo                  0.196   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X64Y63.B3      net (fanout=1)        0.739   system/ipb_fabric/N36
    SLICE_X64Y63.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X64Y63.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X64Y63.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X45Y79.B3      net (fanout=4)        1.897   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X45Y79.BMUX    Tilo                  0.186   system/sram_w[2]_data<34>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X45Y79.A2      net (fanout=7)        0.587   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X45Y79.A       Tilo                  0.068   system/sram_w[2]_data<34>
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1989_o11
    SLICE_X42Y85.A6      net (fanout=7)        0.688   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1989_o
    SLICE_X42Y85.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<8>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X46Y77.SR      net (fanout=15)       1.162   system/sram2_if/sramInterface/_n0147
    SLICE_X46Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     12.455ns (1.888ns logic, 10.567ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_18 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.436ns (Levels of Logic = 11)
  Clock Path Skew:      -0.141ns (3.087 - 3.228)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_18 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y58.CQ      Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_18
    SLICE_X63Y70.B5      net (fanout=2)        1.290   system/ipb_from_masters[0]_ipb_addr<18>
    SLICE_X63Y70.B       Tilo                  0.068   system/sram_w[2]_addr<18>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X66Y63.B2      net (fanout=8)        1.100   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X66Y63.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C2      net (fanout=2)        0.706   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X66Y60.D1      net (fanout=7)        0.729   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X66Y60.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X68Y60.B4      net (fanout=1)        0.555   system/ipb_fabric/N01
    SLICE_X68Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<41>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y64.D5      net (fanout=39)       0.486   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y64.DMUX    Tilo                  0.196   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X64Y63.B3      net (fanout=1)        0.739   system/ipb_fabric/N36
    SLICE_X64Y63.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X64Y63.C2      net (fanout=33)       0.609   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X64Y63.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X45Y79.B3      net (fanout=4)        1.897   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X45Y79.BMUX    Tilo                  0.186   system/sram_w[2]_data<34>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X45Y79.A2      net (fanout=7)        0.587   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X45Y79.A       Tilo                  0.068   system/sram_w[2]_data<34>
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1989_o11
    SLICE_X42Y85.A6      net (fanout=7)        0.688   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1989_o
    SLICE_X42Y85.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<8>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X46Y77.SR      net (fanout=15)       1.162   system/sram2_if/sramInterface/_n0147
    SLICE_X46Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     12.436ns (1.888ns logic, 10.548ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_7 (SLICE_X69Y67.B3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_7 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 2)
  Clock Path Skew:      0.094ns (1.469 - 1.375)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_7 to system/sram2_if/sramInterface/ADDR_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y66.DQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_7
    SLICE_X69Y67.A5      net (fanout=2)        0.114   system/ipb_from_masters[2]_ipb_addr<7>
    SLICE_X69Y67.A       Tilo                  0.034   system/sram_w[2]_addr<8>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr301
    SLICE_X69Y67.B3      net (fanout=12)       0.125   user_ipb_mosi[0]_ipb_addr<7>
    SLICE_X69Y67.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<8>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O191
                                                       system/sram2_if/sramInterface/ADDR_O_7
    -------------------------------------------------  ---------------------------
    Total                                      0.314ns (0.075ns logic, 0.239ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.208ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.511ns (Levels of Logic = 2)
  Clock Path Skew:      0.098ns (1.469 - 1.371)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y62.CQ      Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X69Y67.A4      net (fanout=68)       0.294   system/ipb_arb/src<1>
    SLICE_X69Y67.A       Tilo                  0.034   system/sram_w[2]_addr<8>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr301
    SLICE_X69Y67.B3      net (fanout=12)       0.125   user_ipb_mosi[0]_ipb_addr<7>
    SLICE_X69Y67.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<8>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O191
                                                       system/sram2_if/sramInterface/ADDR_O_7
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.092ns logic, 0.419ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.280ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 2)
  Clock Path Skew:      0.098ns (1.469 - 1.371)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y62.AQ      Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X69Y67.A3      net (fanout=69)       0.366   system/ipb_arb/src<0>
    SLICE_X69Y67.A       Tilo                  0.034   system/sram_w[2]_addr<8>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr301
    SLICE_X69Y67.B3      net (fanout=12)       0.125   user_ipb_mosi[0]_ipb_addr<7>
    SLICE_X69Y67.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<8>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O191
                                                       system/sram2_if/sramInterface/ADDR_O_7
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (0.092ns logic, 0.491ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/addr_rrr_8 (SLICE_X43Y79.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/main_process.addressCounter_8 (FF)
  Destination:          system/sram2_if/bist/addr_rrr_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.743 - 0.634)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/main_process.addressCounter_8 to system/sram2_if/bist/addr_rrr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y80.AQ      Tcko                  0.098   system/sram2_if/bist/main_process.addressCounter<11>
                                                       system/sram2_if/bist/main_process.addressCounter_8
    SLICE_X43Y79.B5      net (fanout=3)        0.119   system/sram2_if/bist/main_process.addressCounter<8>
    SLICE_X43Y79.CLK     Tah         (-Th)     0.080   system/sram2_if/bist/addr_rrr<12>
                                                       system/sram2_if/bist/Mmux_GND_373_o_main_process.addressCounter[20]_mux_41_OUT201
                                                       system/sram2_if/bist/addr_rrr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.018ns logic, 0.119ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_4 (SLICE_X68Y67.D3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_4 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 2)
  Clock Path Skew:      0.094ns (1.469 - 1.375)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_4 to system/sram2_if/sramInterface/ADDR_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y66.AQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_4
    SLICE_X68Y67.C6      net (fanout=2)        0.145   system/ipb_from_masters[2]_ipb_addr<4>
    SLICE_X68Y67.C       Tilo                  0.034   system/sram_w[2]_addr<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X68Y67.D3      net (fanout=50)       0.135   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X68Y67.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<4>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O161
                                                       system/sram2_if/sramInterface/ADDR_O_4
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.055ns logic, 0.280ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 2)
  Clock Path Skew:      0.098ns (1.469 - 1.371)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y62.CQ      Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X68Y67.C5      net (fanout=68)       0.264   system/ipb_arb/src<1>
    SLICE_X68Y67.C       Tilo                  0.034   system/sram_w[2]_addr<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X68Y67.D3      net (fanout=50)       0.135   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X68Y67.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<4>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O161
                                                       system/sram2_if/sramInterface/ADDR_O_4
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.072ns logic, 0.399ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.579ns (Levels of Logic = 2)
  Clock Path Skew:      0.098ns (1.469 - 1.371)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y62.AQ      Tcko                  0.115   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X68Y67.C1      net (fanout=69)       0.372   system/ipb_arb/src<0>
    SLICE_X68Y67.C       Tilo                  0.034   system/sram_w[2]_addr<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X68Y67.D3      net (fanout=50)       0.135   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X68Y67.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<4>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O161
                                                       system/sram2_if/sramInterface/ADDR_O_4
    -------------------------------------------------  ---------------------------
    Total                                      0.579ns (0.072ns logic, 0.507ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X42Y78.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13049775 paths analyzed, 14873 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.351ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB36_X5Y25.WEAU3), 25972 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.164ns (Levels of Logic = 13)
  Clock Path Skew:      -0.102ns (1.488 - 1.590)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y62.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X62Y70.A3         net (fanout=69)       1.490   system/ipb_arb/src<0>
    SLICE_X62Y70.A          Tilo                  0.068   system/sram_w[2]_addr<20>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X66Y65.B2         net (fanout=5)        1.196   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X66Y65.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
    SLICE_X66Y58.D1         net (fanout=2)        0.878   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
    SLICE_X66Y58.DMUX       Tilo                  0.192   system/ipb_usr_fabric/N4
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o_SW0
    SLICE_X66Y58.C2         net (fanout=1)        0.584   system/ipb_usr_fabric/N2
    SLICE_X66Y58.C          Tilo                  0.068   system/ipb_usr_fabric/N4
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o
    SLICE_X70Y59.B4         net (fanout=3)        0.695   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o
    SLICE_X70Y59.B          Tilo                  0.068   system/ipb_usr_fabric/n0282<1>
                                                          system/ipb_usr_fabric/Mmux_n028221
    SLICE_X94Y3.B4          net (fanout=60)       3.702   system/ipb_usr_fabric/n0282<1>
    SLICE_X94Y3.B           Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X96Y25.C6         net (fanout=4)        1.072   user_ipb_mosi[2]_ipb_strobe
    SLICE_X96Y25.C          Tilo                  0.068   user_ipb_miso[2]_ipb_rdata<26>
                                                          usr/link_tracking_2_inst/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X94Y19.C2         net (fanout=1)        0.915   user_ipb_miso[2]_ipb_ack
    SLICE_X94Y19.C          Tilo                  0.068   usr/ipb_priority_inst/clock_bridge_v_bres_inst/cnt_in<1>
                                                          system/ipb_usr_fabric/ored_ack<0>
    SLICE_X69Y66.B3         net (fanout=1)        2.681   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X69Y66.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X69Y66.C2         net (fanout=11)       0.592   system/ipb_from_fabric_ipb_ack
    SLICE_X69Y66.CMUX       Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X69Y66.A4         net (fanout=12)       0.614   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X69Y66.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X77Y95.C2         net (fanout=1)        1.830   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X77Y95.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X77Y95.D3         net (fanout=7)        0.344   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X77Y95.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y25.WEAU3      net (fanout=64)       2.544   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        21.164ns (2.027ns logic, 19.137ns route)
                                                          (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_19 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.014ns (Levels of Logic = 13)
  Clock Path Skew:      -0.092ns (1.488 - 1.580)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_19 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y58.DQ         Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<19>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_19
    SLICE_X62Y70.A5         net (fanout=2)        1.340   system/ipb_from_masters[0]_ipb_addr<19>
    SLICE_X62Y70.A          Tilo                  0.068   system/sram_w[2]_addr<20>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X66Y65.B2         net (fanout=5)        1.196   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X66Y65.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
    SLICE_X66Y58.D1         net (fanout=2)        0.878   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
    SLICE_X66Y58.DMUX       Tilo                  0.192   system/ipb_usr_fabric/N4
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o_SW0
    SLICE_X66Y58.C2         net (fanout=1)        0.584   system/ipb_usr_fabric/N2
    SLICE_X66Y58.C          Tilo                  0.068   system/ipb_usr_fabric/N4
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o
    SLICE_X70Y59.B4         net (fanout=3)        0.695   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o
    SLICE_X70Y59.B          Tilo                  0.068   system/ipb_usr_fabric/n0282<1>
                                                          system/ipb_usr_fabric/Mmux_n028221
    SLICE_X94Y3.B4          net (fanout=60)       3.702   system/ipb_usr_fabric/n0282<1>
    SLICE_X94Y3.B           Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X96Y25.C6         net (fanout=4)        1.072   user_ipb_mosi[2]_ipb_strobe
    SLICE_X96Y25.C          Tilo                  0.068   user_ipb_miso[2]_ipb_rdata<26>
                                                          usr/link_tracking_2_inst/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X94Y19.C2         net (fanout=1)        0.915   user_ipb_miso[2]_ipb_ack
    SLICE_X94Y19.C          Tilo                  0.068   usr/ipb_priority_inst/clock_bridge_v_bres_inst/cnt_in<1>
                                                          system/ipb_usr_fabric/ored_ack<0>
    SLICE_X69Y66.B3         net (fanout=1)        2.681   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X69Y66.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X69Y66.C2         net (fanout=11)       0.592   system/ipb_from_fabric_ipb_ack
    SLICE_X69Y66.CMUX       Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X69Y66.A4         net (fanout=12)       0.614   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X69Y66.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X77Y95.C2         net (fanout=1)        1.830   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X77Y95.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X77Y95.D3         net (fanout=7)        0.344   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X77Y95.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y25.WEAU3      net (fanout=64)       2.544   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        21.014ns (2.027ns logic, 18.987ns route)
                                                          (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.976ns (Levels of Logic = 13)
  Clock Path Skew:      -0.102ns (1.488 - 1.590)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y62.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X62Y70.A3         net (fanout=69)       1.490   system/ipb_arb/src<0>
    SLICE_X62Y70.A          Tilo                  0.068   system/sram_w[2]_addr<20>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X66Y65.B2         net (fanout=5)        1.196   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X66Y65.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
    SLICE_X66Y58.D1         net (fanout=2)        0.878   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
    SLICE_X66Y58.DMUX       Tilo                  0.192   system/ipb_usr_fabric/N4
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o_SW0
    SLICE_X66Y58.C2         net (fanout=1)        0.584   system/ipb_usr_fabric/N2
    SLICE_X66Y58.C          Tilo                  0.068   system/ipb_usr_fabric/N4
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o
    SLICE_X66Y59.C4         net (fanout=3)        0.406   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o
    SLICE_X66Y59.C          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n02821
                                                          system/ipb_usr_fabric/Mmux_n028212
    SLICE_X94Y3.B5          net (fanout=27)       3.803   system/ipb_usr_fabric/n0282<0>
    SLICE_X94Y3.B           Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X96Y25.C6         net (fanout=4)        1.072   user_ipb_mosi[2]_ipb_strobe
    SLICE_X96Y25.C          Tilo                  0.068   user_ipb_miso[2]_ipb_rdata<26>
                                                          usr/link_tracking_2_inst/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X94Y19.C2         net (fanout=1)        0.915   user_ipb_miso[2]_ipb_ack
    SLICE_X94Y19.C          Tilo                  0.068   usr/ipb_priority_inst/clock_bridge_v_bres_inst/cnt_in<1>
                                                          system/ipb_usr_fabric/ored_ack<0>
    SLICE_X69Y66.B3         net (fanout=1)        2.681   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X69Y66.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X69Y66.C2         net (fanout=11)       0.592   system/ipb_from_fabric_ipb_ack
    SLICE_X69Y66.CMUX       Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X69Y66.A4         net (fanout=12)       0.614   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X69Y66.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X77Y95.C2         net (fanout=1)        1.830   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X77Y95.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X77Y95.D3         net (fanout=7)        0.344   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X77Y95.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y25.WEAU3      net (fanout=64)       2.544   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        20.976ns (2.027ns logic, 18.949ns route)
                                                          (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB36_X5Y25.WEAL3), 25972 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.159ns (Levels of Logic = 13)
  Clock Path Skew:      -0.102ns (1.488 - 1.590)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y62.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X62Y70.A3         net (fanout=69)       1.490   system/ipb_arb/src<0>
    SLICE_X62Y70.A          Tilo                  0.068   system/sram_w[2]_addr<20>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X66Y65.B2         net (fanout=5)        1.196   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X66Y65.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
    SLICE_X66Y58.D1         net (fanout=2)        0.878   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
    SLICE_X66Y58.DMUX       Tilo                  0.192   system/ipb_usr_fabric/N4
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o_SW0
    SLICE_X66Y58.C2         net (fanout=1)        0.584   system/ipb_usr_fabric/N2
    SLICE_X66Y58.C          Tilo                  0.068   system/ipb_usr_fabric/N4
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o
    SLICE_X70Y59.B4         net (fanout=3)        0.695   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o
    SLICE_X70Y59.B          Tilo                  0.068   system/ipb_usr_fabric/n0282<1>
                                                          system/ipb_usr_fabric/Mmux_n028221
    SLICE_X94Y3.B4          net (fanout=60)       3.702   system/ipb_usr_fabric/n0282<1>
    SLICE_X94Y3.B           Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X96Y25.C6         net (fanout=4)        1.072   user_ipb_mosi[2]_ipb_strobe
    SLICE_X96Y25.C          Tilo                  0.068   user_ipb_miso[2]_ipb_rdata<26>
                                                          usr/link_tracking_2_inst/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X94Y19.C2         net (fanout=1)        0.915   user_ipb_miso[2]_ipb_ack
    SLICE_X94Y19.C          Tilo                  0.068   usr/ipb_priority_inst/clock_bridge_v_bres_inst/cnt_in<1>
                                                          system/ipb_usr_fabric/ored_ack<0>
    SLICE_X69Y66.B3         net (fanout=1)        2.681   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X69Y66.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X69Y66.C2         net (fanout=11)       0.592   system/ipb_from_fabric_ipb_ack
    SLICE_X69Y66.CMUX       Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X69Y66.A4         net (fanout=12)       0.614   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X69Y66.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X77Y95.C2         net (fanout=1)        1.830   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X77Y95.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X77Y95.D3         net (fanout=7)        0.344   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X77Y95.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y25.WEAL3      net (fanout=64)       2.539   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y25.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        21.159ns (2.027ns logic, 19.132ns route)
                                                          (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_19 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.009ns (Levels of Logic = 13)
  Clock Path Skew:      -0.092ns (1.488 - 1.580)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_19 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y58.DQ         Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<19>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_19
    SLICE_X62Y70.A5         net (fanout=2)        1.340   system/ipb_from_masters[0]_ipb_addr<19>
    SLICE_X62Y70.A          Tilo                  0.068   system/sram_w[2]_addr<20>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X66Y65.B2         net (fanout=5)        1.196   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X66Y65.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
    SLICE_X66Y58.D1         net (fanout=2)        0.878   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
    SLICE_X66Y58.DMUX       Tilo                  0.192   system/ipb_usr_fabric/N4
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o_SW0
    SLICE_X66Y58.C2         net (fanout=1)        0.584   system/ipb_usr_fabric/N2
    SLICE_X66Y58.C          Tilo                  0.068   system/ipb_usr_fabric/N4
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o
    SLICE_X70Y59.B4         net (fanout=3)        0.695   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o
    SLICE_X70Y59.B          Tilo                  0.068   system/ipb_usr_fabric/n0282<1>
                                                          system/ipb_usr_fabric/Mmux_n028221
    SLICE_X94Y3.B4          net (fanout=60)       3.702   system/ipb_usr_fabric/n0282<1>
    SLICE_X94Y3.B           Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X96Y25.C6         net (fanout=4)        1.072   user_ipb_mosi[2]_ipb_strobe
    SLICE_X96Y25.C          Tilo                  0.068   user_ipb_miso[2]_ipb_rdata<26>
                                                          usr/link_tracking_2_inst/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X94Y19.C2         net (fanout=1)        0.915   user_ipb_miso[2]_ipb_ack
    SLICE_X94Y19.C          Tilo                  0.068   usr/ipb_priority_inst/clock_bridge_v_bres_inst/cnt_in<1>
                                                          system/ipb_usr_fabric/ored_ack<0>
    SLICE_X69Y66.B3         net (fanout=1)        2.681   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X69Y66.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X69Y66.C2         net (fanout=11)       0.592   system/ipb_from_fabric_ipb_ack
    SLICE_X69Y66.CMUX       Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X69Y66.A4         net (fanout=12)       0.614   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X69Y66.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X77Y95.C2         net (fanout=1)        1.830   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X77Y95.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X77Y95.D3         net (fanout=7)        0.344   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X77Y95.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y25.WEAL3      net (fanout=64)       2.539   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y25.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        21.009ns (2.027ns logic, 18.982ns route)
                                                          (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.971ns (Levels of Logic = 13)
  Clock Path Skew:      -0.102ns (1.488 - 1.590)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y62.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X62Y70.A3         net (fanout=69)       1.490   system/ipb_arb/src<0>
    SLICE_X62Y70.A          Tilo                  0.068   system/sram_w[2]_addr<20>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X66Y65.B2         net (fanout=5)        1.196   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X66Y65.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
    SLICE_X66Y58.D1         net (fanout=2)        0.878   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
    SLICE_X66Y58.DMUX       Tilo                  0.192   system/ipb_usr_fabric/N4
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o_SW0
    SLICE_X66Y58.C2         net (fanout=1)        0.584   system/ipb_usr_fabric/N2
    SLICE_X66Y58.C          Tilo                  0.068   system/ipb_usr_fabric/N4
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o
    SLICE_X66Y59.C4         net (fanout=3)        0.406   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o
    SLICE_X66Y59.C          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n02821
                                                          system/ipb_usr_fabric/Mmux_n028212
    SLICE_X94Y3.B5          net (fanout=27)       3.803   system/ipb_usr_fabric/n0282<0>
    SLICE_X94Y3.B           Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X96Y25.C6         net (fanout=4)        1.072   user_ipb_mosi[2]_ipb_strobe
    SLICE_X96Y25.C          Tilo                  0.068   user_ipb_miso[2]_ipb_rdata<26>
                                                          usr/link_tracking_2_inst/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X94Y19.C2         net (fanout=1)        0.915   user_ipb_miso[2]_ipb_ack
    SLICE_X94Y19.C          Tilo                  0.068   usr/ipb_priority_inst/clock_bridge_v_bres_inst/cnt_in<1>
                                                          system/ipb_usr_fabric/ored_ack<0>
    SLICE_X69Y66.B3         net (fanout=1)        2.681   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X69Y66.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X69Y66.C2         net (fanout=11)       0.592   system/ipb_from_fabric_ipb_ack
    SLICE_X69Y66.CMUX       Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X69Y66.A4         net (fanout=12)       0.614   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X69Y66.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X77Y95.C2         net (fanout=1)        1.830   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X77Y95.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X77Y95.D3         net (fanout=7)        0.344   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X77Y95.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y25.WEAL3      net (fanout=64)       2.539   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y25.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        20.971ns (2.027ns logic, 18.944ns route)
                                                          (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB36_X5Y25.WEAU0), 25972 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.030ns (Levels of Logic = 13)
  Clock Path Skew:      -0.102ns (1.488 - 1.590)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y62.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X62Y70.A3         net (fanout=69)       1.490   system/ipb_arb/src<0>
    SLICE_X62Y70.A          Tilo                  0.068   system/sram_w[2]_addr<20>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X66Y65.B2         net (fanout=5)        1.196   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X66Y65.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
    SLICE_X66Y58.D1         net (fanout=2)        0.878   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
    SLICE_X66Y58.DMUX       Tilo                  0.192   system/ipb_usr_fabric/N4
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o_SW0
    SLICE_X66Y58.C2         net (fanout=1)        0.584   system/ipb_usr_fabric/N2
    SLICE_X66Y58.C          Tilo                  0.068   system/ipb_usr_fabric/N4
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o
    SLICE_X70Y59.B4         net (fanout=3)        0.695   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o
    SLICE_X70Y59.B          Tilo                  0.068   system/ipb_usr_fabric/n0282<1>
                                                          system/ipb_usr_fabric/Mmux_n028221
    SLICE_X94Y3.B4          net (fanout=60)       3.702   system/ipb_usr_fabric/n0282<1>
    SLICE_X94Y3.B           Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X96Y25.C6         net (fanout=4)        1.072   user_ipb_mosi[2]_ipb_strobe
    SLICE_X96Y25.C          Tilo                  0.068   user_ipb_miso[2]_ipb_rdata<26>
                                                          usr/link_tracking_2_inst/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X94Y19.C2         net (fanout=1)        0.915   user_ipb_miso[2]_ipb_ack
    SLICE_X94Y19.C          Tilo                  0.068   usr/ipb_priority_inst/clock_bridge_v_bres_inst/cnt_in<1>
                                                          system/ipb_usr_fabric/ored_ack<0>
    SLICE_X69Y66.B3         net (fanout=1)        2.681   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X69Y66.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X69Y66.C2         net (fanout=11)       0.592   system/ipb_from_fabric_ipb_ack
    SLICE_X69Y66.CMUX       Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X69Y66.A4         net (fanout=12)       0.614   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X69Y66.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X77Y95.C2         net (fanout=1)        1.830   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X77Y95.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X77Y95.D3         net (fanout=7)        0.344   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X77Y95.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y25.WEAU0      net (fanout=64)       2.410   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        21.030ns (2.027ns logic, 19.003ns route)
                                                          (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_19 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.880ns (Levels of Logic = 13)
  Clock Path Skew:      -0.092ns (1.488 - 1.580)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_19 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y58.DQ         Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<19>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_19
    SLICE_X62Y70.A5         net (fanout=2)        1.340   system/ipb_from_masters[0]_ipb_addr<19>
    SLICE_X62Y70.A          Tilo                  0.068   system/sram_w[2]_addr<20>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X66Y65.B2         net (fanout=5)        1.196   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X66Y65.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
    SLICE_X66Y58.D1         net (fanout=2)        0.878   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
    SLICE_X66Y58.DMUX       Tilo                  0.192   system/ipb_usr_fabric/N4
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o_SW0
    SLICE_X66Y58.C2         net (fanout=1)        0.584   system/ipb_usr_fabric/N2
    SLICE_X66Y58.C          Tilo                  0.068   system/ipb_usr_fabric/N4
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o
    SLICE_X70Y59.B4         net (fanout=3)        0.695   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o
    SLICE_X70Y59.B          Tilo                  0.068   system/ipb_usr_fabric/n0282<1>
                                                          system/ipb_usr_fabric/Mmux_n028221
    SLICE_X94Y3.B4          net (fanout=60)       3.702   system/ipb_usr_fabric/n0282<1>
    SLICE_X94Y3.B           Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X96Y25.C6         net (fanout=4)        1.072   user_ipb_mosi[2]_ipb_strobe
    SLICE_X96Y25.C          Tilo                  0.068   user_ipb_miso[2]_ipb_rdata<26>
                                                          usr/link_tracking_2_inst/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X94Y19.C2         net (fanout=1)        0.915   user_ipb_miso[2]_ipb_ack
    SLICE_X94Y19.C          Tilo                  0.068   usr/ipb_priority_inst/clock_bridge_v_bres_inst/cnt_in<1>
                                                          system/ipb_usr_fabric/ored_ack<0>
    SLICE_X69Y66.B3         net (fanout=1)        2.681   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X69Y66.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X69Y66.C2         net (fanout=11)       0.592   system/ipb_from_fabric_ipb_ack
    SLICE_X69Y66.CMUX       Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X69Y66.A4         net (fanout=12)       0.614   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X69Y66.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X77Y95.C2         net (fanout=1)        1.830   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X77Y95.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X77Y95.D3         net (fanout=7)        0.344   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X77Y95.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y25.WEAU0      net (fanout=64)       2.410   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        20.880ns (2.027ns logic, 18.853ns route)
                                                          (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.842ns (Levels of Logic = 13)
  Clock Path Skew:      -0.102ns (1.488 - 1.590)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y62.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X62Y70.A3         net (fanout=69)       1.490   system/ipb_arb/src<0>
    SLICE_X62Y70.A          Tilo                  0.068   system/sram_w[2]_addr<20>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X66Y65.B2         net (fanout=5)        1.196   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X66Y65.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
    SLICE_X66Y58.D1         net (fanout=2)        0.878   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_835_o2
    SLICE_X66Y58.DMUX       Tilo                  0.192   system/ipb_usr_fabric/N4
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o_SW0
    SLICE_X66Y58.C2         net (fanout=1)        0.584   system/ipb_usr_fabric/N2
    SLICE_X66Y58.C          Tilo                  0.068   system/ipb_usr_fabric/N4
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o
    SLICE_X66Y59.C4         net (fanout=3)        0.406   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_686_o
    SLICE_X66Y59.C          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n02821
                                                          system/ipb_usr_fabric/Mmux_n028212
    SLICE_X94Y3.B5          net (fanout=27)       3.803   system/ipb_usr_fabric/n0282<0>
    SLICE_X94Y3.B           Tilo                  0.068   usr/link_tracking_0_inst/ipb_tracking_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X96Y25.C6         net (fanout=4)        1.072   user_ipb_mosi[2]_ipb_strobe
    SLICE_X96Y25.C          Tilo                  0.068   user_ipb_miso[2]_ipb_rdata<26>
                                                          usr/link_tracking_2_inst/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X94Y19.C2         net (fanout=1)        0.915   user_ipb_miso[2]_ipb_ack
    SLICE_X94Y19.C          Tilo                  0.068   usr/ipb_priority_inst/clock_bridge_v_bres_inst/cnt_in<1>
                                                          system/ipb_usr_fabric/ored_ack<0>
    SLICE_X69Y66.B3         net (fanout=1)        2.681   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X69Y66.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X69Y66.C2         net (fanout=11)       0.592   system/ipb_from_fabric_ipb_ack
    SLICE_X69Y66.CMUX       Tilo                  0.191   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/ack1
    SLICE_X69Y66.A4         net (fanout=12)       0.614   system/phy_en.phy_ipb_ctrl/trans/sm/ack
    SLICE_X69Y66.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X77Y95.C2         net (fanout=1)        1.830   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X77Y95.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X77Y95.D3         net (fanout=7)        0.344   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X77Y95.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y25.WEAU0      net (fanout=64)       2.410   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y25.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        20.842ns (2.027ns logic, 18.815ns route)
                                                          (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/ipb_tracking_inst/tracking_buffer_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y0.ADDRBWRADDRL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_0_inst/ipb_tracking_inst/tracking_buffer_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8 (FF)
  Destination:          usr/link_tracking_0_inst/ipb_tracking_inst/tracking_buffer_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.202ns (Levels of Logic = 0)
  Clock Path Skew:      0.146ns (0.544 - 0.398)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_0_inst/ipb_tracking_inst/tracking_buffer_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8 to usr/link_tracking_0_inst/ipb_tracking_inst/tracking_buffer_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X94Y1.DQ             Tcko                  0.098   usr/link_tracking_0_inst/ipb_tracking_inst/tracking_buffer_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                             usr/link_tracking_0_inst/ipb_tracking_inst/tracking_buffer_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8
    RAMB36_X5Y0.ADDRBWRADDRL13 net (fanout=3)        0.201   usr/link_tracking_0_inst/ipb_tracking_inst/tracking_buffer_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
    RAMB36_X5Y0.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   usr/link_tracking_0_inst/ipb_tracking_inst/tracking_buffer_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             usr/link_tracking_0_inst/ipb_tracking_inst/tracking_buffer_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.202ns (0.001ns logic, 0.201ns route)
                                                             (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/ipb_tracking_inst/tracking_buffer_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y0.ADDRBWRADDRU13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_0_inst/ipb_tracking_inst/tracking_buffer_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8 (FF)
  Destination:          usr/link_tracking_0_inst/ipb_tracking_inst/tracking_buffer_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.202ns (Levels of Logic = 0)
  Clock Path Skew:      0.146ns (0.544 - 0.398)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_0_inst/ipb_tracking_inst/tracking_buffer_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8 to usr/link_tracking_0_inst/ipb_tracking_inst/tracking_buffer_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X94Y1.DQ             Tcko                  0.098   usr/link_tracking_0_inst/ipb_tracking_inst/tracking_buffer_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                             usr/link_tracking_0_inst/ipb_tracking_inst/tracking_buffer_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8
    RAMB36_X5Y0.ADDRBWRADDRU13 net (fanout=3)        0.201   usr/link_tracking_0_inst/ipb_tracking_inst/tracking_buffer_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
    RAMB36_X5Y0.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.097   usr/link_tracking_0_inst/ipb_tracking_inst/tracking_buffer_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             usr/link_tracking_0_inst/ipb_tracking_inst/tracking_buffer_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.202ns (0.001ns logic, 0.201ns route)
                                                             (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/ipb_test_inst/ipb_ack_861 (SLICE_X0Y38.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ipb_test_inst/ipb_ack_860 (FF)
  Destination:          usr/ipb_test_inst/ipb_ack_861 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.720 - 0.615)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ipb_test_inst/ipb_ack_860 to usr/ipb_test_inst/ipb_ack_861
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y40.DQ       Tcko                  0.115   usr/ipb_test_inst/ipb_ack<860>
                                                       usr/ipb_test_inst/ipb_ack_860
    SLICE_X0Y38.AX       net (fanout=1)        0.142   usr/ipb_test_inst/ipb_ack<860>
    SLICE_X0Y38.CLK      Tckdi       (-Th)     0.089   usr/ipb_test_inst/ipb_ack<864>
                                                       usr/ipb_test_inst/ipb_ack_861
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (0.026ns logic, 0.142ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y15.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y8.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y19.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1639 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.019ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_0 (SLICE_X43Y65.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.663ns (Levels of Logic = 10)
  Clock Path Skew:      -0.151ns (3.079 - 3.230)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y57.CQ      Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14
    SLICE_X64Y68.C1      net (fanout=2)        1.335   system/ipb_from_masters[0]_ipb_addr<14>
    SLICE_X64Y68.C       Tilo                  0.068   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X66Y63.B5      net (fanout=7)        1.091   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X66Y63.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C2      net (fanout=2)        0.706   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X66Y60.D1      net (fanout=7)        0.729   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X66Y60.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X68Y60.B4      net (fanout=1)        0.555   system/ipb_fabric/N01
    SLICE_X68Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<41>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y63.C4      net (fanout=39)       0.551   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y63.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y51.B2      net (fanout=33)       1.629   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y51.B       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y51.C1      net (fanout=4)        0.597   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y51.CMUX    Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X56Y35.B1      net (fanout=7)        1.194   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X56Y35.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1989_o11
    SLICE_X55Y39.A5      net (fanout=7)        0.650   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1989_o
    SLICE_X55Y39.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y65.SR      net (fanout=8)        1.929   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y65.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     12.663ns (1.697ns logic, 10.966ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.646ns (Levels of Logic = 10)
  Clock Path Skew:      -0.159ns (3.079 - 3.238)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y62.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X63Y70.B4      net (fanout=68)       1.309   system/ipb_arb/src<1>
    SLICE_X63Y70.B       Tilo                  0.068   system/sram_w[2]_addr<18>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X66Y63.B2      net (fanout=8)        1.100   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X66Y63.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C2      net (fanout=2)        0.706   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X66Y60.D1      net (fanout=7)        0.729   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X66Y60.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X68Y60.B4      net (fanout=1)        0.555   system/ipb_fabric/N01
    SLICE_X68Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<41>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y63.C4      net (fanout=39)       0.551   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y63.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y51.B2      net (fanout=33)       1.629   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y51.B       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y51.C1      net (fanout=4)        0.597   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y51.CMUX    Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X56Y35.B1      net (fanout=7)        1.194   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X56Y35.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1989_o11
    SLICE_X55Y39.A5      net (fanout=7)        0.650   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1989_o
    SLICE_X55Y39.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y65.SR      net (fanout=8)        1.929   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y65.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     12.646ns (1.697ns logic, 10.949ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_18 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.627ns (Levels of Logic = 10)
  Clock Path Skew:      -0.149ns (3.079 - 3.228)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_18 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y58.CQ      Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_18
    SLICE_X63Y70.B5      net (fanout=2)        1.290   system/ipb_from_masters[0]_ipb_addr<18>
    SLICE_X63Y70.B       Tilo                  0.068   system/sram_w[2]_addr<18>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X66Y63.B2      net (fanout=8)        1.100   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X66Y63.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C2      net (fanout=2)        0.706   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X66Y60.D1      net (fanout=7)        0.729   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X66Y60.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X68Y60.B4      net (fanout=1)        0.555   system/ipb_fabric/N01
    SLICE_X68Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<41>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y63.C4      net (fanout=39)       0.551   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y63.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y51.B2      net (fanout=33)       1.629   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y51.B       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y51.C1      net (fanout=4)        0.597   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y51.CMUX    Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X56Y35.B1      net (fanout=7)        1.194   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X56Y35.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1989_o11
    SLICE_X55Y39.A5      net (fanout=7)        0.650   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1989_o
    SLICE_X55Y39.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y65.SR      net (fanout=8)        1.929   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y65.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     12.627ns (1.697ns logic, 10.930ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_1 (SLICE_X43Y65.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.663ns (Levels of Logic = 10)
  Clock Path Skew:      -0.151ns (3.079 - 3.230)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y57.CQ      Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14
    SLICE_X64Y68.C1      net (fanout=2)        1.335   system/ipb_from_masters[0]_ipb_addr<14>
    SLICE_X64Y68.C       Tilo                  0.068   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X66Y63.B5      net (fanout=7)        1.091   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X66Y63.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C2      net (fanout=2)        0.706   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X66Y60.D1      net (fanout=7)        0.729   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X66Y60.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X68Y60.B4      net (fanout=1)        0.555   system/ipb_fabric/N01
    SLICE_X68Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<41>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y63.C4      net (fanout=39)       0.551   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y63.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y51.B2      net (fanout=33)       1.629   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y51.B       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y51.C1      net (fanout=4)        0.597   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y51.CMUX    Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X56Y35.B1      net (fanout=7)        1.194   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X56Y35.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1989_o11
    SLICE_X55Y39.A5      net (fanout=7)        0.650   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1989_o
    SLICE_X55Y39.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y65.SR      net (fanout=8)        1.929   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y65.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     12.663ns (1.697ns logic, 10.966ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.646ns (Levels of Logic = 10)
  Clock Path Skew:      -0.159ns (3.079 - 3.238)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y62.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X63Y70.B4      net (fanout=68)       1.309   system/ipb_arb/src<1>
    SLICE_X63Y70.B       Tilo                  0.068   system/sram_w[2]_addr<18>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X66Y63.B2      net (fanout=8)        1.100   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X66Y63.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C2      net (fanout=2)        0.706   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X66Y60.D1      net (fanout=7)        0.729   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X66Y60.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X68Y60.B4      net (fanout=1)        0.555   system/ipb_fabric/N01
    SLICE_X68Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<41>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y63.C4      net (fanout=39)       0.551   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y63.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y51.B2      net (fanout=33)       1.629   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y51.B       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y51.C1      net (fanout=4)        0.597   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y51.CMUX    Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X56Y35.B1      net (fanout=7)        1.194   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X56Y35.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1989_o11
    SLICE_X55Y39.A5      net (fanout=7)        0.650   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1989_o
    SLICE_X55Y39.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y65.SR      net (fanout=8)        1.929   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y65.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     12.646ns (1.697ns logic, 10.949ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_18 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.627ns (Levels of Logic = 10)
  Clock Path Skew:      -0.149ns (3.079 - 3.228)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_18 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y58.CQ      Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_18
    SLICE_X63Y70.B5      net (fanout=2)        1.290   system/ipb_from_masters[0]_ipb_addr<18>
    SLICE_X63Y70.B       Tilo                  0.068   system/sram_w[2]_addr<18>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X66Y63.B2      net (fanout=8)        1.100   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X66Y63.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C2      net (fanout=2)        0.706   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X66Y60.D1      net (fanout=7)        0.729   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X66Y60.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X68Y60.B4      net (fanout=1)        0.555   system/ipb_fabric/N01
    SLICE_X68Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<41>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y63.C4      net (fanout=39)       0.551   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y63.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y51.B2      net (fanout=33)       1.629   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y51.B       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y51.C1      net (fanout=4)        0.597   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y51.CMUX    Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X56Y35.B1      net (fanout=7)        1.194   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X56Y35.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1989_o11
    SLICE_X55Y39.A5      net (fanout=7)        0.650   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1989_o
    SLICE_X55Y39.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y65.SR      net (fanout=8)        1.929   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y65.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     12.627ns (1.697ns logic, 10.930ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_2 (SLICE_X43Y65.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.663ns (Levels of Logic = 10)
  Clock Path Skew:      -0.151ns (3.079 - 3.230)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y57.CQ      Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14
    SLICE_X64Y68.C1      net (fanout=2)        1.335   system/ipb_from_masters[0]_ipb_addr<14>
    SLICE_X64Y68.C       Tilo                  0.068   system/sram_w[2]_addr<14>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X66Y63.B5      net (fanout=7)        1.091   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X66Y63.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C2      net (fanout=2)        0.706   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X66Y60.D1      net (fanout=7)        0.729   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X66Y60.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X68Y60.B4      net (fanout=1)        0.555   system/ipb_fabric/N01
    SLICE_X68Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<41>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y63.C4      net (fanout=39)       0.551   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y63.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y51.B2      net (fanout=33)       1.629   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y51.B       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y51.C1      net (fanout=4)        0.597   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y51.CMUX    Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X56Y35.B1      net (fanout=7)        1.194   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X56Y35.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1989_o11
    SLICE_X55Y39.A5      net (fanout=7)        0.650   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1989_o
    SLICE_X55Y39.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y65.SR      net (fanout=8)        1.929   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y65.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     12.663ns (1.697ns logic, 10.966ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.646ns (Levels of Logic = 10)
  Clock Path Skew:      -0.159ns (3.079 - 3.238)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y62.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X63Y70.B4      net (fanout=68)       1.309   system/ipb_arb/src<1>
    SLICE_X63Y70.B       Tilo                  0.068   system/sram_w[2]_addr<18>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X66Y63.B2      net (fanout=8)        1.100   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X66Y63.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C2      net (fanout=2)        0.706   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X66Y60.D1      net (fanout=7)        0.729   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X66Y60.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X68Y60.B4      net (fanout=1)        0.555   system/ipb_fabric/N01
    SLICE_X68Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<41>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y63.C4      net (fanout=39)       0.551   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y63.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y51.B2      net (fanout=33)       1.629   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y51.B       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y51.C1      net (fanout=4)        0.597   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y51.CMUX    Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X56Y35.B1      net (fanout=7)        1.194   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X56Y35.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1989_o11
    SLICE_X55Y39.A5      net (fanout=7)        0.650   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1989_o
    SLICE_X55Y39.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y65.SR      net (fanout=8)        1.929   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y65.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     12.646ns (1.697ns logic, 10.949ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_18 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.627ns (Levels of Logic = 10)
  Clock Path Skew:      -0.149ns (3.079 - 3.228)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_18 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y58.CQ      Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_18
    SLICE_X63Y70.B5      net (fanout=2)        1.290   system/ipb_from_masters[0]_ipb_addr<18>
    SLICE_X63Y70.B       Tilo                  0.068   system/sram_w[2]_addr<18>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X66Y63.B2      net (fanout=8)        1.100   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X66Y63.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C2      net (fanout=2)        0.706   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X66Y64.C       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X66Y60.D1      net (fanout=7)        0.729   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X66Y60.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X68Y60.B4      net (fanout=1)        0.555   system/ipb_fabric/N01
    SLICE_X68Y60.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.pkt_mask<41>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y63.C4      net (fanout=39)       0.551   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X68Y63.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y51.B2      net (fanout=33)       1.629   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X57Y51.B       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X57Y51.C1      net (fanout=4)        0.597   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X57Y51.CMUX    Tilo                  0.191   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X56Y35.B1      net (fanout=7)        1.194   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X56Y35.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1989_o11
    SLICE_X55Y39.A5      net (fanout=7)        0.650   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1989_o
    SLICE_X55Y39.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X43Y65.SR      net (fanout=8)        1.929   system/sram1_if/sramInterface/_n0147
    SLICE_X43Y65.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     12.627ns (1.697ns logic, 10.930ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/ADDR_O_20 (SLICE_X49Y70.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/ADDR_O_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.311ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (1.489 - 1.392)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/ADDR_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y66.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X49Y70.A4      net (fanout=75)       0.268   system/regs_from_ipbus<8><0>
    SLICE_X49Y70.CLK     Tah         (-Th)     0.055   system/sram_w[1]_addr<20>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O131
                                                       system/sram1_if/sramInterface/ADDR_O_20
    -------------------------------------------------  ---------------------------
    Total                                      0.311ns (0.043ns logic, 0.268ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_8 (SLICE_X55Y62.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (1.480 - 1.392)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y66.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X55Y62.B6      net (fanout=75)       0.298   system/regs_from_ipbus<8><0>
    SLICE_X55Y62.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<9>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT351
                                                       system/sram1_if/sramInterface/data_i_r_8
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.041ns logic, 0.298ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_10 (SLICE_X54Y62.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (1.480 - 1.392)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y66.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X54Y62.B5      net (fanout=75)       0.331   system/regs_from_ipbus<8><0>
    SLICE_X54Y62.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT21
                                                       system/sram1_if/sramInterface/data_i_r_10
    -------------------------------------------------  ---------------------------
    Total                                      0.372ns (0.041ns logic, 0.331ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X37Y43.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y87.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y87.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1/CLK
  Location pin: SLICE_X56Y87.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.034ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (SLICE_X60Y87.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.914ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.908 - 0.945)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y95.DQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_7
    SLICE_X65Y96.A1      net (fanout=2)        0.968   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
    SLICE_X65Y96.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1618_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1618_o<16>2
    SLICE_X63Y95.B6      net (fanout=2)        0.485   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1618_o<16>1
    SLICE_X63Y95.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data<35>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X60Y87.CE      net (fanout=4)        0.660   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X60Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (0.801ns logic, 2.113ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_3 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.643ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.908 - 0.947)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_3 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y94.DQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_3
    SLICE_X65Y95.A1      net (fanout=2)        0.580   system/gbt_phase_monitoring/sfp_cdce_pm/timer<3>
    SLICE_X65Y95.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1618_o<16>1
    SLICE_X63Y95.B3      net (fanout=2)        0.602   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1618_o<16>
    SLICE_X63Y95.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data<35>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X60Y87.CE      net (fanout=4)        0.660   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X60Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.643ns (0.801ns logic, 1.842ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_13 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.612ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.908 - 0.942)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_13 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y97.BQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_13
    SLICE_X65Y97.A2      net (fanout=2)        0.470   system/gbt_phase_monitoring/sfp_cdce_pm/timer<13>
    SLICE_X65Y97.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1618_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1618_o<16>3
    SLICE_X63Y95.B5      net (fanout=2)        0.681   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1618_o<16>2
    SLICE_X63Y95.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data<35>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X60Y87.CE      net (fanout=4)        0.660   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X60Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.612ns (0.801ns logic, 1.811ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (SLICE_X60Y87.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.914ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.908 - 0.945)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y95.DQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_7
    SLICE_X65Y96.A1      net (fanout=2)        0.968   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
    SLICE_X65Y96.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1618_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1618_o<16>2
    SLICE_X63Y95.B6      net (fanout=2)        0.485   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1618_o<16>1
    SLICE_X63Y95.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data<35>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X60Y87.CE      net (fanout=4)        0.660   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X60Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (0.801ns logic, 2.113ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_3 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.643ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.908 - 0.947)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_3 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y94.DQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_3
    SLICE_X65Y95.A1      net (fanout=2)        0.580   system/gbt_phase_monitoring/sfp_cdce_pm/timer<3>
    SLICE_X65Y95.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1618_o<16>1
    SLICE_X63Y95.B3      net (fanout=2)        0.602   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1618_o<16>
    SLICE_X63Y95.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data<35>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X60Y87.CE      net (fanout=4)        0.660   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X60Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.643ns (0.801ns logic, 1.842ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_13 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.612ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.908 - 0.942)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_13 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y97.BQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_13
    SLICE_X65Y97.A2      net (fanout=2)        0.470   system/gbt_phase_monitoring/sfp_cdce_pm/timer<13>
    SLICE_X65Y97.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1618_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1618_o<16>3
    SLICE_X63Y95.B5      net (fanout=2)        0.681   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1618_o<16>2
    SLICE_X63Y95.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data<35>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X60Y87.CE      net (fanout=4)        0.660   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X60Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      2.612ns (0.801ns logic, 1.811ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (SLICE_X60Y87.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.914ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.908 - 0.945)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_7 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y95.DQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_7
    SLICE_X65Y96.A1      net (fanout=2)        0.968   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
    SLICE_X65Y96.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1618_o<16>1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1618_o<16>2
    SLICE_X63Y95.B6      net (fanout=2)        0.485   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1618_o<16>1
    SLICE_X63Y95.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data<35>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X60Y87.CE      net (fanout=4)        0.660   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X60Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (0.801ns logic, 2.113ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_3 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.643ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.908 - 0.947)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_3 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y94.DQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_3
    SLICE_X65Y95.A1      net (fanout=2)        0.580   system/gbt_phase_monitoring/sfp_cdce_pm/timer<3>
    SLICE_X65Y95.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1618_o<16>1
    SLICE_X63Y95.B3      net (fanout=2)        0.602   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1618_o<16>
    SLICE_X63Y95.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data<35>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X60Y87.CE      net (fanout=4)        0.660   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X60Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      2.643ns (0.801ns logic, 1.842ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_13 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.612ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.908 - 0.942)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_13 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y97.BQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_13
    SLICE_X65Y97.A2      net (fanout=2)        0.470   system/gbt_phase_monitoring/sfp_cdce_pm/timer<13>
    SLICE_X65Y97.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1618_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1618_o<16>3
    SLICE_X63Y95.B5      net (fanout=2)        0.681   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1618_o<16>2
    SLICE_X63Y95.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data<35>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X60Y87.CE      net (fanout=4)        0.660   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X60Y87.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      2.612ns (0.801ns logic, 1.811ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (SLICE_X60Y87.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y87.AQ      Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    SLICE_X60Y87.A5      net (fanout=2)        0.072   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<0>
    SLICE_X60Y87.CLK     Tah         (-Th)     0.039   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mcount_monitoring_stats_lut<0>_INV_0
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mcount_monitoring_stats_cy<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (SLICE_X68Y86.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y86.AQ      Tcko                  0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    SLICE_X68Y86.A5      net (fanout=2)        0.072   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<0>
    SLICE_X68Y86.CLK     Tah         (-Th)     0.039   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mcount_monitoring_stats_lut<0>_INV_0
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mcount_monitoring_stats_cy<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4 (SLICE_X68Y87.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y87.AQ      Tcko                  0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4
    SLICE_X68Y87.A5      net (fanout=2)        0.072   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<4>
    SLICE_X68Y87.CLK     Tah         (-Th)     0.039   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<4>_rt
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mcount_monitoring_stats_cy<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_4
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y87.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA/CLK
  Location pin: SLICE_X56Y87.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA_D1/CLK
  Location pin: SLICE_X56Y87.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.928ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X39Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.072ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.928ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X38Y48.B1      net (fanout=3)        2.430   user_mac_addr<3>
    SLICE_X38Y48.BMUX    Tilo                  0.197   system/ip_mac/mac_addr_3_C_3
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X39Y48.SR      net (fanout=2)        0.244   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X39Y48.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.928ns (1.254ns logic, 2.674ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X39Y48.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.376ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.624ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X38Y48.B1      net (fanout=3)        2.430   user_mac_addr<3>
    SLICE_X38Y48.B       Tilo                  0.068   system/ip_mac/mac_addr_3_C_3
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X39Y48.CLK     net (fanout=2)        0.366   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      3.624ns (0.828ns logic, 2.796ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X39Y48.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.762ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.762ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X38Y48.B1      net (fanout=3)        1.151   user_mac_addr<3>
    SLICE_X38Y48.BMUX    Tilo                  0.075   system/ip_mac/mac_addr_3_C_3
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X39Y48.SR      net (fanout=2)        0.095   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X39Y48.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.762ns (0.516ns logic, 1.246ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X39Y48.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.700ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.700ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X38Y48.B1      net (fanout=3)        1.151   user_mac_addr<3>
    SLICE_X38Y48.B       Tilo                  0.034   system/ip_mac/mac_addr_3_C_3
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X39Y48.CLK     net (fanout=2)        0.149   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      1.700ns (0.400ns logic, 1.300ns route)
                                                       (23.5% logic, 76.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.846ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X40Y45.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.154ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.846ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X38Y46.A2      net (fanout=3)        2.456   user_mac_addr<2>
    SLICE_X38Y46.AMUX    Tilo                  0.194   system/ip_mac/mac_addr_0_C_0
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X40Y45.SR      net (fanout=2)        0.244   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X40Y45.CLK     Trck                  0.254   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.846ns (1.146ns logic, 2.700ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X40Y45.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.430ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.570ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X38Y46.A2      net (fanout=3)        2.456   user_mac_addr<2>
    SLICE_X38Y46.A       Tilo                  0.068   system/ip_mac/mac_addr_0_C_0
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X40Y45.CLK     net (fanout=2)        0.348   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      3.570ns (0.766ns logic, 2.804ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X40Y45.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.700ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.700ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X38Y46.A2      net (fanout=3)        1.165   user_mac_addr<2>
    SLICE_X38Y46.AMUX    Tilo                  0.075   system/ip_mac/mac_addr_0_C_0
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X40Y45.SR      net (fanout=2)        0.094   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X40Y45.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.700ns (0.441ns logic, 1.259ns route)
                                                       (25.9% logic, 74.1% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X40Y45.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.654ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.654ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X38Y46.A2      net (fanout=3)        1.165   user_mac_addr<2>
    SLICE_X38Y46.A       Tilo                  0.034   system/ip_mac/mac_addr_0_C_0
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X40Y45.CLK     net (fanout=2)        0.143   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      1.654ns (0.346ns logic, 1.308ns route)
                                                       (20.9% logic, 79.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.984ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X41Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.016ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.984ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X40Y47.A3      net (fanout=3)        2.574   user_mac_addr<1>
    SLICE_X40Y47.AMUX    Tilo                  0.189   system/ip_mac/mac_addr_1_C_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X41Y48.SR      net (fanout=2)        0.230   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X41Y48.CLK     Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.984ns (1.180ns logic, 2.804ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X41Y48.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.193ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.807ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X40Y47.A3      net (fanout=3)        2.574   user_mac_addr<1>
    SLICE_X40Y47.A       Tilo                  0.068   system/ip_mac/mac_addr_1_C_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X41Y48.CLK     net (fanout=2)        0.471   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      3.807ns (0.762ns logic, 3.045ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X41Y48.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.767ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.767ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X40Y47.A3      net (fanout=3)        1.215   user_mac_addr<1>
    SLICE_X40Y47.AMUX    Tilo                  0.080   system/ip_mac/mac_addr_1_C_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X41Y48.SR      net (fanout=2)        0.088   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X41Y48.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.767ns (0.464ns logic, 1.303ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X41Y48.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.749ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.749ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X40Y47.A3      net (fanout=3)        1.215   user_mac_addr<1>
    SLICE_X40Y47.A       Tilo                  0.034   system/ip_mac/mac_addr_1_C_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X41Y48.CLK     net (fanout=2)        0.191   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.749ns (0.343ns logic, 1.406ns route)
                                                       (19.6% logic, 80.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.042ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X36Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.958ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.042ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X36Y46.B1      net (fanout=3)        2.602   user_mac_addr<0>
    SLICE_X36Y46.BMUX    Tilo                  0.205   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X36Y46.SR      net (fanout=2)        0.240   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X36Y46.CLK     Trck                  0.254   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.042ns (1.200ns logic, 2.842ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X36Y46.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.224ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.776ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X36Y46.B1      net (fanout=3)        2.602   user_mac_addr<0>
    SLICE_X36Y46.B       Tilo                  0.068   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X36Y46.CLK     net (fanout=2)        0.365   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      3.776ns (0.809ns logic, 2.967ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X36Y46.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.806ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.806ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X36Y46.B1      net (fanout=3)        1.233   user_mac_addr<0>
    SLICE_X36Y46.BMUX    Tilo                  0.079   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X36Y46.SR      net (fanout=2)        0.091   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X36Y46.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.806ns (0.482ns logic, 1.324ns route)
                                                       (26.7% logic, 73.3% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X36Y46.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.764ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.764ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X36Y46.B1      net (fanout=3)        1.233   user_mac_addr<0>
    SLICE_X36Y46.B       Tilo                  0.034   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X36Y46.CLK     net (fanout=2)        0.148   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      1.764ns (0.383ns logic, 1.381ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.199ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X29Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.199ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y63.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X29Y59.D4      net (fanout=5)        0.997   system/regs_from_ipbus<11><12>
    SLICE_X29Y59.DMUX    Tilo                  0.186   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X29Y60.SR      net (fanout=2)        0.382   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X29Y60.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.199ns (0.820ns logic, 1.379ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X29Y60.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.226ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.774ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y63.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X29Y59.D4      net (fanout=5)        0.997   system/regs_from_ipbus<11><12>
    SLICE_X29Y59.D       Tilo                  0.068   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X29Y60.CLK     net (fanout=2)        0.372   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.405ns logic, 1.369ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X29Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y63.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X29Y59.D4      net (fanout=5)        0.433   system/regs_from_ipbus<11><12>
    SLICE_X29Y59.DMUX    Tilo                  0.078   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X29Y60.SR      net (fanout=2)        0.158   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X29Y60.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.251ns logic, 0.591ns route)
                                                       (29.8% logic, 70.2% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X29Y60.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.729ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.729ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y63.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X29Y59.D4      net (fanout=5)        0.433   system/regs_from_ipbus<11><12>
    SLICE_X29Y59.D       Tilo                  0.034   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X29Y60.CLK     net (fanout=2)        0.164   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.729ns (0.132ns logic, 0.597ns route)
                                                       (18.1% logic, 81.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.708ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X35Y44.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.292ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.708ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X33Y45.C1      net (fanout=3)        2.178   user_mac_addr<1>
    SLICE_X33Y45.CMUX    Tilo                  0.191   system/i2c_s/reset_regs_i[6][1]_AND_771_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X35Y44.SR      net (fanout=2)        0.348   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X35Y44.CLK     Trck                  0.297   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.708ns (1.182ns logic, 2.526ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X35Y44.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.693ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.307ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X33Y45.C1      net (fanout=3)        2.178   user_mac_addr<1>
    SLICE_X33Y45.C       Tilo                  0.068   system/i2c_s/reset_regs_i[6][1]_AND_771_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X35Y44.CLK     net (fanout=2)        0.367   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      3.307ns (0.762ns logic, 2.545ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X35Y44.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.564ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.564ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X33Y45.C1      net (fanout=3)        0.975   user_mac_addr<1>
    SLICE_X33Y45.CMUX    Tilo                  0.073   system/i2c_s/reset_regs_i[6][1]_AND_771_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X35Y44.SR      net (fanout=2)        0.132   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X35Y44.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.564ns (0.457ns logic, 1.107ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X35Y44.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.467ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.467ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X33Y45.C1      net (fanout=3)        0.975   user_mac_addr<1>
    SLICE_X33Y45.C       Tilo                  0.034   system/i2c_s/reset_regs_i[6][1]_AND_771_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X35Y44.CLK     net (fanout=2)        0.149   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      1.467ns (0.343ns logic, 1.124ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.509ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X35Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.491ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.509ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y43.D5      net (fanout=3)        2.020   user_mac_addr<3>
    SLICE_X34Y43.DMUX    Tilo                  0.191   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X35Y43.SR      net (fanout=2)        0.241   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X35Y43.CLK     Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.509ns (1.248ns logic, 2.261ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X35Y43.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.658ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.342ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y43.D5      net (fanout=3)        2.020   user_mac_addr<3>
    SLICE_X34Y43.D       Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X35Y43.CLK     net (fanout=2)        0.494   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      3.342ns (0.828ns logic, 2.514ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X35Y43.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.534ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.534ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y43.D5      net (fanout=3)        0.923   user_mac_addr<3>
    SLICE_X34Y43.DMUX    Tilo                  0.078   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X35Y43.SR      net (fanout=2)        0.092   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X35Y43.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.534ns (0.519ns logic, 1.015ns route)
                                                       (33.8% logic, 66.2% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X35Y43.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.521ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.521ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y43.D5      net (fanout=3)        0.923   user_mac_addr<3>
    SLICE_X34Y43.D       Tilo                  0.034   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X35Y43.CLK     net (fanout=2)        0.198   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      1.521ns (0.400ns logic, 1.121ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.724ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X35Y45.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.276ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.724ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X34Y45.C1      net (fanout=3)        2.181   user_mac_addr<2>
    SLICE_X34Y45.CMUX    Tilo                  0.191   system/i2c_s/regs_6_2_C_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X35Y45.SR      net (fanout=2)        0.357   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X35Y45.CLK     Trck                  0.297   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.724ns (1.186ns logic, 2.538ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X35Y45.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.687ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.313ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X34Y45.C1      net (fanout=3)        2.181   user_mac_addr<2>
    SLICE_X34Y45.C       Tilo                  0.068   system/i2c_s/regs_6_2_C_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X35Y45.CLK     net (fanout=2)        0.366   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      3.313ns (0.766ns logic, 2.547ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X35Y45.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.575ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.575ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X34Y45.C1      net (fanout=3)        0.977   user_mac_addr<2>
    SLICE_X34Y45.CMUX    Tilo                  0.073   system/i2c_s/regs_6_2_C_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X35Y45.SR      net (fanout=2)        0.138   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X35Y45.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.575ns (0.460ns logic, 1.115ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X35Y45.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.472ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.472ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X34Y45.C1      net (fanout=3)        0.977   user_mac_addr<2>
    SLICE_X34Y45.C       Tilo                  0.034   system/i2c_s/regs_6_2_C_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X35Y45.CLK     net (fanout=2)        0.149   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      1.472ns (0.346ns logic, 1.126ns route)
                                                       (23.5% logic, 76.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.231ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X40Y44.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.769ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.231ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X40Y44.A4      net (fanout=3)        2.667   user_mac_addr<0>
    SLICE_X40Y44.AMUX    Tilo                  0.190   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X40Y44.SR      net (fanout=2)        0.379   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X40Y44.CLK     Trck                  0.254   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.231ns (1.185ns logic, 3.046ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X40Y44.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.048ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.952ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X40Y44.A4      net (fanout=3)        2.667   user_mac_addr<0>
    SLICE_X40Y44.A       Tilo                  0.068   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X40Y44.CLK     net (fanout=2)        0.476   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      3.952ns (0.809ns logic, 3.143ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X40Y44.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.894ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.894ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X40Y44.A4      net (fanout=3)        1.265   user_mac_addr<0>
    SLICE_X40Y44.AMUX    Tilo                  0.079   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X40Y44.SR      net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X40Y44.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.894ns (0.482ns logic, 1.412ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X40Y44.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.837ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.837ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X40Y44.A4      net (fanout=3)        1.265   user_mac_addr<0>
    SLICE_X40Y44.A       Tilo                  0.034   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X40Y44.CLK     net (fanout=2)        0.189   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      1.837ns (0.383ns logic, 1.454ns route)
                                                       (20.8% logic, 79.2% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      5.338ns|            0|            0|            0|     13288095|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      5.338ns|            0|            0|         2456|     13285621|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     13.450ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     21.351ns|          N/A|            0|            0|     13049775|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     13.019ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      4.231ns|            0|            0|            0|           18|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      3.928ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      3.846ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      3.984ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      4.042ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.199ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      3.708ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      3.509ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      3.724ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      4.231ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     18.204ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     18.204ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.034ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   21.351|         |         |         |
clk125_2_p     |   21.351|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   21.351|         |         |         |
clk125_2_p     |   21.351|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    0.905|    0.905|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    0.922|    0.922|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    0.926|    0.926|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    0.854|    0.854|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.455|         |         |         |
xpoint1_clk1_p |    4.455|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.455|         |         |         |
xpoint1_clk1_p |    4.455|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 13384738 paths, 0 nets, and 53196 connections

Design statistics:
   Minimum period:  21.351ns{1}   (Maximum frequency:  46.836MHz)
   Maximum path delay from/to any node:   4.231ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 21 10:02:40 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 752 MB



