#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001eef48d8e70 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001eef4953040_0 .net "PC", 31 0, v000001eef494c7f0_0;  1 drivers
v000001eef4952780_0 .var "clk", 0 0;
v000001eef4952d20_0 .net "clkout", 0 0, L_000001eef499cfd0;  1 drivers
v000001eef4952a00_0 .net "cycles_consumed", 31 0, v000001eef4951df0_0;  1 drivers
v000001eef4952460_0 .var "rst", 0 0;
S_000001eef48765b0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001eef48d8e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001eef48f1930 .param/l "RType" 0 4 2, C4<000000>;
P_000001eef48f1968 .param/l "add" 0 4 5, C4<100000>;
P_000001eef48f19a0 .param/l "addi" 0 4 8, C4<001000>;
P_000001eef48f19d8 .param/l "addu" 0 4 5, C4<100001>;
P_000001eef48f1a10 .param/l "and_" 0 4 5, C4<100100>;
P_000001eef48f1a48 .param/l "andi" 0 4 8, C4<001100>;
P_000001eef48f1a80 .param/l "beq" 0 4 10, C4<000100>;
P_000001eef48f1ab8 .param/l "bne" 0 4 10, C4<000101>;
P_000001eef48f1af0 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_000001eef48f1b28 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001eef48f1b60 .param/l "j" 0 4 12, C4<000010>;
P_000001eef48f1b98 .param/l "jal" 0 4 12, C4<000011>;
P_000001eef48f1bd0 .param/l "jr" 0 4 6, C4<001000>;
P_000001eef48f1c08 .param/l "lw" 0 4 8, C4<100011>;
P_000001eef48f1c40 .param/l "nor_" 0 4 5, C4<100111>;
P_000001eef48f1c78 .param/l "or_" 0 4 5, C4<100101>;
P_000001eef48f1cb0 .param/l "ori" 0 4 8, C4<001101>;
P_000001eef48f1ce8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001eef48f1d20 .param/l "sll" 0 4 6, C4<000000>;
P_000001eef48f1d58 .param/l "slt" 0 4 5, C4<101010>;
P_000001eef48f1d90 .param/l "slti" 0 4 8, C4<101010>;
P_000001eef48f1dc8 .param/l "srl" 0 4 6, C4<000010>;
P_000001eef48f1e00 .param/l "sub" 0 4 5, C4<100010>;
P_000001eef48f1e38 .param/l "subu" 0 4 5, C4<100011>;
P_000001eef48f1e70 .param/l "sw" 0 4 8, C4<101011>;
P_000001eef48f1ea8 .param/l "xor_" 0 4 5, C4<100110>;
P_000001eef48f1ee0 .param/l "xori" 0 4 8, C4<001110>;
L_000001eef48b7b60 .functor NOT 1, v000001eef4952460_0, C4<0>, C4<0>, C4<0>;
L_000001eef499c5c0 .functor NOT 1, v000001eef4952460_0, C4<0>, C4<0>, C4<0>;
L_000001eef499c9b0 .functor NOT 1, v000001eef4952460_0, C4<0>, C4<0>, C4<0>;
L_000001eef499c860 .functor NOT 1, v000001eef4952460_0, C4<0>, C4<0>, C4<0>;
L_000001eef499ce10 .functor NOT 1, v000001eef4952460_0, C4<0>, C4<0>, C4<0>;
L_000001eef499cd30 .functor NOT 1, v000001eef4952460_0, C4<0>, C4<0>, C4<0>;
L_000001eef499c8d0 .functor NOT 1, v000001eef4952460_0, C4<0>, C4<0>, C4<0>;
L_000001eef499c780 .functor NOT 1, v000001eef4952460_0, C4<0>, C4<0>, C4<0>;
L_000001eef499cfd0 .functor OR 1, v000001eef4952780_0, v000001eef48dab60_0, C4<0>, C4<0>;
L_000001eef499c710 .functor OR 1, L_000001eef4953400, L_000001eef4953180, C4<0>, C4<0>;
L_000001eef499c470 .functor AND 1, L_000001eef49523c0, L_000001eef4953540, C4<1>, C4<1>;
L_000001eef499c390 .functor NOT 1, v000001eef4952460_0, C4<0>, C4<0>, C4<0>;
L_000001eef499c630 .functor OR 1, L_000001eef49af7d0, L_000001eef49af5f0, C4<0>, C4<0>;
L_000001eef499d040 .functor OR 1, L_000001eef499c630, L_000001eef49afcd0, C4<0>, C4<0>;
L_000001eef499ca90 .functor OR 1, L_000001eef49b0450, L_000001eef49b0590, C4<0>, C4<0>;
L_000001eef499c6a0 .functor AND 1, L_000001eef49af230, L_000001eef499ca90, C4<1>, C4<1>;
L_000001eef499c400 .functor OR 1, L_000001eef49afff0, L_000001eef49af370, C4<0>, C4<0>;
L_000001eef499cb70 .functor AND 1, L_000001eef49b09f0, L_000001eef499c400, C4<1>, C4<1>;
L_000001eef499ccc0 .functor NOT 1, L_000001eef499cfd0, C4<0>, C4<0>, C4<0>;
v000001eef494de70_0 .net "ALUOp", 3 0, v000001eef48d9ee0_0;  1 drivers
v000001eef494db50_0 .net "ALUResult", 31 0, v000001eef4949450_0;  1 drivers
v000001eef494cf70_0 .net "ALUSrc", 0 0, v000001eef48db4c0_0;  1 drivers
v000001eef494cd90_0 .net "ALUin2", 31 0, L_000001eef49afc30;  1 drivers
v000001eef494ce30_0 .net "MemReadEn", 0 0, v000001eef48da520_0;  1 drivers
v000001eef494d970_0 .net "MemWriteEn", 0 0, v000001eef48db560_0;  1 drivers
v000001eef494d3d0_0 .net "MemtoReg", 0 0, v000001eef48db060_0;  1 drivers
v000001eef494c610_0 .net "PC", 31 0, v000001eef494c7f0_0;  alias, 1 drivers
v000001eef494dbf0_0 .net "PCPlus1", 31 0, L_000001eef4952dc0;  1 drivers
v000001eef494d790_0 .net "PCsrc", 1 0, v000001eef49484b0_0;  1 drivers
v000001eef494c930_0 .net "RegDst", 0 0, v000001eef48db600_0;  1 drivers
v000001eef494c9d0_0 .net "RegWriteEn", 0 0, v000001eef48d9b20_0;  1 drivers
v000001eef494d650_0 .net "WriteRegister", 4 0, L_000001eef49b0810;  1 drivers
v000001eef494d0b0_0 .net *"_ivl_0", 0 0, L_000001eef48b7b60;  1 drivers
L_000001eef4954150 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001eef494c6b0_0 .net/2u *"_ivl_10", 4 0, L_000001eef4954150;  1 drivers
L_000001eef4954540 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eef494dfb0_0 .net *"_ivl_101", 15 0, L_000001eef4954540;  1 drivers
v000001eef494dab0_0 .net *"_ivl_102", 31 0, L_000001eef49534a0;  1 drivers
L_000001eef4954588 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eef494c750_0 .net *"_ivl_105", 25 0, L_000001eef4954588;  1 drivers
L_000001eef49545d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eef494dc90_0 .net/2u *"_ivl_106", 31 0, L_000001eef49545d0;  1 drivers
v000001eef494c4d0_0 .net *"_ivl_108", 0 0, L_000001eef49523c0;  1 drivers
L_000001eef4954618 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001eef494d5b0_0 .net/2u *"_ivl_110", 5 0, L_000001eef4954618;  1 drivers
v000001eef494ca70_0 .net *"_ivl_112", 0 0, L_000001eef4953540;  1 drivers
v000001eef494c890_0 .net *"_ivl_115", 0 0, L_000001eef499c470;  1 drivers
v000001eef494da10_0 .net *"_ivl_116", 47 0, L_000001eef4953f40;  1 drivers
L_000001eef4954660 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eef494d010_0 .net *"_ivl_119", 15 0, L_000001eef4954660;  1 drivers
L_000001eef4954198 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001eef494ced0_0 .net/2u *"_ivl_12", 5 0, L_000001eef4954198;  1 drivers
v000001eef494c110_0 .net *"_ivl_120", 47 0, L_000001eef4952960;  1 drivers
L_000001eef49546a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eef494d470_0 .net *"_ivl_123", 15 0, L_000001eef49546a8;  1 drivers
v000001eef494d510_0 .net *"_ivl_125", 0 0, L_000001eef49535e0;  1 drivers
v000001eef494cbb0_0 .net *"_ivl_126", 31 0, L_000001eef4953680;  1 drivers
v000001eef494d150_0 .net *"_ivl_128", 47 0, L_000001eef4953fe0;  1 drivers
v000001eef494cc50_0 .net *"_ivl_130", 47 0, L_000001eef49521e0;  1 drivers
v000001eef494d1f0_0 .net *"_ivl_132", 47 0, L_000001eef4953720;  1 drivers
v000001eef494c1b0_0 .net *"_ivl_134", 47 0, L_000001eef4953cc0;  1 drivers
L_000001eef49546f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eef494d290_0 .net/2u *"_ivl_138", 1 0, L_000001eef49546f0;  1 drivers
v000001eef494c250_0 .net *"_ivl_14", 0 0, L_000001eef4953d60;  1 drivers
v000001eef494d330_0 .net *"_ivl_140", 0 0, L_000001eef4952320;  1 drivers
L_000001eef4954738 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001eef494d830_0 .net/2u *"_ivl_142", 1 0, L_000001eef4954738;  1 drivers
v000001eef494d8d0_0 .net *"_ivl_144", 0 0, L_000001eef4953c20;  1 drivers
L_000001eef4954780 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001eef494ddd0_0 .net/2u *"_ivl_146", 1 0, L_000001eef4954780;  1 drivers
v000001eef494df10_0 .net *"_ivl_148", 0 0, L_000001eef49af910;  1 drivers
L_000001eef49547c8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001eef494c2f0_0 .net/2u *"_ivl_150", 31 0, L_000001eef49547c8;  1 drivers
L_000001eef4954810 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001eef494c390_0 .net/2u *"_ivl_152", 31 0, L_000001eef4954810;  1 drivers
v000001eef494c430_0 .net *"_ivl_154", 31 0, L_000001eef49b0310;  1 drivers
v000001eef494c570_0 .net *"_ivl_156", 31 0, L_000001eef49afeb0;  1 drivers
L_000001eef49541e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001eef494f5c0_0 .net/2u *"_ivl_16", 4 0, L_000001eef49541e0;  1 drivers
v000001eef494f520_0 .net *"_ivl_160", 0 0, L_000001eef499c390;  1 drivers
L_000001eef49548a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eef494fde0_0 .net/2u *"_ivl_162", 31 0, L_000001eef49548a0;  1 drivers
L_000001eef4954978 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001eef494fca0_0 .net/2u *"_ivl_166", 5 0, L_000001eef4954978;  1 drivers
v000001eef494f0c0_0 .net *"_ivl_168", 0 0, L_000001eef49af7d0;  1 drivers
L_000001eef49549c0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001eef494ee40_0 .net/2u *"_ivl_170", 5 0, L_000001eef49549c0;  1 drivers
v000001eef494f980_0 .net *"_ivl_172", 0 0, L_000001eef49af5f0;  1 drivers
v000001eef494eee0_0 .net *"_ivl_175", 0 0, L_000001eef499c630;  1 drivers
L_000001eef4954a08 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001eef494e300_0 .net/2u *"_ivl_176", 5 0, L_000001eef4954a08;  1 drivers
v000001eef494e3a0_0 .net *"_ivl_178", 0 0, L_000001eef49afcd0;  1 drivers
v000001eef494f160_0 .net *"_ivl_181", 0 0, L_000001eef499d040;  1 drivers
L_000001eef4954a50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eef494fb60_0 .net/2u *"_ivl_182", 15 0, L_000001eef4954a50;  1 drivers
v000001eef494fe80_0 .net *"_ivl_184", 31 0, L_000001eef49b0db0;  1 drivers
v000001eef494e120_0 .net *"_ivl_187", 0 0, L_000001eef49b0770;  1 drivers
v000001eef494e760_0 .net *"_ivl_188", 15 0, L_000001eef49aff50;  1 drivers
v000001eef494f200_0 .net *"_ivl_19", 4 0, L_000001eef4952c80;  1 drivers
v000001eef494e440_0 .net *"_ivl_190", 31 0, L_000001eef49b08b0;  1 drivers
v000001eef494eb20_0 .net *"_ivl_194", 31 0, L_000001eef49b01d0;  1 drivers
L_000001eef4954a98 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eef494e4e0_0 .net *"_ivl_197", 25 0, L_000001eef4954a98;  1 drivers
L_000001eef4954ae0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eef494f7a0_0 .net/2u *"_ivl_198", 31 0, L_000001eef4954ae0;  1 drivers
L_000001eef4954108 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001eef494e580_0 .net/2u *"_ivl_2", 5 0, L_000001eef4954108;  1 drivers
v000001eef494fc00_0 .net *"_ivl_20", 4 0, L_000001eef4953a40;  1 drivers
v000001eef494e8a0_0 .net *"_ivl_200", 0 0, L_000001eef49af230;  1 drivers
L_000001eef4954b28 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001eef494fd40_0 .net/2u *"_ivl_202", 5 0, L_000001eef4954b28;  1 drivers
v000001eef494f3e0_0 .net *"_ivl_204", 0 0, L_000001eef49b0450;  1 drivers
L_000001eef4954b70 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001eef494e6c0_0 .net/2u *"_ivl_206", 5 0, L_000001eef4954b70;  1 drivers
v000001eef494ed00_0 .net *"_ivl_208", 0 0, L_000001eef49b0590;  1 drivers
v000001eef494ff20_0 .net *"_ivl_211", 0 0, L_000001eef499ca90;  1 drivers
v000001eef494fac0_0 .net *"_ivl_213", 0 0, L_000001eef499c6a0;  1 drivers
L_000001eef4954bb8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001eef494f2a0_0 .net/2u *"_ivl_214", 5 0, L_000001eef4954bb8;  1 drivers
v000001eef494ffc0_0 .net *"_ivl_216", 0 0, L_000001eef49b0ef0;  1 drivers
L_000001eef4954c00 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001eef494e800_0 .net/2u *"_ivl_218", 31 0, L_000001eef4954c00;  1 drivers
v000001eef494e940_0 .net *"_ivl_220", 31 0, L_000001eef49af870;  1 drivers
v000001eef494e1c0_0 .net *"_ivl_224", 31 0, L_000001eef49af2d0;  1 drivers
L_000001eef4954c48 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eef494f660_0 .net *"_ivl_227", 25 0, L_000001eef4954c48;  1 drivers
L_000001eef4954c90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eef494f340_0 .net/2u *"_ivl_228", 31 0, L_000001eef4954c90;  1 drivers
v000001eef494e260_0 .net *"_ivl_230", 0 0, L_000001eef49b09f0;  1 drivers
L_000001eef4954cd8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001eef494e620_0 .net/2u *"_ivl_232", 5 0, L_000001eef4954cd8;  1 drivers
v000001eef494f700_0 .net *"_ivl_234", 0 0, L_000001eef49afff0;  1 drivers
L_000001eef4954d20 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001eef494eda0_0 .net/2u *"_ivl_236", 5 0, L_000001eef4954d20;  1 drivers
v000001eef494f480_0 .net *"_ivl_238", 0 0, L_000001eef49af370;  1 drivers
v000001eef494e9e0_0 .net *"_ivl_24", 0 0, L_000001eef499c9b0;  1 drivers
v000001eef494ef80_0 .net *"_ivl_241", 0 0, L_000001eef499c400;  1 drivers
v000001eef494f020_0 .net *"_ivl_243", 0 0, L_000001eef499cb70;  1 drivers
L_000001eef4954d68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001eef494f840_0 .net/2u *"_ivl_244", 5 0, L_000001eef4954d68;  1 drivers
v000001eef494f8e0_0 .net *"_ivl_246", 0 0, L_000001eef49b0090;  1 drivers
v000001eef494fa20_0 .net *"_ivl_248", 31 0, L_000001eef49b0bd0;  1 drivers
L_000001eef4954228 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001eef494ea80_0 .net/2u *"_ivl_26", 4 0, L_000001eef4954228;  1 drivers
v000001eef494ebc0_0 .net *"_ivl_29", 4 0, L_000001eef4952500;  1 drivers
v000001eef494ec60_0 .net *"_ivl_32", 0 0, L_000001eef499c860;  1 drivers
L_000001eef4954270 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001eef4951c10_0 .net/2u *"_ivl_34", 4 0, L_000001eef4954270;  1 drivers
v000001eef4950130_0 .net *"_ivl_37", 4 0, L_000001eef4952e60;  1 drivers
v000001eef4950590_0 .net *"_ivl_40", 0 0, L_000001eef499ce10;  1 drivers
L_000001eef49542b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eef4951f30_0 .net/2u *"_ivl_42", 15 0, L_000001eef49542b8;  1 drivers
v000001eef4950c70_0 .net *"_ivl_45", 15 0, L_000001eef4952140;  1 drivers
v000001eef4951fd0_0 .net *"_ivl_48", 0 0, L_000001eef499cd30;  1 drivers
v000001eef4951cb0_0 .net *"_ivl_5", 5 0, L_000001eef4952aa0;  1 drivers
L_000001eef4954300 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eef4950ef0_0 .net/2u *"_ivl_50", 36 0, L_000001eef4954300;  1 drivers
L_000001eef4954348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eef4951a30_0 .net/2u *"_ivl_52", 31 0, L_000001eef4954348;  1 drivers
v000001eef4951710_0 .net *"_ivl_55", 4 0, L_000001eef4953b80;  1 drivers
v000001eef4951530_0 .net *"_ivl_56", 36 0, L_000001eef4952820;  1 drivers
v000001eef49503b0_0 .net *"_ivl_58", 36 0, L_000001eef49525a0;  1 drivers
v000001eef49510d0_0 .net *"_ivl_62", 0 0, L_000001eef499c8d0;  1 drivers
L_000001eef4954390 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001eef49501d0_0 .net/2u *"_ivl_64", 5 0, L_000001eef4954390;  1 drivers
v000001eef49517b0_0 .net *"_ivl_67", 5 0, L_000001eef49528c0;  1 drivers
v000001eef4951210_0 .net *"_ivl_70", 0 0, L_000001eef499c780;  1 drivers
L_000001eef49543d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eef4950770_0 .net/2u *"_ivl_72", 57 0, L_000001eef49543d8;  1 drivers
L_000001eef4954420 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eef4950270_0 .net/2u *"_ivl_74", 31 0, L_000001eef4954420;  1 drivers
v000001eef4951d50_0 .net *"_ivl_77", 25 0, L_000001eef4952be0;  1 drivers
v000001eef4951490_0 .net *"_ivl_78", 57 0, L_000001eef4953360;  1 drivers
v000001eef49515d0_0 .net *"_ivl_8", 0 0, L_000001eef499c5c0;  1 drivers
v000001eef4950f90_0 .net *"_ivl_80", 57 0, L_000001eef49539a0;  1 drivers
L_000001eef4954468 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001eef4951850_0 .net/2u *"_ivl_84", 31 0, L_000001eef4954468;  1 drivers
L_000001eef49544b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001eef4950d10_0 .net/2u *"_ivl_88", 5 0, L_000001eef49544b0;  1 drivers
v000001eef49513f0_0 .net *"_ivl_90", 0 0, L_000001eef4953400;  1 drivers
L_000001eef49544f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001eef4951b70_0 .net/2u *"_ivl_92", 5 0, L_000001eef49544f8;  1 drivers
v000001eef4951e90_0 .net *"_ivl_94", 0 0, L_000001eef4953180;  1 drivers
v000001eef4951030_0 .net *"_ivl_97", 0 0, L_000001eef499c710;  1 drivers
v000001eef49508b0_0 .net *"_ivl_98", 47 0, L_000001eef4953220;  1 drivers
v000001eef49506d0_0 .net "adderResult", 31 0, L_000001eef49537c0;  1 drivers
v000001eef4950310_0 .net "address", 31 0, L_000001eef49530e0;  1 drivers
v000001eef4951170_0 .net "clk", 0 0, L_000001eef499cfd0;  alias, 1 drivers
v000001eef4951df0_0 .var "cycles_consumed", 31 0;
o000001eef4911048 .functor BUFZ 1, C4<z>; HiZ drive
v000001eef4951670_0 .net "excep_flag", 0 0, o000001eef4911048;  0 drivers
v000001eef4950db0_0 .net "extImm", 31 0, L_000001eef49b1030;  1 drivers
v000001eef4950950_0 .net "funct", 5 0, L_000001eef49526e0;  1 drivers
v000001eef4950450_0 .net "hlt", 0 0, v000001eef48dab60_0;  1 drivers
v000001eef49518f0_0 .net "imm", 15 0, L_000001eef4952b40;  1 drivers
v000001eef4951990_0 .net "immediate", 31 0, L_000001eef49b0f90;  1 drivers
v000001eef49509f0_0 .net "input_clk", 0 0, v000001eef4952780_0;  1 drivers
v000001eef49512b0_0 .net "instruction", 31 0, L_000001eef49b0e50;  1 drivers
v000001eef4950a90_0 .net "memoryReadData", 31 0, v000001eef4949f90_0;  1 drivers
v000001eef4951350_0 .net "nextPC", 31 0, L_000001eef49af730;  1 drivers
v000001eef4950810_0 .net "opcode", 5 0, L_000001eef4953860;  1 drivers
v000001eef4951ad0_0 .net "rd", 4 0, L_000001eef4952640;  1 drivers
v000001eef4950b30_0 .net "readData1", 31 0, L_000001eef499ca20;  1 drivers
v000001eef4950bd0_0 .net "readData1_w", 31 0, L_000001eef49af410;  1 drivers
v000001eef4950e50_0 .net "readData2", 31 0, L_000001eef499c240;  1 drivers
v000001eef49504f0_0 .net "rs", 4 0, L_000001eef4953ea0;  1 drivers
v000001eef4950630_0 .net "rst", 0 0, v000001eef4952460_0;  1 drivers
v000001eef4953ae0_0 .net "rt", 4 0, L_000001eef4952280;  1 drivers
v000001eef4953e00_0 .net "shamt", 31 0, L_000001eef49532c0;  1 drivers
v000001eef4952f00_0 .net "wire_instruction", 31 0, L_000001eef499ce80;  1 drivers
v000001eef4953900_0 .net "writeData", 31 0, L_000001eef49afa50;  1 drivers
v000001eef4952fa0_0 .net "zero", 0 0, L_000001eef49b06d0;  1 drivers
L_000001eef4952aa0 .part L_000001eef49b0e50, 26, 6;
L_000001eef4953860 .functor MUXZ 6, L_000001eef4952aa0, L_000001eef4954108, L_000001eef48b7b60, C4<>;
L_000001eef4953d60 .cmp/eq 6, L_000001eef4953860, L_000001eef4954198;
L_000001eef4952c80 .part L_000001eef49b0e50, 11, 5;
L_000001eef4953a40 .functor MUXZ 5, L_000001eef4952c80, L_000001eef49541e0, L_000001eef4953d60, C4<>;
L_000001eef4952640 .functor MUXZ 5, L_000001eef4953a40, L_000001eef4954150, L_000001eef499c5c0, C4<>;
L_000001eef4952500 .part L_000001eef49b0e50, 21, 5;
L_000001eef4953ea0 .functor MUXZ 5, L_000001eef4952500, L_000001eef4954228, L_000001eef499c9b0, C4<>;
L_000001eef4952e60 .part L_000001eef49b0e50, 16, 5;
L_000001eef4952280 .functor MUXZ 5, L_000001eef4952e60, L_000001eef4954270, L_000001eef499c860, C4<>;
L_000001eef4952140 .part L_000001eef49b0e50, 0, 16;
L_000001eef4952b40 .functor MUXZ 16, L_000001eef4952140, L_000001eef49542b8, L_000001eef499ce10, C4<>;
L_000001eef4953b80 .part L_000001eef49b0e50, 6, 5;
L_000001eef4952820 .concat [ 5 32 0 0], L_000001eef4953b80, L_000001eef4954348;
L_000001eef49525a0 .functor MUXZ 37, L_000001eef4952820, L_000001eef4954300, L_000001eef499cd30, C4<>;
L_000001eef49532c0 .part L_000001eef49525a0, 0, 32;
L_000001eef49528c0 .part L_000001eef49b0e50, 0, 6;
L_000001eef49526e0 .functor MUXZ 6, L_000001eef49528c0, L_000001eef4954390, L_000001eef499c8d0, C4<>;
L_000001eef4952be0 .part L_000001eef49b0e50, 0, 26;
L_000001eef4953360 .concat [ 26 32 0 0], L_000001eef4952be0, L_000001eef4954420;
L_000001eef49539a0 .functor MUXZ 58, L_000001eef4953360, L_000001eef49543d8, L_000001eef499c780, C4<>;
L_000001eef49530e0 .part L_000001eef49539a0, 0, 32;
L_000001eef4952dc0 .arith/sum 32, v000001eef494c7f0_0, L_000001eef4954468;
L_000001eef4953400 .cmp/eq 6, L_000001eef4953860, L_000001eef49544b0;
L_000001eef4953180 .cmp/eq 6, L_000001eef4953860, L_000001eef49544f8;
L_000001eef4953220 .concat [ 32 16 0 0], L_000001eef49530e0, L_000001eef4954540;
L_000001eef49534a0 .concat [ 6 26 0 0], L_000001eef4953860, L_000001eef4954588;
L_000001eef49523c0 .cmp/eq 32, L_000001eef49534a0, L_000001eef49545d0;
L_000001eef4953540 .cmp/eq 6, L_000001eef49526e0, L_000001eef4954618;
L_000001eef4953f40 .concat [ 32 16 0 0], L_000001eef499ca20, L_000001eef4954660;
L_000001eef4952960 .concat [ 32 16 0 0], v000001eef494c7f0_0, L_000001eef49546a8;
L_000001eef49535e0 .part L_000001eef4952b40, 15, 1;
LS_000001eef4953680_0_0 .concat [ 1 1 1 1], L_000001eef49535e0, L_000001eef49535e0, L_000001eef49535e0, L_000001eef49535e0;
LS_000001eef4953680_0_4 .concat [ 1 1 1 1], L_000001eef49535e0, L_000001eef49535e0, L_000001eef49535e0, L_000001eef49535e0;
LS_000001eef4953680_0_8 .concat [ 1 1 1 1], L_000001eef49535e0, L_000001eef49535e0, L_000001eef49535e0, L_000001eef49535e0;
LS_000001eef4953680_0_12 .concat [ 1 1 1 1], L_000001eef49535e0, L_000001eef49535e0, L_000001eef49535e0, L_000001eef49535e0;
LS_000001eef4953680_0_16 .concat [ 1 1 1 1], L_000001eef49535e0, L_000001eef49535e0, L_000001eef49535e0, L_000001eef49535e0;
LS_000001eef4953680_0_20 .concat [ 1 1 1 1], L_000001eef49535e0, L_000001eef49535e0, L_000001eef49535e0, L_000001eef49535e0;
LS_000001eef4953680_0_24 .concat [ 1 1 1 1], L_000001eef49535e0, L_000001eef49535e0, L_000001eef49535e0, L_000001eef49535e0;
LS_000001eef4953680_0_28 .concat [ 1 1 1 1], L_000001eef49535e0, L_000001eef49535e0, L_000001eef49535e0, L_000001eef49535e0;
LS_000001eef4953680_1_0 .concat [ 4 4 4 4], LS_000001eef4953680_0_0, LS_000001eef4953680_0_4, LS_000001eef4953680_0_8, LS_000001eef4953680_0_12;
LS_000001eef4953680_1_4 .concat [ 4 4 4 4], LS_000001eef4953680_0_16, LS_000001eef4953680_0_20, LS_000001eef4953680_0_24, LS_000001eef4953680_0_28;
L_000001eef4953680 .concat [ 16 16 0 0], LS_000001eef4953680_1_0, LS_000001eef4953680_1_4;
L_000001eef4953fe0 .concat [ 16 32 0 0], L_000001eef4952b40, L_000001eef4953680;
L_000001eef49521e0 .arith/sum 48, L_000001eef4952960, L_000001eef4953fe0;
L_000001eef4953720 .functor MUXZ 48, L_000001eef49521e0, L_000001eef4953f40, L_000001eef499c470, C4<>;
L_000001eef4953cc0 .functor MUXZ 48, L_000001eef4953720, L_000001eef4953220, L_000001eef499c710, C4<>;
L_000001eef49537c0 .part L_000001eef4953cc0, 0, 32;
L_000001eef4952320 .cmp/eq 2, v000001eef49484b0_0, L_000001eef49546f0;
L_000001eef4953c20 .cmp/eq 2, v000001eef49484b0_0, L_000001eef4954738;
L_000001eef49af910 .cmp/eq 2, v000001eef49484b0_0, L_000001eef4954780;
L_000001eef49b0310 .functor MUXZ 32, L_000001eef4954810, L_000001eef49547c8, L_000001eef49af910, C4<>;
L_000001eef49afeb0 .functor MUXZ 32, L_000001eef49b0310, L_000001eef49537c0, L_000001eef4953c20, C4<>;
L_000001eef49af730 .functor MUXZ 32, L_000001eef49afeb0, L_000001eef4952dc0, L_000001eef4952320, C4<>;
L_000001eef49b0e50 .functor MUXZ 32, L_000001eef499ce80, L_000001eef49548a0, L_000001eef499c390, C4<>;
L_000001eef49af7d0 .cmp/eq 6, L_000001eef4953860, L_000001eef4954978;
L_000001eef49af5f0 .cmp/eq 6, L_000001eef4953860, L_000001eef49549c0;
L_000001eef49afcd0 .cmp/eq 6, L_000001eef4953860, L_000001eef4954a08;
L_000001eef49b0db0 .concat [ 16 16 0 0], L_000001eef4952b40, L_000001eef4954a50;
L_000001eef49b0770 .part L_000001eef4952b40, 15, 1;
LS_000001eef49aff50_0_0 .concat [ 1 1 1 1], L_000001eef49b0770, L_000001eef49b0770, L_000001eef49b0770, L_000001eef49b0770;
LS_000001eef49aff50_0_4 .concat [ 1 1 1 1], L_000001eef49b0770, L_000001eef49b0770, L_000001eef49b0770, L_000001eef49b0770;
LS_000001eef49aff50_0_8 .concat [ 1 1 1 1], L_000001eef49b0770, L_000001eef49b0770, L_000001eef49b0770, L_000001eef49b0770;
LS_000001eef49aff50_0_12 .concat [ 1 1 1 1], L_000001eef49b0770, L_000001eef49b0770, L_000001eef49b0770, L_000001eef49b0770;
L_000001eef49aff50 .concat [ 4 4 4 4], LS_000001eef49aff50_0_0, LS_000001eef49aff50_0_4, LS_000001eef49aff50_0_8, LS_000001eef49aff50_0_12;
L_000001eef49b08b0 .concat [ 16 16 0 0], L_000001eef4952b40, L_000001eef49aff50;
L_000001eef49b1030 .functor MUXZ 32, L_000001eef49b08b0, L_000001eef49b0db0, L_000001eef499d040, C4<>;
L_000001eef49b01d0 .concat [ 6 26 0 0], L_000001eef4953860, L_000001eef4954a98;
L_000001eef49af230 .cmp/eq 32, L_000001eef49b01d0, L_000001eef4954ae0;
L_000001eef49b0450 .cmp/eq 6, L_000001eef49526e0, L_000001eef4954b28;
L_000001eef49b0590 .cmp/eq 6, L_000001eef49526e0, L_000001eef4954b70;
L_000001eef49b0ef0 .cmp/eq 6, L_000001eef4953860, L_000001eef4954bb8;
L_000001eef49af870 .functor MUXZ 32, L_000001eef49b1030, L_000001eef4954c00, L_000001eef49b0ef0, C4<>;
L_000001eef49b0f90 .functor MUXZ 32, L_000001eef49af870, L_000001eef49532c0, L_000001eef499c6a0, C4<>;
L_000001eef49af2d0 .concat [ 6 26 0 0], L_000001eef4953860, L_000001eef4954c48;
L_000001eef49b09f0 .cmp/eq 32, L_000001eef49af2d0, L_000001eef4954c90;
L_000001eef49afff0 .cmp/eq 6, L_000001eef49526e0, L_000001eef4954cd8;
L_000001eef49af370 .cmp/eq 6, L_000001eef49526e0, L_000001eef4954d20;
L_000001eef49b0090 .cmp/eq 6, L_000001eef4953860, L_000001eef4954d68;
L_000001eef49b0bd0 .functor MUXZ 32, L_000001eef499ca20, v000001eef494c7f0_0, L_000001eef49b0090, C4<>;
L_000001eef49af410 .functor MUXZ 32, L_000001eef49b0bd0, L_000001eef499c240, L_000001eef499cb70, C4<>;
S_000001eef4876740 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_000001eef48765b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001eef48e8fa0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001eef499cb00 .functor NOT 1, v000001eef48db4c0_0, C4<0>, C4<0>, C4<0>;
v000001eef48daf20_0 .net *"_ivl_0", 0 0, L_000001eef499cb00;  1 drivers
v000001eef48d9e40_0 .net "in1", 31 0, L_000001eef499c240;  alias, 1 drivers
v000001eef48dafc0_0 .net "in2", 31 0, L_000001eef49b0f90;  alias, 1 drivers
v000001eef48da840_0 .net "out", 31 0, L_000001eef49afc30;  alias, 1 drivers
v000001eef48db2e0_0 .net "s", 0 0, v000001eef48db4c0_0;  alias, 1 drivers
L_000001eef49afc30 .functor MUXZ 32, L_000001eef49b0f90, L_000001eef499c240, L_000001eef499cb00, C4<>;
S_000001eef48229c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_000001eef48765b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001eef490cbc0 .param/l "RType" 0 4 2, C4<000000>;
P_000001eef490cbf8 .param/l "add" 0 4 5, C4<100000>;
P_000001eef490cc30 .param/l "addi" 0 4 8, C4<001000>;
P_000001eef490cc68 .param/l "addu" 0 4 5, C4<100001>;
P_000001eef490cca0 .param/l "and_" 0 4 5, C4<100100>;
P_000001eef490ccd8 .param/l "andi" 0 4 8, C4<001100>;
P_000001eef490cd10 .param/l "beq" 0 4 10, C4<000100>;
P_000001eef490cd48 .param/l "bne" 0 4 10, C4<000101>;
P_000001eef490cd80 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001eef490cdb8 .param/l "j" 0 4 12, C4<000010>;
P_000001eef490cdf0 .param/l "jal" 0 4 12, C4<000011>;
P_000001eef490ce28 .param/l "jr" 0 4 6, C4<001000>;
P_000001eef490ce60 .param/l "lw" 0 4 8, C4<100011>;
P_000001eef490ce98 .param/l "nor_" 0 4 5, C4<100111>;
P_000001eef490ced0 .param/l "or_" 0 4 5, C4<100101>;
P_000001eef490cf08 .param/l "ori" 0 4 8, C4<001101>;
P_000001eef490cf40 .param/l "sgt" 0 4 6, C4<101011>;
P_000001eef490cf78 .param/l "sll" 0 4 6, C4<000000>;
P_000001eef490cfb0 .param/l "slt" 0 4 5, C4<101010>;
P_000001eef490cfe8 .param/l "slti" 0 4 8, C4<101010>;
P_000001eef490d020 .param/l "srl" 0 4 6, C4<000010>;
P_000001eef490d058 .param/l "sub" 0 4 5, C4<100010>;
P_000001eef490d090 .param/l "subu" 0 4 5, C4<100011>;
P_000001eef490d0c8 .param/l "sw" 0 4 8, C4<101011>;
P_000001eef490d100 .param/l "xor_" 0 4 5, C4<100110>;
P_000001eef490d138 .param/l "xori" 0 4 8, C4<001110>;
v000001eef48d9ee0_0 .var "ALUOp", 3 0;
v000001eef48db4c0_0 .var "ALUSrc", 0 0;
v000001eef48da520_0 .var "MemReadEn", 0 0;
v000001eef48db560_0 .var "MemWriteEn", 0 0;
v000001eef48db060_0 .var "MemtoReg", 0 0;
v000001eef48db600_0 .var "RegDst", 0 0;
v000001eef48d9b20_0 .var "RegWriteEn", 0 0;
v000001eef48d9760_0 .net "funct", 5 0, L_000001eef49526e0;  alias, 1 drivers
v000001eef48dab60_0 .var "hlt", 0 0;
v000001eef48da980_0 .net "opcode", 5 0, L_000001eef4953860;  alias, 1 drivers
v000001eef48d9800_0 .net "rst", 0 0, v000001eef4952460_0;  alias, 1 drivers
E_000001eef48e92e0 .event anyedge, v000001eef48d9800_0, v000001eef48da980_0, v000001eef48d9760_0;
S_000001eef4822b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_000001eef48765b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001eef48e94a0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001eef499ce80 .functor BUFZ 32, L_000001eef49b0270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eef48d9da0_0 .net "Data_Out", 31 0, L_000001eef499ce80;  alias, 1 drivers
v000001eef48da5c0 .array "InstMem", 0 1023, 31 0;
v000001eef48daa20_0 .net *"_ivl_0", 31 0, L_000001eef49b0270;  1 drivers
v000001eef48dac00_0 .net *"_ivl_3", 9 0, L_000001eef49af690;  1 drivers
v000001eef48daca0_0 .net *"_ivl_4", 11 0, L_000001eef49af190;  1 drivers
L_000001eef4954858 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eef48b4990_0 .net *"_ivl_7", 1 0, L_000001eef4954858;  1 drivers
v000001eef48b4e90_0 .net "addr", 31 0, v000001eef494c7f0_0;  alias, 1 drivers
v000001eef4949950_0 .var/i "i", 31 0;
L_000001eef49b0270 .array/port v000001eef48da5c0, L_000001eef49af190;
L_000001eef49af690 .part v000001eef494c7f0_0, 0, 10;
L_000001eef49af190 .concat [ 10 2 0 0], L_000001eef49af690, L_000001eef4954858;
S_000001eef4875c70 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_000001eef48765b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001eef499ca20 .functor BUFZ 32, L_000001eef49afd70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001eef499c240 .functor BUFZ 32, L_000001eef49b03b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eef4949630_0 .net *"_ivl_0", 31 0, L_000001eef49afd70;  1 drivers
v000001eef4949590_0 .net *"_ivl_10", 6 0, L_000001eef49afe10;  1 drivers
L_000001eef4954930 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eef4948190_0 .net *"_ivl_13", 1 0, L_000001eef4954930;  1 drivers
v000001eef4949a90_0 .net *"_ivl_2", 6 0, L_000001eef49af9b0;  1 drivers
L_000001eef49548e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eef4949270_0 .net *"_ivl_5", 1 0, L_000001eef49548e8;  1 drivers
v000001eef4949d10_0 .net *"_ivl_8", 31 0, L_000001eef49b03b0;  1 drivers
v000001eef4949b30_0 .net "clk", 0 0, L_000001eef499cfd0;  alias, 1 drivers
v000001eef4949090_0 .var/i "i", 31 0;
v000001eef4948a50_0 .net "readData1", 31 0, L_000001eef499ca20;  alias, 1 drivers
v000001eef49499f0_0 .net "readData2", 31 0, L_000001eef499c240;  alias, 1 drivers
v000001eef4948ff0_0 .net "readRegister1", 4 0, L_000001eef4953ea0;  alias, 1 drivers
v000001eef4948cd0_0 .net "readRegister2", 4 0, L_000001eef4952280;  alias, 1 drivers
v000001eef49480f0 .array "registers", 31 0, 31 0;
v000001eef49485f0_0 .net "rst", 0 0, v000001eef4952460_0;  alias, 1 drivers
v000001eef4948230_0 .net "we", 0 0, v000001eef48d9b20_0;  alias, 1 drivers
v000001eef49494f0_0 .net "writeData", 31 0, L_000001eef49afa50;  alias, 1 drivers
v000001eef4948af0_0 .net "writeRegister", 4 0, L_000001eef49b0810;  alias, 1 drivers
E_000001eef48e8aa0/0 .event negedge, v000001eef48d9800_0;
E_000001eef48e8aa0/1 .event posedge, v000001eef4949b30_0;
E_000001eef48e8aa0 .event/or E_000001eef48e8aa0/0, E_000001eef48e8aa0/1;
L_000001eef49afd70 .array/port v000001eef49480f0, L_000001eef49af9b0;
L_000001eef49af9b0 .concat [ 5 2 0 0], L_000001eef4953ea0, L_000001eef49548e8;
L_000001eef49b03b0 .array/port v000001eef49480f0, L_000001eef49afe10;
L_000001eef49afe10 .concat [ 5 2 0 0], L_000001eef4952280, L_000001eef4954930;
S_000001eef4875e00 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001eef4875c70;
 .timescale 0 0;
v000001eef4948910_0 .var/i "i", 31 0;
S_000001eef485f020 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_000001eef48765b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001eef48e9620 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001eef499c940 .functor NOT 1, v000001eef48db600_0, C4<0>, C4<0>, C4<0>;
v000001eef4948f50_0 .net *"_ivl_0", 0 0, L_000001eef499c940;  1 drivers
v000001eef4949ef0_0 .net "in1", 4 0, L_000001eef4952280;  alias, 1 drivers
v000001eef49496d0_0 .net "in2", 4 0, L_000001eef4952640;  alias, 1 drivers
v000001eef4948b90_0 .net "out", 4 0, L_000001eef49b0810;  alias, 1 drivers
v000001eef4948d70_0 .net "s", 0 0, v000001eef48db600_0;  alias, 1 drivers
L_000001eef49b0810 .functor MUXZ 5, L_000001eef4952640, L_000001eef4952280, L_000001eef499c940, C4<>;
S_000001eef485f1b0 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_000001eef48765b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001eef48e9160 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001eef499cda0 .functor NOT 1, v000001eef48db060_0, C4<0>, C4<0>, C4<0>;
v000001eef49482d0_0 .net *"_ivl_0", 0 0, L_000001eef499cda0;  1 drivers
v000001eef4948370_0 .net "in1", 31 0, v000001eef4949450_0;  alias, 1 drivers
v000001eef4949130_0 .net "in2", 31 0, v000001eef4949f90_0;  alias, 1 drivers
v000001eef4949310_0 .net "out", 31 0, L_000001eef49afa50;  alias, 1 drivers
v000001eef4948e10_0 .net "s", 0 0, v000001eef48db060_0;  alias, 1 drivers
L_000001eef49afa50 .functor MUXZ 32, v000001eef4949f90_0, v000001eef4949450_0, L_000001eef499cda0, C4<>;
S_000001eef48a4aa0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_000001eef48765b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001eef48a4c30 .param/l "ADD" 0 9 12, C4<0000>;
P_000001eef48a4c68 .param/l "AND" 0 9 12, C4<0010>;
P_000001eef48a4ca0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001eef48a4cd8 .param/l "OR" 0 9 12, C4<0011>;
P_000001eef48a4d10 .param/l "SGT" 0 9 12, C4<0111>;
P_000001eef48a4d48 .param/l "SLL" 0 9 12, C4<1000>;
P_000001eef48a4d80 .param/l "SLT" 0 9 12, C4<0110>;
P_000001eef48a4db8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001eef48a4df0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001eef48a4e28 .param/l "XOR" 0 9 12, C4<0100>;
P_000001eef48a4e60 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001eef48a4e98 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001eef4954db0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eef4949bd0_0 .net/2u *"_ivl_0", 31 0, L_000001eef4954db0;  1 drivers
v000001eef49491d0_0 .net "opSel", 3 0, v000001eef48d9ee0_0;  alias, 1 drivers
v000001eef49493b0_0 .net "operand1", 31 0, L_000001eef49af410;  alias, 1 drivers
v000001eef4949770_0 .net "operand2", 31 0, L_000001eef49afc30;  alias, 1 drivers
v000001eef4949450_0 .var "result", 31 0;
v000001eef4948c30_0 .net "zero", 0 0, L_000001eef49b06d0;  alias, 1 drivers
E_000001eef48e8da0 .event anyedge, v000001eef48d9ee0_0, v000001eef49493b0_0, v000001eef48da840_0;
L_000001eef49b06d0 .cmp/eq 32, v000001eef4949450_0, L_000001eef4954db0;
S_000001eef488d0b0 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_000001eef48765b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001eef490d180 .param/l "RType" 0 4 2, C4<000000>;
P_000001eef490d1b8 .param/l "add" 0 4 5, C4<100000>;
P_000001eef490d1f0 .param/l "addi" 0 4 8, C4<001000>;
P_000001eef490d228 .param/l "addu" 0 4 5, C4<100001>;
P_000001eef490d260 .param/l "and_" 0 4 5, C4<100100>;
P_000001eef490d298 .param/l "andi" 0 4 8, C4<001100>;
P_000001eef490d2d0 .param/l "beq" 0 4 10, C4<000100>;
P_000001eef490d308 .param/l "bne" 0 4 10, C4<000101>;
P_000001eef490d340 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001eef490d378 .param/l "j" 0 4 12, C4<000010>;
P_000001eef490d3b0 .param/l "jal" 0 4 12, C4<000011>;
P_000001eef490d3e8 .param/l "jr" 0 4 6, C4<001000>;
P_000001eef490d420 .param/l "lw" 0 4 8, C4<100011>;
P_000001eef490d458 .param/l "nor_" 0 4 5, C4<100111>;
P_000001eef490d490 .param/l "or_" 0 4 5, C4<100101>;
P_000001eef490d4c8 .param/l "ori" 0 4 8, C4<001101>;
P_000001eef490d500 .param/l "sgt" 0 4 6, C4<101011>;
P_000001eef490d538 .param/l "sll" 0 4 6, C4<000000>;
P_000001eef490d570 .param/l "slt" 0 4 5, C4<101010>;
P_000001eef490d5a8 .param/l "slti" 0 4 8, C4<101010>;
P_000001eef490d5e0 .param/l "srl" 0 4 6, C4<000010>;
P_000001eef490d618 .param/l "sub" 0 4 5, C4<100010>;
P_000001eef490d650 .param/l "subu" 0 4 5, C4<100011>;
P_000001eef490d688 .param/l "sw" 0 4 8, C4<101011>;
P_000001eef490d6c0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001eef490d6f8 .param/l "xori" 0 4 8, C4<001110>;
v000001eef49484b0_0 .var "PCsrc", 1 0;
v000001eef49487d0_0 .net "excep_flag", 0 0, o000001eef4911048;  alias, 0 drivers
v000001eef4948410_0 .net "funct", 5 0, L_000001eef49526e0;  alias, 1 drivers
v000001eef4948690_0 .net "opcode", 5 0, L_000001eef4953860;  alias, 1 drivers
v000001eef4949810_0 .net "operand1", 31 0, L_000001eef499ca20;  alias, 1 drivers
v000001eef49498b0_0 .net "operand2", 31 0, L_000001eef49afc30;  alias, 1 drivers
v000001eef4948eb0_0 .net "rst", 0 0, v000001eef4952460_0;  alias, 1 drivers
E_000001eef48e9720/0 .event anyedge, v000001eef48d9800_0, v000001eef49487d0_0, v000001eef48da980_0, v000001eef4948a50_0;
E_000001eef48e9720/1 .event anyedge, v000001eef48da840_0, v000001eef48d9760_0;
E_000001eef48e9720 .event/or E_000001eef48e9720/0, E_000001eef48e9720/1;
S_000001eef488d240 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_000001eef48765b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001eef4949c70 .array "DataMem", 0 1023, 31 0;
v000001eef4948730_0 .net "address", 31 0, v000001eef4949450_0;  alias, 1 drivers
v000001eef4948870_0 .net "clock", 0 0, L_000001eef499ccc0;  1 drivers
v000001eef4949db0_0 .net "data", 31 0, L_000001eef499c240;  alias, 1 drivers
v000001eef4949e50_0 .var/i "i", 31 0;
v000001eef4949f90_0 .var "q", 31 0;
v000001eef49489b0_0 .net "rden", 0 0, v000001eef48da520_0;  alias, 1 drivers
v000001eef494ccf0_0 .net "wren", 0 0, v000001eef48db560_0;  alias, 1 drivers
E_000001eef48e89a0 .event posedge, v000001eef4948870_0;
S_000001eef488a310 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_000001eef48765b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001eef48e9660 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001eef494dd30_0 .net "PCin", 31 0, L_000001eef49af730;  alias, 1 drivers
v000001eef494c7f0_0 .var "PCout", 31 0;
v000001eef494d6f0_0 .net "clk", 0 0, L_000001eef499cfd0;  alias, 1 drivers
v000001eef494cb10_0 .net "rst", 0 0, v000001eef4952460_0;  alias, 1 drivers
    .scope S_000001eef488d0b0;
T_0 ;
    %wait E_000001eef48e9720;
    %load/vec4 v000001eef4948eb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001eef49484b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001eef49487d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001eef49484b0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001eef4948690_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001eef4949810_0;
    %load/vec4 v000001eef49498b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001eef4948690_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001eef4949810_0;
    %load/vec4 v000001eef49498b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001eef4948690_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001eef4948690_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001eef4948690_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001eef4948410_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001eef49484b0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001eef49484b0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001eef488a310;
T_1 ;
    %wait E_000001eef48e8aa0;
    %load/vec4 v000001eef494cb10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001eef494c7f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001eef494dd30_0;
    %assign/vec4 v000001eef494c7f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001eef4822b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eef4949950_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001eef4949950_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001eef4949950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %load/vec4 v000001eef4949950_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eef4949950_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef48da5c0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001eef48229c0;
T_3 ;
    %wait E_000001eef48e92e0;
    %load/vec4 v000001eef48d9800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001eef48dab60_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001eef48d9ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001eef48db4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001eef48d9b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001eef48db560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001eef48db060_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001eef48da520_0, 0;
    %assign/vec4 v000001eef48db600_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001eef48dab60_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001eef48d9ee0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001eef48db4c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001eef48d9b20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001eef48db560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001eef48db060_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001eef48da520_0, 0, 1;
    %store/vec4 v000001eef48db600_0, 0, 1;
    %load/vec4 v000001eef48da980_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eef48dab60_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eef48db600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eef48d9b20_0, 0;
    %load/vec4 v000001eef48d9760_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001eef48d9ee0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001eef48d9ee0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001eef48d9ee0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001eef48d9ee0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001eef48d9ee0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001eef48d9ee0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001eef48d9ee0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001eef48d9ee0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001eef48d9ee0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001eef48d9ee0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eef48db4c0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001eef48d9ee0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eef48db4c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001eef48d9ee0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001eef48d9ee0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eef48d9b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eef48db600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eef48db4c0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eef48d9b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eef48db600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eef48db4c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001eef48d9ee0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eef48d9b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eef48db4c0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001eef48d9ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eef48d9b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eef48db4c0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001eef48d9ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eef48d9b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eef48db4c0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001eef48d9ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eef48d9b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eef48db4c0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eef48da520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eef48d9b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eef48db4c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eef48db060_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eef48db560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eef48db4c0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001eef48d9ee0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001eef48d9ee0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001eef4875c70;
T_4 ;
    %wait E_000001eef48e8aa0;
    %fork t_1, S_000001eef4875e00;
    %jmp t_0;
    .scope S_000001eef4875e00;
t_1 ;
    %load/vec4 v000001eef49485f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eef4948910_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001eef4948910_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001eef4948910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef49480f0, 0, 4;
    %load/vec4 v000001eef4948910_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eef4948910_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001eef4948230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001eef49494f0_0;
    %load/vec4 v000001eef4948af0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef49480f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef49480f0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001eef4875c70;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001eef4875c70;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eef4949090_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001eef4949090_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001eef4949090_0;
    %ix/getv/s 4, v000001eef4949090_0;
    %load/vec4a v000001eef49480f0, 4;
    %ix/getv/s 4, v000001eef4949090_0;
    %load/vec4a v000001eef49480f0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001eef4949090_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eef4949090_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001eef48a4aa0;
T_6 ;
    %wait E_000001eef48e8da0;
    %load/vec4 v000001eef49491d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001eef4949450_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001eef49493b0_0;
    %load/vec4 v000001eef4949770_0;
    %add;
    %assign/vec4 v000001eef4949450_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001eef49493b0_0;
    %load/vec4 v000001eef4949770_0;
    %sub;
    %assign/vec4 v000001eef4949450_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001eef49493b0_0;
    %load/vec4 v000001eef4949770_0;
    %and;
    %assign/vec4 v000001eef4949450_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001eef49493b0_0;
    %load/vec4 v000001eef4949770_0;
    %or;
    %assign/vec4 v000001eef4949450_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001eef49493b0_0;
    %load/vec4 v000001eef4949770_0;
    %xor;
    %assign/vec4 v000001eef4949450_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001eef49493b0_0;
    %load/vec4 v000001eef4949770_0;
    %or;
    %inv;
    %assign/vec4 v000001eef4949450_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001eef49493b0_0;
    %load/vec4 v000001eef4949770_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001eef4949450_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001eef4949770_0;
    %load/vec4 v000001eef49493b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001eef4949450_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001eef49493b0_0;
    %ix/getv 4, v000001eef4949770_0;
    %shiftl 4;
    %assign/vec4 v000001eef4949450_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001eef49493b0_0;
    %ix/getv 4, v000001eef4949770_0;
    %shiftr 4;
    %assign/vec4 v000001eef4949450_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001eef488d240;
T_7 ;
    %wait E_000001eef48e89a0;
    %load/vec4 v000001eef49489b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001eef4948730_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001eef4949c70, 4;
    %assign/vec4 v000001eef4949f90_0, 0;
T_7.0 ;
    %load/vec4 v000001eef494ccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001eef4949db0_0;
    %ix/getv 3, v000001eef4948730_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eef4949c70, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001eef488d240;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001eef488d240;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eef4949e50_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001eef4949e50_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001eef4949e50_0;
    %load/vec4a v000001eef4949c70, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v000001eef4949e50_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001eef4949e50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eef4949e50_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001eef48765b0;
T_10 ;
    %wait E_000001eef48e8aa0;
    %load/vec4 v000001eef4950630_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eef4951df0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001eef4951df0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001eef4951df0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001eef48d8e70;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eef4952780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eef4952460_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001eef48d8e70;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001eef4952780_0;
    %inv;
    %assign/vec4 v000001eef4952780_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001eef48d8e70;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eef4952460_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eef4952460_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001eef4952a00_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
