/*
* INTEL CONFIDENTIAL
*
* Copyright (C) 2010 - 2017 Intel Corporation.
* All Rights Reserved.
*
* The source code contained or described herein and all documents
* related to the source code ("Material") are owned by Intel Corporation
* or licensors. Title to the Material remains with Intel
* Corporation or its licensors. The Material contains trade
* secrets and proprietary and confidential information of Intel or its
* licensors. The Material is protected by worldwide copyright
* and trade secret laws and treaty provisions. No part of the Material may
* be used, copied, reproduced, modified, published, uploaded, posted,
* transmitted, distributed, or disclosed in any way without Intel's prior
* express written permission.
*
* No License under any patent, copyright, trade secret or other intellectual
* property right is granted to or conferred upon you by disclosure or
* delivery of the Materials, either expressly, by implication, inducement,
* estoppel or otherwise. Any license under such intellectual property rights
* must be express and approved by Intel in writing.
*/
/* Generated file - please do not edit. */

#ifndef _IPU_DEVICE_GDC_PROPERTIES_DEFS_H_
#define _IPU_DEVICE_GDC_PROPERTIES_DEFS_H_
#include "bbgdc4_ccbcr.h"
#define IPU_DEVICE_BBGDC_GDC0_BASE_ADDR 0x3280000
#ifdef HAS_ISP0
#define IPU_DEVICE_BBGDC_GDC_ACK_TO_IDSP_ADDRESS_OFFSET 0
#endif
#define IPU_DEVICE_BBGDC_GDC_VMEM_BASE_DMA_M0 (0x3280000 + 0xC000)
#define IPU_DEVICE_BBGDC_GDC_VMEM_BASE_HOST (IPU_DEVICE_BBGDC_GDC0_BASE_ADDR + 0xC000)
#define IPU_DEVICE_BBGDC_REGISTER_MAP_BASE_DMA_M0 (IPU_DEVICE_BBGDC_GDC0_BASE_ADDR + 0xC000)
#define IPU_DEVICE_BBGDC_CH_ALIGN 0x80
#define IPU_DEVICE_BBGDC_ACK_ADDR_REG_ADDR 0x4C
#define IPU_DEVICE_GDC_REG_CH0_BPP_CONTROL_OFFSET REG_CH0_BPP_CONTROL_ADDR
#define IPU_DEVICE_GDC_REG_CH0_COORD_RATIO_OFFSET REG_CH0_COORD_RATIO_ADDR
#define IPU_DEVICE_GDC_REG_CH0_DST_PACKED_OFFSET REG_CH0_DST_PACKED_ADDR
#define IPU_DEVICE_GDC_REG_CH0_DX_OFFSET REG_CH0_DX_ADDR
#define IPU_DEVICE_GDC_REG_CH0_DY_OFFSET REG_CH0_DY_ADDR
#define IPU_DEVICE_GDC_REG_CH0_FILTER_SIZE_OFFSET REG_CH0_FILTER_SIZE_ADDR
#define IPU_DEVICE_GDC_REG_CH0_FRAGMENT_ACK_ADDR_OFFSET REG_CH0_FRAGMENT_ACK_ADDR_ADDR
#define IPU_DEVICE_GDC_REG_CH0_FRAGMENT_ACK_DATA_OFFSET REG_CH0_FRAGMENT_ACK_DATA_ADDR
#define IPU_DEVICE_GDC_REG_CH0_GRO_EN_RPW_DIS_OFFSET REG_CH0_GRO_EN_RPW_DIS_ADDR
#define IPU_DEVICE_GDC_REG_CH0_INTERP_TYPE_OFFSET REG_CH0_INTERP_TYPE_ADDR
#define IPU_DEVICE_GDC_REG_CH0_IP_ACK_ADDR_OFFSET REG_CH0_IP_ACK_ADDR_ADDR
#define IPU_DEVICE_GDC_REG_CH0_IP_ACK_CMD_TOKEN_OFFSET REG_CH0_IP_ACK_CMD_TOKEN_ADDR
#define IPU_DEVICE_GDC_REG_CH0_IXDIM_OFFSET REG_CH0_IXDIM_ADDR
#define IPU_DEVICE_GDC_REG_CH0_IYDIM_OFFSET REG_CH0_IYDIM_ADDR
#define IPU_DEVICE_GDC_REG_CH0_LUT_SEL_OFFSET REG_CH0_LUT_SEL_ADDR
#define IPU_DEVICE_GDC_REG_CH0_OP_ACK_ADDR_OFFSET REG_CH0_OP_ACK_ADDR_ADDR
#define IPU_DEVICE_GDC_REG_CH0_OP_ACK_CMD_TOKEN_OFFSET REG_CH0_OP_ACK_CMD_TOKEN_ADDR
#define IPU_DEVICE_GDC_REG_CH0_OP_BUF_ADDR_OFFSET REG_CH0_OP_BUF_ADDR_ADDR
#define IPU_DEVICE_GDC_REG_CH0_OP_BUF_RELEASE_OFFSET REG_CH0_OP_BUF_RELEASE_ADDR
#define IPU_DEVICE_GDC_REG_CH0_OP_BUF_STRIDE_OFFSET REG_CH0_OP_BUF_STRIDE_ADDR
#define IPU_DEVICE_GDC_REG_CH0_OP_LINE_STRIDE_OFFSET REG_CH0_OP_LINE_STRIDE_ADDR
#define IPU_DEVICE_GDC_REG_CH0_OP_NUM_BUF_OFFSET REG_CH0_OP_NUM_BUF_ADDR
#define IPU_DEVICE_GDC_REG_CH0_OXDIM_OFFSET REG_CH0_OXDIM_ADDR
#define IPU_DEVICE_GDC_REG_CH0_OYDIM_OFFSET REG_CH0_OYDIM_ADDR
#define IPU_DEVICE_GDC_REG_CH0_PERF_MODE_OFFSET REG_CH0_PERF_MODE_ADDR
#define IPU_DEVICE_GDC_REG_CH0_PROC_MODE_OFFSET REG_CH0_PROC_MODE_ADDR
#define IPU_DEVICE_GDC_REG_CH0_RESERVED_OFFSET REG_CH0_RESERVED_ADDR
#define IPU_DEVICE_GDC_REG_CH0_SCAN_MODE_OFFSET REG_CH0_SCAN_MODE_ADDR
#define IPU_DEVICE_GDC_REG_CH0_SRC_END_OFFSET REG_CH0_SRC_END_ADDR
#define IPU_DEVICE_GDC_REG_CH0_SRC_PACKED_OFFSET REG_CH0_SRC_PACKED_ADDR
#define IPU_DEVICE_GDC_REG_CH0_SRC_STRIDE_OFFSET REG_CH0_SRC_STRIDE_ADDR
#define IPU_DEVICE_GDC_REG_CH0_SRC_WRAP_OFFSET REG_CH0_SRC_WRAP_ADDR
#define IPU_DEVICE_GDC_REG_CH1_BPP_CONTROL_OFFSET REG_CH1_BPP_CONTROL_ADDR
#define IPU_DEVICE_GDC_REG_CH1_COORD_RATIO_OFFSET REG_CH1_COORD_RATIO_ADDR
#define IPU_DEVICE_GDC_REG_CH1_DST_PACKED_OFFSET REG_CH1_DST_PACKED_ADDR
#define IPU_DEVICE_GDC_REG_CH1_DX_OFFSET REG_CH1_DX_ADDR
#define IPU_DEVICE_GDC_REG_CH1_DY_OFFSET REG_CH1_DY_ADDR
#define IPU_DEVICE_GDC_REG_CH1_FILTER_SIZE_OFFSET REG_CH1_FILTER_SIZE_ADDR
#define IPU_DEVICE_GDC_REG_CH1_FRAGMENT_ACK_ADDR_OFFSET REG_CH1_FRAGMENT_ACK_ADDR_ADDR
#define IPU_DEVICE_GDC_REG_CH1_FRAGMENT_ACK_DATA_OFFSET REG_CH1_FRAGMENT_ACK_DATA_ADDR
#define IPU_DEVICE_GDC_REG_CH1_GRO_EN_RPW_DIS_OFFSET REG_CH1_GRO_EN_RPW_DIS_ADDR
#define IPU_DEVICE_GDC_REG_CH1_INTERP_TYPE_OFFSET REG_CH1_INTERP_TYPE_ADDR
#define IPU_DEVICE_GDC_REG_CH1_IP_ACK_ADDR_OFFSET REG_CH1_IP_ACK_ADDR_ADDR
#define IPU_DEVICE_GDC_REG_CH1_IP_ACK_CMD_TOKEN_OFFSET REG_CH1_IP_ACK_CMD_TOKEN_ADDR
#define IPU_DEVICE_GDC_REG_CH1_IXDIM_OFFSET REG_CH1_IXDIM_ADDR
#define IPU_DEVICE_GDC_REG_CH1_IYDIM_OFFSET REG_CH1_IYDIM_ADDR
#define IPU_DEVICE_GDC_REG_CH1_LUT_SEL_OFFSET REG_CH1_LUT_SEL_ADDR
#define IPU_DEVICE_GDC_REG_CH1_OP_ACK_ADDR_OFFSET REG_CH1_OP_ACK_ADDR_ADDR
#define IPU_DEVICE_GDC_REG_CH1_OP_ACK_CMD_TOKEN_OFFSET REG_CH1_OP_ACK_CMD_TOKEN_ADDR
#define IPU_DEVICE_GDC_REG_CH1_OP_BUF_ADDR_OFFSET REG_CH1_OP_BUF_ADDR_ADDR
#define IPU_DEVICE_GDC_REG_CH1_OP_BUF_RELEASE_OFFSET REG_CH1_OP_BUF_RELEASE_ADDR
#define IPU_DEVICE_GDC_REG_CH1_OP_BUF_STRIDE_OFFSET REG_CH1_OP_BUF_STRIDE_ADDR
#define IPU_DEVICE_GDC_REG_CH1_OP_LINE_STRIDE_OFFSET REG_CH1_OP_LINE_STRIDE_ADDR
#define IPU_DEVICE_GDC_REG_CH1_OP_NUM_BUF_OFFSET REG_CH1_OP_NUM_BUF_ADDR
#define IPU_DEVICE_GDC_REG_CH1_OXDIM_OFFSET REG_CH1_OXDIM_ADDR
#define IPU_DEVICE_GDC_REG_CH1_OYDIM_OFFSET REG_CH1_OYDIM_ADDR
#define IPU_DEVICE_GDC_REG_CH1_PERF_MODE_OFFSET REG_CH1_PERF_MODE_ADDR
#define IPU_DEVICE_GDC_REG_CH1_PROC_MODE_OFFSET REG_CH1_PROC_MODE_ADDR
#define IPU_DEVICE_GDC_REG_CH1_RESERVED_OFFSET REG_CH1_RESERVED_ADDR
#define IPU_DEVICE_GDC_REG_CH1_SCAN_MODE_OFFSET REG_CH1_SCAN_MODE_ADDR
#define IPU_DEVICE_GDC_REG_CH1_SRC_END_OFFSET REG_CH1_SRC_END_ADDR
#define IPU_DEVICE_GDC_REG_CH1_SRC_PACKED_OFFSET REG_CH1_SRC_PACKED_ADDR
#define IPU_DEVICE_GDC_REG_CH1_SRC_STRIDE_OFFSET REG_CH1_SRC_STRIDE_ADDR
#define IPU_DEVICE_GDC_REG_CH1_SRC_WRAP_OFFSET REG_CH1_SRC_WRAP_ADDR
#define IPU_DEVICE_GDC_REG_CH2_BPP_CONTROL_OFFSET REG_CH2_BPP_CONTROL_ADDR
#define IPU_DEVICE_GDC_REG_CH2_COORD_RATIO_OFFSET REG_CH2_COORD_RATIO_ADDR
#define IPU_DEVICE_GDC_REG_CH2_DST_PACKED_OFFSET REG_CH2_DST_PACKED_ADDR
#define IPU_DEVICE_GDC_REG_CH2_DX_OFFSET REG_CH2_DX_ADDR
#define IPU_DEVICE_GDC_REG_CH2_DY_OFFSET REG_CH2_DY_ADDR
#define IPU_DEVICE_GDC_REG_CH2_FILTER_SIZE_OFFSET REG_CH2_FILTER_SIZE_ADDR
#define IPU_DEVICE_GDC_REG_CH2_FRAGMENT_ACK_ADDR_OFFSET REG_CH2_FRAGMENT_ACK_ADDR_ADDR
#define IPU_DEVICE_GDC_REG_CH2_FRAGMENT_ACK_DATA_OFFSET REG_CH2_FRAGMENT_ACK_DATA_ADDR
#define IPU_DEVICE_GDC_REG_CH2_GRO_EN_RPW_DIS_OFFSET REG_CH2_GRO_EN_RPW_DIS_ADDR
#define IPU_DEVICE_GDC_REG_CH2_INTERP_TYPE_OFFSET REG_CH2_INTERP_TYPE_ADDR
#define IPU_DEVICE_GDC_REG_CH2_IP_ACK_ADDR_OFFSET REG_CH2_IP_ACK_ADDR_ADDR
#define IPU_DEVICE_GDC_REG_CH2_IP_ACK_CMD_TOKEN_OFFSET REG_CH2_IP_ACK_CMD_TOKEN_ADDR
#define IPU_DEVICE_GDC_REG_CH2_IXDIM_OFFSET REG_CH2_IXDIM_ADDR
#define IPU_DEVICE_GDC_REG_CH2_IYDIM_OFFSET REG_CH2_IYDIM_ADDR
#define IPU_DEVICE_GDC_REG_CH2_LUT_SEL_OFFSET REG_CH2_LUT_SEL_ADDR
#define IPU_DEVICE_GDC_REG_CH2_OP_ACK_ADDR_OFFSET REG_CH2_OP_ACK_ADDR_ADDR
#define IPU_DEVICE_GDC_REG_CH2_OP_ACK_CMD_TOKEN_OFFSET REG_CH2_OP_ACK_CMD_TOKEN_ADDR
#define IPU_DEVICE_GDC_REG_CH2_OP_BUF_ADDR_OFFSET REG_CH2_OP_BUF_ADDR_ADDR
#define IPU_DEVICE_GDC_REG_CH2_OP_BUF_RELEASE_OFFSET REG_CH2_OP_BUF_RELEASE_ADDR
#define IPU_DEVICE_GDC_REG_CH2_OP_BUF_STRIDE_OFFSET REG_CH2_OP_BUF_STRIDE_ADDR
#define IPU_DEVICE_GDC_REG_CH2_OP_LINE_STRIDE_OFFSET REG_CH2_OP_LINE_STRIDE_ADDR
#define IPU_DEVICE_GDC_REG_CH2_OP_NUM_BUF_OFFSET REG_CH2_OP_NUM_BUF_ADDR
#define IPU_DEVICE_GDC_REG_CH2_OXDIM_OFFSET REG_CH2_OXDIM_ADDR
#define IPU_DEVICE_GDC_REG_CH2_OYDIM_OFFSET REG_CH2_OYDIM_ADDR
#define IPU_DEVICE_GDC_REG_CH2_PERF_MODE_OFFSET REG_CH2_PERF_MODE_ADDR
#define IPU_DEVICE_GDC_REG_CH2_PROC_MODE_OFFSET REG_CH2_PROC_MODE_ADDR
#define IPU_DEVICE_GDC_REG_CH2_RESERVED_OFFSET REG_CH2_RESERVED_ADDR
#define IPU_DEVICE_GDC_REG_CH2_SCAN_MODE_OFFSET REG_CH2_SCAN_MODE_ADDR
#define IPU_DEVICE_GDC_REG_CH2_SRC_END_OFFSET REG_CH2_SRC_END_ADDR
#define IPU_DEVICE_GDC_REG_CH2_SRC_PACKED_OFFSET REG_CH2_SRC_PACKED_ADDR
#define IPU_DEVICE_GDC_REG_CH2_SRC_STRIDE_OFFSET REG_CH2_SRC_STRIDE_ADDR
#define IPU_DEVICE_GDC_REG_CH2_SRC_WRAP_OFFSET REG_CH2_SRC_WRAP_ADDR
#define IPU_DEVICE_GDC_REG_CH3_BPP_CONTROL_OFFSET REG_CH3_BPP_CONTROL_ADDR
#define IPU_DEVICE_GDC_REG_CH3_COORD_RATIO_OFFSET REG_CH3_COORD_RATIO_ADDR
#define IPU_DEVICE_GDC_REG_CH3_DST_PACKED_OFFSET REG_CH3_DST_PACKED_ADDR
#define IPU_DEVICE_GDC_REG_CH3_DX_OFFSET REG_CH3_DX_ADDR
#define IPU_DEVICE_GDC_REG_CH3_DY_OFFSET REG_CH3_DY_ADDR
#define IPU_DEVICE_GDC_REG_CH3_FILTER_SIZE_OFFSET REG_CH3_FILTER_SIZE_ADDR
#define IPU_DEVICE_GDC_REG_CH3_FRAGMENT_ACK_ADDR_OFFSET REG_CH3_FRAGMENT_ACK_ADDR_ADDR
#define IPU_DEVICE_GDC_REG_CH3_FRAGMENT_ACK_DATA_OFFSET REG_CH3_FRAGMENT_ACK_DATA_ADDR
#define IPU_DEVICE_GDC_REG_CH3_GRO_EN_RPW_DIS_OFFSET REG_CH3_GRO_EN_RPW_DIS_ADDR
#define IPU_DEVICE_GDC_REG_CH3_INTERP_TYPE_OFFSET REG_CH3_INTERP_TYPE_ADDR
#define IPU_DEVICE_GDC_REG_CH3_IP_ACK_ADDR_OFFSET REG_CH3_IP_ACK_ADDR_ADDR
#define IPU_DEVICE_GDC_REG_CH3_IP_ACK_CMD_TOKEN_OFFSET REG_CH3_IP_ACK_CMD_TOKEN_ADDR
#define IPU_DEVICE_GDC_REG_CH3_IXDIM_OFFSET REG_CH3_IXDIM_ADDR
#define IPU_DEVICE_GDC_REG_CH3_IYDIM_OFFSET REG_CH3_IYDIM_ADDR
#define IPU_DEVICE_GDC_REG_CH3_LUT_SEL_OFFSET REG_CH3_LUT_SEL_ADDR
#define IPU_DEVICE_GDC_REG_CH3_OP_ACK_ADDR_OFFSET REG_CH3_OP_ACK_ADDR_ADDR
#define IPU_DEVICE_GDC_REG_CH3_OP_ACK_CMD_TOKEN_OFFSET REG_CH3_OP_ACK_CMD_TOKEN_ADDR
#define IPU_DEVICE_GDC_REG_CH3_OP_BUF_ADDR_OFFSET REG_CH3_OP_BUF_ADDR_ADDR
#define IPU_DEVICE_GDC_REG_CH3_OP_BUF_RELEASE_OFFSET REG_CH3_OP_BUF_RELEASE_ADDR
#define IPU_DEVICE_GDC_REG_CH3_OP_BUF_STRIDE_OFFSET REG_CH3_OP_BUF_STRIDE_ADDR
#define IPU_DEVICE_GDC_REG_CH3_OP_LINE_STRIDE_OFFSET REG_CH3_OP_LINE_STRIDE_ADDR
#define IPU_DEVICE_GDC_REG_CH3_OP_NUM_BUF_OFFSET REG_CH3_OP_NUM_BUF_ADDR
#define IPU_DEVICE_GDC_REG_CH3_OXDIM_OFFSET REG_CH3_OXDIM_ADDR
#define IPU_DEVICE_GDC_REG_CH3_OYDIM_OFFSET REG_CH3_OYDIM_ADDR
#define IPU_DEVICE_GDC_REG_CH3_PERF_MODE_OFFSET REG_CH3_PERF_MODE_ADDR
#define IPU_DEVICE_GDC_REG_CH3_PROC_MODE_OFFSET REG_CH3_PROC_MODE_ADDR
#define IPU_DEVICE_GDC_REG_CH3_RESERVED_OFFSET REG_CH3_RESERVED_ADDR
#define IPU_DEVICE_GDC_REG_CH3_SCAN_MODE_OFFSET REG_CH3_SCAN_MODE_ADDR
#define IPU_DEVICE_GDC_REG_CH3_SRC_END_OFFSET REG_CH3_SRC_END_ADDR
#define IPU_DEVICE_GDC_REG_CH3_SRC_PACKED_OFFSET REG_CH3_SRC_PACKED_ADDR
#define IPU_DEVICE_GDC_REG_CH3_SRC_STRIDE_OFFSET REG_CH3_SRC_STRIDE_ADDR
#define IPU_DEVICE_GDC_REG_CH3_SRC_WRAP_OFFSET REG_CH3_SRC_WRAP_ADDR
#define IPU_DEVICE_GDC_REG_DEWARP_LUT_COEFFICIENT0_OFFSET REG_DEWARP_LUT_COEFFICIENT0_ADDR
#define IPU_DEVICE_GDC_REG_DEWARP_LUT_COEFFICIENT255_OFFSET REG_DEWARP_LUT_COEFFICIENT255_ADDR
#define IPU_DEVICE_GDC_REG_LDC_LUT_COEFFICIENT0_OFFSET REG_LDC_LUT_COEFFICIENT0_ADDR
#define IPU_DEVICE_GDC_REG_LDC_LUT_COEFFICIENT255_OFFSET REG_LDC_LUT_COEFFICIENT255_ADDR
#define IPU_DEVICE_GDC_REG_LUT_ENTRY0_C1C0_OFFSET REG_LUT_ENTRY0_C1C0_ADDR
#define IPU_DEVICE_GDC_REG_LUT_ENTRY0_C3C2_OFFSET REG_LUT_ENTRY0_C3C2_ADDR
#define IPU_DEVICE_GDC_REG_LUT_ENTRY0_C5C4_OFFSET REG_LUT_ENTRY0_C5C4_ADDR
#define IPU_DEVICE_GDC_REG_LUT_ENTRY255_C1C0_OFFSET REG_LUT_ENTRY255_C1C0_ADDR
#define IPU_DEVICE_GDC_REG_LUT_ENTRY255_C3C2_OFFSET REG_LUT_ENTRY255_C3C2_ADDR
#define IPU_DEVICE_GDC_REG_LUT_ENTRY255_C5C4_OFFSET REG_LUT_ENTRY255_C5C4_ADDR
#define IPU_DEVICE_GDC_REG_P0_PRIMY_OFFSET REG_P0_PRIMY_ADDR
#define IPU_DEVICE_GDC_REG_P1_PRIMX_OFFSET REG_P1_PRIMX_ADDR
#define IPU_DEVICE_GDC_REG_P1_PRIMY_OFFSET REG_P1_PRIMY_ADDR
#define IPU_DEVICE_GDC_REG_P2_PRIMX_OFFSET REG_P2_PRIMX_ADDR
#define IPU_DEVICE_GDC_REG_P2_PRIMY_OFFSET REG_P2_PRIMY_ADDR
#define IPU_DEVICE_GDC_REG_P3_PRIMX_OFFSET REG_P3_PRIMX_ADDR
#define IPU_DEVICE_GDC_REG_P3_PRIMY_OFFSET REG_P3_PRIMY_ADDR
#define IPU_DEVICE_GDC_REG_CHECK_ENGINE_OFFSET REG_CHECK_ENGINE_ADDR
#define IPU_DEVICE_GDC_REG_CMD_OFFSET REG_CMD_ADDR
#define IPU_DEVICE_GDC_REG_CMD_FIFO_FLUSH_OFFSET REG_CMD_FIFO_FLUSH_ADDR
#define IPU_DEVICE_GDC_REG_DCG_EN_OFFSET REG_DCG_EN_ADDR
#define IPU_DEVICE_GDC_REG_DEWARP_CENTER_COORD_OFFSET REG_DEWARP_CENTER_COORD_ADDR
#define IPU_DEVICE_GDC_REG_DEWARP_INNER_RADIUS_OFFSET REG_DEWARP_INNER_RADIUS_ADDR
#define IPU_DEVICE_GDC_REG_DEWARP_OUT_HEIGHT_INV_OFFSET REG_DEWARP_OUT_HEIGHT_INV_ADDR
#define IPU_DEVICE_GDC_REG_DEWARP_OUTER_RADIUS_INV_OFFSET REG_DEWARP_OUTER_RADIUS_INV_ADDR
#define IPU_DEVICE_GDC_REG_DEWARP_RELATIVE_INNER_RADIUS_OFFSET REG_DEWARP_RELATIVE_INNER_RADIUS_ADDR
#define IPU_DEVICE_GDC_REG_DEWARP_START_ANGLE_OFFSET REG_DEWARP_START_ANGLE_ADDR
#define IPU_DEVICE_GDC_REG_DEWARP_Y_SCALE_FACTOR_OFFSET REG_DEWARP_Y_SCALE_FACTOR_ADDR
#define IPU_DEVICE_GDC_REG_FRAME_INIT_OFFSET REG_FRAME_INIT_ADDR
#define IPU_DEVICE_GDC_REG_FRYIPXFRX_P REG_FRYIPXFRX_P
#define IPU_DEVICE_GDC_REG_HOM_NUM_SET_OFFSET REG_HOM_NUM_SET_ADDR
#define IPU_DEVICE_GDC_REG_HOM_OFFSET_SET0_OFFSET REG_HOM_OFFSET_SET0_ADDR
#define IPU_DEVICE_GDC_REG_HOM_OFFSET_SET1_OFFSET REG_HOM_OFFSET_SET1_ADDR
#define IPU_DEVICE_GDC_REG_HOM_OFFSET_SET10_OFFSET REG_HOM_OFFSET_SET10_ADDR
#define IPU_DEVICE_GDC_REG_HOM_OFFSET_SET11_OFFSET REG_HOM_OFFSET_SET11_ADDR
#define IPU_DEVICE_GDC_REG_HOM_OFFSET_SET12_OFFSET REG_HOM_OFFSET_SET12_ADDR
#define IPU_DEVICE_GDC_REG_HOM_OFFSET_SET13_OFFSET REG_HOM_OFFSET_SET13_ADDR
#define IPU_DEVICE_GDC_REG_HOM_OFFSET_SET14_OFFSET REG_HOM_OFFSET_SET14_ADDR
#define IPU_DEVICE_GDC_REG_HOM_OFFSET_SET2_OFFSET REG_HOM_OFFSET_SET2_ADDR
#define IPU_DEVICE_GDC_REG_HOM_OFFSET_SET3_OFFSET REG_HOM_OFFSET_SET3_ADDR
#define IPU_DEVICE_GDC_REG_HOM_OFFSET_SET4_OFFSET REG_HOM_OFFSET_SET4_ADDR
#define IPU_DEVICE_GDC_REG_HOM_OFFSET_SET5_OFFSET REG_HOM_OFFSET_SET5_ADDR
#define IPU_DEVICE_GDC_REG_HOM_OFFSET_SET6_OFFSET REG_HOM_OFFSET_SET6_ADDR
#define IPU_DEVICE_GDC_REG_HOM_OFFSET_SET7_OFFSET REG_HOM_OFFSET_SET7_ADDR
#define IPU_DEVICE_GDC_REG_HOM_OFFSET_SET8_OFFSET REG_HOM_OFFSET_SET8_ADDR
#define IPU_DEVICE_GDC_REG_HOM_OFFSET_SET9_OFFSET REG_HOM_OFFSET_SET9_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET0_CONST0_OFFSET REG_HOM_SET0_CONST0_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET0_CONST1_OFFSET REG_HOM_SET0_CONST1_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET0_CONST2_OFFSET REG_HOM_SET0_CONST2_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET0_CONST3_OFFSET REG_HOM_SET0_CONST3_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET0_CONST4_OFFSET REG_HOM_SET0_CONST4_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET0_CONST5_OFFSET REG_HOM_SET0_CONST5_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET0_CONST6_OFFSET REG_HOM_SET0_CONST6_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET0_CONST7_OFFSET REG_HOM_SET0_CONST7_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET0_CONST8_OFFSET REG_HOM_SET0_CONST8_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET10_CONST0_OFFSET REG_HOM_SET10_CONST0_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET10_CONST1_OFFSET REG_HOM_SET10_CONST1_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET10_CONST2_OFFSET REG_HOM_SET10_CONST2_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET10_CONST3_OFFSET REG_HOM_SET10_CONST3_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET10_CONST4_OFFSET REG_HOM_SET10_CONST4_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET10_CONST5_OFFSET REG_HOM_SET10_CONST5_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET10_CONST6_OFFSET REG_HOM_SET10_CONST6_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET10_CONST7_OFFSET REG_HOM_SET10_CONST7_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET10_CONST8_OFFSET REG_HOM_SET10_CONST8_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET11_CONST0_OFFSET REG_HOM_SET11_CONST0_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET11_CONST1_OFFSET REG_HOM_SET11_CONST1_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET11_CONST2_OFFSET REG_HOM_SET11_CONST2_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET11_CONST3_OFFSET REG_HOM_SET11_CONST3_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET11_CONST4_OFFSET REG_HOM_SET11_CONST4_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET11_CONST5_OFFSET REG_HOM_SET11_CONST5_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET11_CONST6_OFFSET REG_HOM_SET11_CONST6_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET11_CONST7_OFFSET REG_HOM_SET11_CONST7_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET11_CONST8_OFFSET REG_HOM_SET11_CONST8_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET12_CONST0_OFFSET REG_HOM_SET12_CONST0_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET12_CONST1_OFFSET REG_HOM_SET12_CONST1_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET12_CONST2_OFFSET REG_HOM_SET12_CONST2_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET12_CONST3_OFFSET REG_HOM_SET12_CONST3_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET12_CONST4_OFFSET REG_HOM_SET12_CONST4_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET12_CONST5_OFFSET REG_HOM_SET12_CONST5_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET12_CONST6_OFFSET REG_HOM_SET12_CONST6_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET12_CONST7_OFFSET REG_HOM_SET12_CONST7_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET12_CONST8_OFFSET REG_HOM_SET12_CONST8_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET13_CONST0_OFFSET REG_HOM_SET13_CONST0_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET13_CONST1_OFFSET REG_HOM_SET13_CONST1_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET13_CONST2_OFFSET REG_HOM_SET13_CONST2_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET13_CONST3_OFFSET REG_HOM_SET13_CONST3_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET13_CONST4_OFFSET REG_HOM_SET13_CONST4_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET13_CONST5_OFFSET REG_HOM_SET13_CONST5_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET13_CONST6_OFFSET REG_HOM_SET13_CONST6_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET13_CONST7_OFFSET REG_HOM_SET13_CONST7_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET13_CONST8_OFFSET REG_HOM_SET13_CONST8_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET14_CONST0_OFFSET REG_HOM_SET14_CONST0_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET14_CONST1_OFFSET REG_HOM_SET14_CONST1_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET14_CONST2_OFFSET REG_HOM_SET14_CONST2_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET14_CONST3_OFFSET REG_HOM_SET14_CONST3_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET14_CONST4_OFFSET REG_HOM_SET14_CONST4_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET14_CONST5_OFFSET REG_HOM_SET14_CONST5_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET14_CONST6_OFFSET REG_HOM_SET14_CONST6_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET14_CONST7_OFFSET REG_HOM_SET14_CONST7_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET14_CONST8_OFFSET REG_HOM_SET14_CONST8_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET15_CONST0_OFFSET REG_HOM_SET15_CONST0_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET15_CONST1_OFFSET REG_HOM_SET15_CONST1_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET15_CONST2_OFFSET REG_HOM_SET15_CONST2_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET15_CONST3_OFFSET REG_HOM_SET15_CONST3_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET15_CONST4_OFFSET REG_HOM_SET15_CONST4_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET15_CONST5_OFFSET REG_HOM_SET15_CONST5_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET15_CONST6_OFFSET REG_HOM_SET15_CONST6_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET15_CONST7_OFFSET REG_HOM_SET15_CONST7_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET15_CONST8_OFFSET REG_HOM_SET15_CONST8_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET1_CONST0_OFFSET REG_HOM_SET1_CONST0_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET1_CONST1_OFFSET REG_HOM_SET1_CONST1_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET1_CONST2_OFFSET REG_HOM_SET1_CONST2_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET1_CONST3_OFFSET REG_HOM_SET1_CONST3_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET1_CONST4_OFFSET REG_HOM_SET1_CONST4_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET1_CONST5_OFFSET REG_HOM_SET1_CONST5_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET1_CONST6_OFFSET REG_HOM_SET1_CONST6_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET1_CONST7_OFFSET REG_HOM_SET1_CONST7_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET1_CONST8_OFFSET REG_HOM_SET1_CONST8_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET2_CONST0_OFFSET REG_HOM_SET2_CONST0_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET2_CONST1_OFFSET REG_HOM_SET2_CONST1_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET2_CONST2_OFFSET REG_HOM_SET2_CONST2_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET2_CONST3_OFFSET REG_HOM_SET2_CONST3_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET2_CONST4_OFFSET REG_HOM_SET2_CONST4_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET2_CONST5_OFFSET REG_HOM_SET2_CONST5_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET2_CONST6_OFFSET REG_HOM_SET2_CONST6_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET2_CONST7_OFFSET REG_HOM_SET2_CONST7_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET2_CONST8_OFFSET REG_HOM_SET2_CONST8_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET3_CONST0_OFFSET REG_HOM_SET3_CONST0_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET3_CONST1_OFFSET REG_HOM_SET3_CONST1_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET3_CONST2_OFFSET REG_HOM_SET3_CONST2_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET3_CONST3_OFFSET REG_HOM_SET3_CONST3_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET3_CONST4_OFFSET REG_HOM_SET3_CONST4_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET3_CONST5_OFFSET REG_HOM_SET3_CONST5_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET3_CONST6_OFFSET REG_HOM_SET3_CONST6_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET3_CONST7_OFFSET REG_HOM_SET3_CONST7_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET3_CONST8_OFFSET REG_HOM_SET3_CONST8_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET4_CONST0_OFFSET REG_HOM_SET4_CONST0_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET4_CONST1_OFFSET REG_HOM_SET4_CONST1_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET4_CONST2_OFFSET REG_HOM_SET4_CONST2_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET4_CONST3_OFFSET REG_HOM_SET4_CONST3_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET4_CONST4_OFFSET REG_HOM_SET4_CONST4_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET4_CONST5_OFFSET REG_HOM_SET4_CONST5_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET4_CONST6_OFFSET REG_HOM_SET4_CONST6_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET4_CONST7_OFFSET REG_HOM_SET4_CONST7_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET4_CONST8_OFFSET REG_HOM_SET4_CONST8_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET5_CONST0_OFFSET REG_HOM_SET5_CONST0_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET5_CONST1_OFFSET REG_HOM_SET5_CONST1_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET5_CONST2_OFFSET REG_HOM_SET5_CONST2_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET5_CONST3_OFFSET REG_HOM_SET5_CONST3_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET5_CONST4_OFFSET REG_HOM_SET5_CONST4_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET5_CONST5_OFFSET REG_HOM_SET5_CONST5_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET5_CONST6_OFFSET REG_HOM_SET5_CONST6_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET5_CONST7_OFFSET REG_HOM_SET5_CONST7_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET5_CONST8_OFFSET REG_HOM_SET5_CONST8_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET6_CONST0_OFFSET REG_HOM_SET6_CONST0_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET6_CONST1_OFFSET REG_HOM_SET6_CONST1_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET6_CONST2_OFFSET REG_HOM_SET6_CONST2_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET6_CONST3_OFFSET REG_HOM_SET6_CONST3_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET6_CONST4_OFFSET REG_HOM_SET6_CONST4_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET6_CONST5_OFFSET REG_HOM_SET6_CONST5_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET6_CONST6_OFFSET REG_HOM_SET6_CONST6_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET6_CONST7_OFFSET REG_HOM_SET6_CONST7_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET6_CONST8_OFFSET REG_HOM_SET6_CONST8_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET7_CONST0_OFFSET REG_HOM_SET7_CONST0_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET7_CONST1_OFFSET REG_HOM_SET7_CONST1_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET7_CONST2_OFFSET REG_HOM_SET7_CONST2_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET7_CONST3_OFFSET REG_HOM_SET7_CONST3_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET7_CONST4_OFFSET REG_HOM_SET7_CONST4_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET7_CONST5_OFFSET REG_HOM_SET7_CONST5_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET7_CONST6_OFFSET REG_HOM_SET7_CONST6_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET7_CONST7_OFFSET REG_HOM_SET7_CONST7_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET7_CONST8_OFFSET REG_HOM_SET7_CONST8_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET8_CONST0_OFFSET REG_HOM_SET8_CONST0_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET8_CONST1_OFFSET REG_HOM_SET8_CONST1_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET8_CONST2_OFFSET REG_HOM_SET8_CONST2_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET8_CONST3_OFFSET REG_HOM_SET8_CONST3_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET8_CONST4_OFFSET REG_HOM_SET8_CONST4_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET8_CONST5_OFFSET REG_HOM_SET8_CONST5_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET8_CONST6_OFFSET REG_HOM_SET8_CONST6_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET8_CONST7_OFFSET REG_HOM_SET8_CONST7_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET8_CONST8_OFFSET REG_HOM_SET8_CONST8_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET9_CONST0_OFFSET REG_HOM_SET9_CONST0_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET9_CONST1_OFFSET REG_HOM_SET9_CONST1_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET9_CONST2_OFFSET REG_HOM_SET9_CONST2_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET9_CONST3_OFFSET REG_HOM_SET9_CONST3_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET9_CONST4_OFFSET REG_HOM_SET9_CONST4_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET9_CONST5_OFFSET REG_HOM_SET9_CONST5_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET9_CONST6_OFFSET REG_HOM_SET9_CONST6_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET9_CONST7_OFFSET REG_HOM_SET9_CONST7_ADDR
#define IPU_DEVICE_GDC_REG_HOM_SET9_CONST8_OFFSET REG_HOM_SET9_CONST8_ADDR
#define IPU_DEVICE_GDC_REG_INPUT_IMAGE_WIDTH_OFFSET REG_INPUT_IMAGE_WIDTH_ADDR
#define IPU_DEVICE_GDC_REG_INPUT_IMAGE_HEIGHT_OFFSET REG_INPUT_IMAGE_HEIGHT_ADDR
#define IPU_DEVICE_GDC_REG_LDC_CENTER_COORD_OFFSET REG_LDC_CENTER_COORD_ADDR
#define IPU_DEVICE_GDC_REG_LDC_RUMAX_INV_OFFSET REG_LDC_RUMAX_INV_ADDR
#define IPU_DEVICE_GDC_REG_LDC_Y_SCALE_OFFSET REG_LDC_Y_SCALE_ADDR
#define IPU_DEVICE_GDC_REG_NR_OF_LUT_PARTS_OFFSET REG_NR_OF_LUT_PARTS_ADDR
#define IPU_DEVICE_GDC_REG_SRC_ADDR_OFFSET REG_SRC_ADDR_ADDR
#define IPU_DEVICE_GDC_REG_WOI_SIZE_OFFSET REG_WOI_SIZE_ADDR
#endif /* _IPU_DEVICE_GDC_PROPERTIES_DEFS_H_ */

