Analysis & Synthesis report for IITB_RISC
Wed May 11 14:52:30 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |IITB_RISC|controlpath:controlpath_risc|Q
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: datapath:datapath_risc|instruction_register:Inst_reg_exe|dregister:next_instruction1
 13. Parameter Settings for User Entity Instance: datapath:datapath_risc|instruction_register_fetch:Inst_reg_fetch|dregister:next_instruction
 14. Parameter Settings for User Entity Instance: datapath:datapath_risc|sign_extend:se6
 15. Parameter Settings for User Entity Instance: datapath:datapath_risc|sign_extend:se9
 16. Parameter Settings for User Entity Instance: datapath:datapath_risc|dregister:regA
 17. Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_mem_a
 18. Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_4to1_nbits:mux_op1
 19. Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_4to1_nbits:mux_op2
 20. Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_4to1_nbits:mux_a3
 21. Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_4to1_nbits:mux_d3
 22. Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_a2
 23. Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_compa
 24. Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_compb
 25. Parameter Settings for User Entity Instance: datapath:datapath_risc|eq_check:compare
 26. Parameter Settings for User Entity Instance: datapath:datapath_risc|left1_shifter:shifter1
 27. Port Connectivity Checks: "controlpath:controlpath_risc"
 28. Port Connectivity Checks: "datapath:datapath_risc|register_file:RF"
 29. Port Connectivity Checks: "datapath:datapath_risc|mux_2to1_nbits:mux_compb"
 30. Port Connectivity Checks: "datapath:datapath_risc|mux_2to1_nbits:mux_a2"
 31. Port Connectivity Checks: "datapath:datapath_risc|mux_4to1_nbits:mux_a3"
 32. Port Connectivity Checks: "datapath:datapath_risc|mux_4to1_nbits:mux_op2"
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed May 11 14:52:29 2022       ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; IITB_RISC                                   ;
; Top-level Entity Name       ; IITB_RISC                                   ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 1,057                                       ;
; Total pins                  ; 131                                         ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; IITB_RISC          ; IITB_RISC          ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------+---------+
; sign_extend.vhd                  ; yes             ; User VHDL File  ; F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/sign_extend.vhd                ;         ;
; register_file.vhd                ; yes             ; User VHDL File  ; F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/register_file.vhd              ;         ;
; mux_4to1_nbits.vhd               ; yes             ; User VHDL File  ; F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/mux_4to1_nbits.vhd             ;         ;
; mux_2to1_nbits.vhd               ; yes             ; User VHDL File  ; F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/mux_2to1_nbits.vhd             ;         ;
; mux_2to1.vhd                     ; yes             ; User VHDL File  ; F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/mux_2to1.vhd                   ;         ;
; memory.vhd                       ; yes             ; User VHDL File  ; F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/memory.vhd                     ;         ;
; left1shifter.vhd                 ; yes             ; User VHDL File  ; F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/left1shifter.vhd               ;         ;
; instruction_register_fetch.vhd   ; yes             ; User VHDL File  ; F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/instruction_register_fetch.vhd ;         ;
; instruction_register.vhd         ; yes             ; User VHDL File  ; F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/instruction_register.vhd       ;         ;
; IITB_RISC.vhd                    ; yes             ; User VHDL File  ; F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/IITB_RISC.vhd                  ;         ;
; eq_check.vhd                     ; yes             ; User VHDL File  ; F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/eq_check.vhd                   ;         ;
; dregister.vhdl                   ; yes             ; User VHDL File  ; F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/dregister.vhdl                 ;         ;
; dflipflop.vhd                    ; yes             ; User VHDL File  ; F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/dflipflop.vhd                  ;         ;
; datapath.vhd                     ; yes             ; User VHDL File  ; F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/datapath.vhd                   ;         ;
; controlpath.vhd                  ; yes             ; User VHDL File  ; F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd                ;         ;
; components.vhd                   ; yes             ; User VHDL File  ; F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/components.vhd                 ;         ;
; ALU.vhd                          ; yes             ; User VHDL File  ; F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/ALU.vhd                        ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 1057  ;
;     -- Combinational with no register       ; 618   ;
;     -- Register only                        ; 420   ;
;     -- Combinational with a register        ; 19    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 501   ;
;     -- 3 input functions                    ; 77    ;
;     -- 2 input functions                    ; 58    ;
;     -- 1 input functions                    ; 1     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 1057  ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 2     ;
;     -- asynchronous clear/load mode         ; 166   ;
;                                             ;       ;
; Total registers                             ; 439   ;
; I/O pins                                    ; 131   ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 439   ;
; Total fan-out                               ; 3927  ;
; Average fan-out                             ; 3.31  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                        ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                    ; Entity Name                ; Library Name ;
+---------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |IITB_RISC                                        ; 1057 (0)    ; 439          ; 0          ; 131  ; 0            ; 618 (0)      ; 420 (0)           ; 19 (0)           ; 0 (0)           ; 0 (0)      ; |IITB_RISC                                                                                             ; IITB_RISC                  ; work         ;
;    |controlpath:controlpath_risc|                 ; 79 (79)     ; 17           ; 0          ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 17 (17)          ; 0 (0)           ; 0 (0)      ; |IITB_RISC|controlpath:controlpath_risc                                                                ; controlpath                ; work         ;
;    |datapath:datapath_risc|                       ; 978 (0)     ; 422          ; 0          ; 0    ; 0            ; 556 (0)      ; 420 (0)           ; 2 (0)            ; 0 (0)           ; 0 (0)      ; |IITB_RISC|datapath:datapath_risc                                                                      ; datapath                   ; work         ;
;       |alu:alu_unit|                              ; 18 (18)     ; 0            ; 0          ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IITB_RISC|datapath:datapath_risc|alu:alu_unit                                                         ; alu                        ; work         ;
;       |dflipflop:carryFF|                         ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |IITB_RISC|datapath:datapath_risc|dflipflop:carryFF                                                    ; dflipflop                  ; work         ;
;       |dflipflop:zeroFF|                          ; 7 (7)       ; 1            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |IITB_RISC|datapath:datapath_risc|dflipflop:zeroFF                                                     ; dflipflop                  ; work         ;
;       |dregister:regA|                            ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IITB_RISC|datapath:datapath_risc|dregister:regA                                                       ; dregister                  ; work         ;
;       |eq_check:compare|                          ; 28 (28)     ; 0            ; 0          ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IITB_RISC|datapath:datapath_risc|eq_check:compare                                                     ; eq_check                   ; work         ;
;       |instruction_register:Inst_reg_exe|         ; 16 (0)      ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IITB_RISC|datapath:datapath_risc|instruction_register:Inst_reg_exe                                    ; instruction_register       ; work         ;
;          |dregister:next_instruction1|            ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IITB_RISC|datapath:datapath_risc|instruction_register:Inst_reg_exe|dregister:next_instruction1        ; dregister                  ; work         ;
;       |instruction_register_fetch:Inst_reg_fetch| ; 16 (0)      ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IITB_RISC|datapath:datapath_risc|instruction_register_fetch:Inst_reg_fetch                            ; instruction_register_fetch ; work         ;
;          |dregister:next_instruction|             ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IITB_RISC|datapath:datapath_risc|instruction_register_fetch:Inst_reg_fetch|dregister:next_instruction ; dregister                  ; work         ;
;       |memory:RAM|                                ; 464 (464)   ; 256          ; 0          ; 0    ; 0            ; 208 (208)    ; 256 (256)         ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IITB_RISC|datapath:datapath_risc|memory:RAM                                                           ; memory                     ; work         ;
;       |mux_2to1_nbits:mux_a2|                     ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IITB_RISC|datapath:datapath_risc|mux_2to1_nbits:mux_a2                                                ; mux_2to1_nbits             ; work         ;
;       |mux_2to1_nbits:mux_mem_a|                  ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IITB_RISC|datapath:datapath_risc|mux_2to1_nbits:mux_mem_a                                             ; mux_2to1_nbits             ; work         ;
;       |mux_4to1_nbits:mux_a3|                     ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IITB_RISC|datapath:datapath_risc|mux_4to1_nbits:mux_a3                                                ; mux_4to1_nbits             ; work         ;
;       |mux_4to1_nbits:mux_d3|                     ; 49 (49)     ; 0            ; 0          ; 0    ; 0            ; 49 (49)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IITB_RISC|datapath:datapath_risc|mux_4to1_nbits:mux_d3                                                ; mux_4to1_nbits             ; work         ;
;       |mux_4to1_nbits:mux_op1|                    ; 35 (35)     ; 0            ; 0          ; 0    ; 0            ; 35 (35)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IITB_RISC|datapath:datapath_risc|mux_4to1_nbits:mux_op1                                               ; mux_4to1_nbits             ; work         ;
;       |mux_4to1_nbits:mux_op2|                    ; 32 (32)     ; 0            ; 0          ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IITB_RISC|datapath:datapath_risc|mux_4to1_nbits:mux_op2                                               ; mux_4to1_nbits             ; work         ;
;       |register_file:RF|                          ; 296 (296)   ; 128          ; 0          ; 0    ; 0            ; 168 (168)    ; 128 (128)         ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IITB_RISC|datapath:datapath_risc|register_file:RF                                                     ; register_file              ; work         ;
+---------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |IITB_RISC|controlpath:controlpath_risc|Q                                                                                           ;
+---------+-------+-------+-------+-------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+---------+--------+-------+
; Name    ; Q.SW2 ; Q.LW2 ; Q.LW1 ; Q.LHI ; Q.JAL2 ; Q.BEQ ; Q.HKT ; Q.JLR ; Q.ADL ; Q.SW1 ; Q.JMP ; Q.JRI ; Q.ADI ; Q.AON ; Q.FETCH ; Q.RST1 ; Q.RST ;
+---------+-------+-------+-------+-------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+---------+--------+-------+
; Q.RST   ; 0     ; 0     ; 0     ; 0     ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0       ; 0      ; 0     ;
; Q.RST1  ; 0     ; 0     ; 0     ; 0     ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0       ; 1      ; 1     ;
; Q.FETCH ; 0     ; 0     ; 0     ; 0     ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1       ; 0      ; 1     ;
; Q.AON   ; 0     ; 0     ; 0     ; 0     ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0       ; 0      ; 1     ;
; Q.ADI   ; 0     ; 0     ; 0     ; 0     ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0       ; 0      ; 1     ;
; Q.JRI   ; 0     ; 0     ; 0     ; 0     ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0       ; 0      ; 1     ;
; Q.JMP   ; 0     ; 0     ; 0     ; 0     ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0       ; 0      ; 1     ;
; Q.SW1   ; 0     ; 0     ; 0     ; 0     ; 0      ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0       ; 0      ; 1     ;
; Q.ADL   ; 0     ; 0     ; 0     ; 0     ; 0      ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0       ; 0      ; 1     ;
; Q.JLR   ; 0     ; 0     ; 0     ; 0     ; 0      ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0       ; 0      ; 1     ;
; Q.HKT   ; 0     ; 0     ; 0     ; 0     ; 0      ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0       ; 0      ; 1     ;
; Q.BEQ   ; 0     ; 0     ; 0     ; 0     ; 0      ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0       ; 0      ; 1     ;
; Q.JAL2  ; 0     ; 0     ; 0     ; 0     ; 1      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0       ; 0      ; 1     ;
; Q.LHI   ; 0     ; 0     ; 0     ; 1     ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0       ; 0      ; 1     ;
; Q.LW1   ; 0     ; 0     ; 1     ; 0     ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0       ; 0      ; 1     ;
; Q.LW2   ; 0     ; 1     ; 0     ; 0     ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0       ; 0      ; 1     ;
; Q.SW2   ; 1     ; 0     ; 0     ; 0     ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0       ; 0      ; 1     ;
+---------+-------+-------+-------+-------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+---------+--------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                  ;
+-----------------------------------------------------+---------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                   ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------+------------------------+
; controlpath:controlpath_risc|m_d3_0                 ; controlpath:controlpath_risc|m_a3_1   ; yes                    ;
; controlpath:controlpath_risc|m_d3_1                 ; controlpath:controlpath_risc|m_a3_1   ; yes                    ;
; controlpath:controlpath_risc|rd_mem                 ; reset                                 ; yes                    ;
; controlpath:controlpath_risc|m_a2                   ; controlpath:controlpath_risc|m_a2     ; yes                    ;
; controlpath:controlpath_risc|m_mem_a                ; controlpath:controlpath_risc|m_mem_a  ; yes                    ;
; controlpath:controlpath_risc|m_op1_1                ; controlpath:controlpath_risc|m_op1_1  ; yes                    ;
; controlpath:controlpath_risc|m_op1_0                ; controlpath:controlpath_risc|m_op1_1  ; yes                    ;
; controlpath:controlpath_risc|m_op2_1                ; controlpath:controlpath_risc|m_op1_1  ; yes                    ;
; controlpath:controlpath_risc|m_op2_0                ; controlpath:controlpath_risc|m_op1_1  ; yes                    ;
; datapath:datapath_risc|alu:alu_unit|carry           ; controlpath:controlpath_risc|op_sel   ; yes                    ;
; controlpath:controlpath_risc|op_sel                 ; controlpath:controlpath_risc|m_op1_1  ; yes                    ;
; controlpath:controlpath_risc|m_a3_0                 ; controlpath:controlpath_risc|m_a3_1   ; yes                    ;
; controlpath:controlpath_risc|m_a3_1                 ; controlpath:controlpath_risc|m_a3_1   ; yes                    ;
; controlpath:controlpath_risc|wr_rf                  ; reset                                 ; yes                    ;
; controlpath:controlpath_risc|wr_mem                 ; reset                                 ; yes                    ;
; controlpath:controlpath_risc|en_A                   ; reset                                 ; yes                    ;
; controlpath:controlpath_risc|en_ir                  ; controlpath:controlpath_risc|en_ir    ; yes                    ;
; controlpath:controlpath_risc|m_comp_b               ; controlpath:controlpath_risc|m_comp_a ; yes                    ;
; controlpath:controlpath_risc|m_comp_a               ; controlpath:controlpath_risc|m_comp_a ; yes                    ;
; controlpath:controlpath_risc|en_irf                 ; controlpath:controlpath_risc|en_ir    ; yes                    ;
; controlpath:controlpath_risc|m_z                    ; controlpath:controlpath_risc|m_z      ; yes                    ;
; controlpath:controlpath_risc|en_z                   ; reset                                 ; yes                    ;
; controlpath:controlpath_risc|en_c                   ; controlpath:controlpath_risc|en_c     ; yes                    ;
; Number of user-specified and inferred latches = 23  ;                                       ;                        ;
+-----------------------------------------------------+---------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 439   ;
; Number of registers using Synchronous Clear  ; 2     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 166   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 420   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |IITB_RISC|controlpath:controlpath_risc|nQ.ADL           ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |IITB_RISC|datapath:datapath_risc|register_file:RF|Mux18 ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |IITB_RISC|datapath:datapath_risc|register_file:RF|Mux10 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|instruction_register:Inst_reg_exe|dregister:next_instruction1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|instruction_register_fetch:Inst_reg_fetch|dregister:next_instruction ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|sign_extend:se6 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; input_width    ; 6     ; Signed Integer                                             ;
; output_width   ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|sign_extend:se9 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; input_width    ; 9     ; Signed Integer                                             ;
; output_width   ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|dregister:regA ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_mem_a ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_4to1_nbits:mux_op1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_4to1_nbits:mux_op2 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_4to1_nbits:mux_a3 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; nbits          ; 3     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_4to1_nbits:mux_d3 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_a2 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; nbits          ; 3     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_compa ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|mux_2to1_nbits:mux_compb ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|eq_check:compare ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; nbits          ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_risc|left1_shifter:shifter1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; input_width    ; 16    ; Signed Integer                                                    ;
; output_width   ; 16    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlpath:controlpath_risc"                                                                             ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; m_a1  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; m_op1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_risc|register_file:RF" ;
+---------+-------+----------+----------------------------------------+
; Port    ; Type  ; Severity ; Details                                ;
+---------+-------+----------+----------------------------------------+
; read_en ; Input ; Info     ; Stuck at VCC                           ;
+---------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_risc|mux_2to1_nbits:mux_compb" ;
+--------+-------+----------+-------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                         ;
+--------+-------+----------+-------------------------------------------------+
; input1 ; Input ; Info     ; Stuck at GND                                    ;
+--------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_risc|mux_2to1_nbits:mux_a2" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; input1 ; Input ; Info     ; Stuck at VCC                                 ;
+--------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_risc|mux_4to1_nbits:mux_a3" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; input3 ; Input ; Info     ; Stuck at VCC                                 ;
+--------+-------+----------+----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_risc|mux_4to1_nbits:mux_op2" ;
+---------------+-------+----------+----------------------------------------+
; Port          ; Type  ; Severity ; Details                                ;
+---------------+-------+----------+----------------------------------------+
; input0[15..1] ; Input ; Info     ; Stuck at GND                           ;
; input0[0]     ; Input ; Info     ; Stuck at VCC                           ;
+---------------+-------+----------+----------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed May 11 14:52:17 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC2022 -c IITB_RISC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file sign_extend.vhd
    Info (12022): Found design unit 1: sign_extend-extend File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/sign_extend.vhd Line: 13
    Info (12023): Found entity 1: sign_extend File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/sign_extend.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: register_file-behave File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/register_file.vhd Line: 25
    Info (12023): Found entity 1: register_file File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/register_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_4to1_nbits.vhd
    Info (12022): Found design unit 1: mux_4to1_nbits-behave File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/mux_4to1_nbits.vhd Line: 13
    Info (12023): Found entity 1: mux_4to1_nbits File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/mux_4to1_nbits.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_2to1_nbits.vhd
    Info (12022): Found design unit 1: mux_2to1_nbits-behave File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/mux_2to1_nbits.vhd Line: 13
    Info (12023): Found entity 1: mux_2to1_nbits File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/mux_2to1_nbits.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_2to1.vhd
    Info (12022): Found design unit 1: mux_2to1-behave File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/mux_2to1.vhd Line: 11
    Info (12023): Found entity 1: mux_2to1 File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/mux_2to1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-behave File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/memory.vhd Line: 11
    Info (12023): Found entity 1: memory File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file left1shifter.vhd
    Info (12022): Found design unit 1: left1_shifter-shift File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/left1shifter.vhd Line: 13
    Info (12023): Found entity 1: left1_shifter File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/left1shifter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file instruction_register_fetch.vhd
    Info (12022): Found design unit 1: instruction_register_fetch-behavior File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/instruction_register_fetch.vhd Line: 16
    Info (12023): Found entity 1: instruction_register_fetch File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/instruction_register_fetch.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file instruction_register.vhd
    Info (12022): Found design unit 1: instruction_register-behavior File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/instruction_register.vhd Line: 16
    Info (12023): Found entity 1: instruction_register File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/instruction_register.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file iitb_risc.vhd
    Info (12022): Found design unit 1: IITB_RISC-behave File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/IITB_RISC.vhd Line: 22
    Info (12023): Found entity 1: IITB_RISC File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/IITB_RISC.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file eq_check.vhd
    Info (12022): Found design unit 1: eq_check-behave File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/eq_check.vhd Line: 16
    Info (12023): Found entity 1: eq_check File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/eq_check.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file dregister.vhdl
    Info (12022): Found design unit 1: dregister-behave File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/dregister.vhdl Line: 16
    Info (12023): Found entity 1: dregister File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/dregister.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dflipflop.vhd
    Info (12022): Found design unit 1: dflipflop-behave File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/dflipflop.vhd Line: 14
    Info (12023): Found entity 1: dflipflop File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/dflipflop.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-behave File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/datapath.vhd Line: 47
    Info (12023): Found entity 1: datapath File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/datapath.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file controlpath.vhd
    Info (12022): Found design unit 1: controlpath-behave File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 40
    Info (12023): Found entity 1: controlpath File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file components.vhd
    Info (12022): Found design unit 1: basic File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/components.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-Behavioral File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/ALU.vhd Line: 16
    Info (12023): Found entity 1: alu File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/ALU.vhd Line: 5
Info (12127): Elaborating entity "IITB_RISC" for the top level hierarchy
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:datapath_risc" File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/IITB_RISC.vhd Line: 44
Info (12128): Elaborating entity "memory" for hierarchy "datapath:datapath_risc|memory:RAM" File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/datapath.vhd Line: 62
Info (12128): Elaborating entity "instruction_register" for hierarchy "datapath:datapath_risc|instruction_register:Inst_reg_exe" File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/datapath.vhd Line: 65
Info (12128): Elaborating entity "dregister" for hierarchy "datapath:datapath_risc|instruction_register:Inst_reg_exe|dregister:next_instruction1" File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/instruction_register.vhd Line: 18
Info (12128): Elaborating entity "instruction_register_fetch" for hierarchy "datapath:datapath_risc|instruction_register_fetch:Inst_reg_fetch" File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/datapath.vhd Line: 72
Info (12128): Elaborating entity "sign_extend" for hierarchy "datapath:datapath_risc|sign_extend:se6" File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/datapath.vhd Line: 77
Info (12128): Elaborating entity "sign_extend" for hierarchy "datapath:datapath_risc|sign_extend:se9" File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/datapath.vhd Line: 81
Info (12128): Elaborating entity "mux_2to1_nbits" for hierarchy "datapath:datapath_risc|mux_2to1_nbits:mux_mem_a" File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/datapath.vhd Line: 89
Info (12128): Elaborating entity "mux_4to1_nbits" for hierarchy "datapath:datapath_risc|mux_4to1_nbits:mux_op1" File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/datapath.vhd Line: 93
Info (12128): Elaborating entity "mux_4to1_nbits" for hierarchy "datapath:datapath_risc|mux_4to1_nbits:mux_a3" File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/datapath.vhd Line: 103
Info (12128): Elaborating entity "mux_2to1_nbits" for hierarchy "datapath:datapath_risc|mux_2to1_nbits:mux_a2" File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/datapath.vhd Line: 113
Info (12128): Elaborating entity "eq_check" for hierarchy "datapath:datapath_risc|eq_check:compare" File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/datapath.vhd Line: 126
Warning (10492): VHDL Process Statement warning at eq_check.vhd(26): signal "final" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/eq_check.vhd Line: 26
Info (12128): Elaborating entity "dflipflop" for hierarchy "datapath:datapath_risc|dflipflop:carryFF" File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/datapath.vhd Line: 130
Info (12128): Elaborating entity "mux_2to1" for hierarchy "datapath:datapath_risc|mux_2to1:mux_z" File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/datapath.vhd Line: 133
Info (12128): Elaborating entity "alu" for hierarchy "datapath:datapath_risc|alu:alu_unit" File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/datapath.vhd Line: 139
Warning (10492): VHDL Process Statement warning at ALU.vhd(26): signal "carry" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/ALU.vhd Line: 26
Warning (10492): VHDL Process Statement warning at ALU.vhd(27): signal "carry" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/ALU.vhd Line: 27
Warning (10492): VHDL Process Statement warning at ALU.vhd(33): signal "carry" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/ALU.vhd Line: 33
Warning (10631): VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable "carry", which holds its previous value in one or more paths through the process File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/ALU.vhd Line: 20
Info (10041): Inferred latch for "carry" at ALU.vhd(20) File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/ALU.vhd Line: 20
Info (12128): Elaborating entity "register_file" for hierarchy "datapath:datapath_risc|register_file:RF" File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/datapath.vhd Line: 142
Info (12128): Elaborating entity "left1_shifter" for hierarchy "datapath:datapath_risc|left1_shifter:shifter1" File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/datapath.vhd Line: 148
Info (12128): Elaborating entity "controlpath" for hierarchy "controlpath:controlpath_risc" File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/IITB_RISC.vhd Line: 85
Warning (10541): VHDL Signal Declaration warning at controlpath.vhd(21): used implicit default value for signal "m_a1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 21
Warning (10541): VHDL Signal Declaration warning at controlpath.vhd(22): used implicit default value for signal "m_op1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 22
Warning (10492): VHDL Process Statement warning at controlpath.vhd(102): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 102
Warning (10492): VHDL Process Statement warning at controlpath.vhd(103): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 103
Warning (10492): VHDL Process Statement warning at controlpath.vhd(104): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 104
Warning (10492): VHDL Process Statement warning at controlpath.vhd(105): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 105
Warning (10492): VHDL Process Statement warning at controlpath.vhd(106): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 106
Warning (10492): VHDL Process Statement warning at controlpath.vhd(107): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 107
Warning (10492): VHDL Process Statement warning at controlpath.vhd(108): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 108
Warning (10492): VHDL Process Statement warning at controlpath.vhd(109): signal "condition_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 109
Warning (10492): VHDL Process Statement warning at controlpath.vhd(109): signal "Z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 109
Warning (10492): VHDL Process Statement warning at controlpath.vhd(109): signal "C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 109
Warning (10492): VHDL Process Statement warning at controlpath.vhd(110): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 110
Warning (10492): VHDL Process Statement warning at controlpath.vhd(110): signal "condition_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 110
Warning (10492): VHDL Process Statement warning at controlpath.vhd(134): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 134
Warning (10492): VHDL Process Statement warning at controlpath.vhd(198): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 198
Warning (10631): VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable "en_z", which holds its previous value in one or more paths through the process File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Warning (10631): VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable "en_c", which holds its previous value in one or more paths through the process File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Warning (10631): VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable "en_A", which holds its previous value in one or more paths through the process File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Warning (10631): VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable "wr_rf", which holds its previous value in one or more paths through the process File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Warning (10631): VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable "en_ir", which holds its previous value in one or more paths through the process File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Warning (10631): VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable "en_irf", which holds its previous value in one or more paths through the process File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Warning (10631): VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable "wr_mem", which holds its previous value in one or more paths through the process File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Warning (10631): VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable "rd_mem", which holds its previous value in one or more paths through the process File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Warning (10631): VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable "m_mem_a", which holds its previous value in one or more paths through the process File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Warning (10631): VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable "m_op1_0", which holds its previous value in one or more paths through the process File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Warning (10631): VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable "m_op1_1", which holds its previous value in one or more paths through the process File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Warning (10631): VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable "m_op2_0", which holds its previous value in one or more paths through the process File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Warning (10631): VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable "m_op2_1", which holds its previous value in one or more paths through the process File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Warning (10631): VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable "m_a2", which holds its previous value in one or more paths through the process File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Warning (10631): VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable "m_a3_0", which holds its previous value in one or more paths through the process File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Warning (10631): VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable "m_a3_1", which holds its previous value in one or more paths through the process File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Warning (10631): VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable "m_d3_0", which holds its previous value in one or more paths through the process File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Warning (10631): VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable "m_d3_1", which holds its previous value in one or more paths through the process File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Warning (10631): VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable "op_sel", which holds its previous value in one or more paths through the process File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Warning (10631): VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable "m_z", which holds its previous value in one or more paths through the process File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Warning (10631): VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable "m_comp_a", which holds its previous value in one or more paths through the process File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Warning (10631): VHDL Process Statement warning at controlpath.vhd(53): inferring latch(es) for signal or variable "m_comp_b", which holds its previous value in one or more paths through the process File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Info (10041): Inferred latch for "m_comp_b" at controlpath.vhd(53) File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Info (10041): Inferred latch for "m_comp_a" at controlpath.vhd(53) File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Info (10041): Inferred latch for "m_z" at controlpath.vhd(53) File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Info (10041): Inferred latch for "op_sel" at controlpath.vhd(53) File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Info (10041): Inferred latch for "m_d3_1" at controlpath.vhd(53) File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Info (10041): Inferred latch for "m_d3_0" at controlpath.vhd(53) File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Info (10041): Inferred latch for "m_a3_1" at controlpath.vhd(53) File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Info (10041): Inferred latch for "m_a3_0" at controlpath.vhd(53) File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Info (10041): Inferred latch for "m_a2" at controlpath.vhd(53) File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Info (10041): Inferred latch for "m_op2_1" at controlpath.vhd(53) File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Info (10041): Inferred latch for "m_op2_0" at controlpath.vhd(53) File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Info (10041): Inferred latch for "m_op1_1" at controlpath.vhd(53) File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Info (10041): Inferred latch for "m_op1_0" at controlpath.vhd(53) File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Info (10041): Inferred latch for "m_mem_a" at controlpath.vhd(53) File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Info (10041): Inferred latch for "rd_mem" at controlpath.vhd(53) File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Info (10041): Inferred latch for "wr_mem" at controlpath.vhd(53) File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Info (10041): Inferred latch for "en_irf" at controlpath.vhd(53) File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Info (10041): Inferred latch for "en_ir" at controlpath.vhd(53) File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Info (10041): Inferred latch for "wr_rf" at controlpath.vhd(53) File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Info (10041): Inferred latch for "en_A" at controlpath.vhd(53) File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Info (10041): Inferred latch for "en_c" at controlpath.vhd(53) File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Info (10041): Inferred latch for "en_z" at controlpath.vhd(53) File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 53
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "controlpath:controlpath_risc|m_comp_a" merged with LATCH primitive "controlpath:controlpath_risc|m_comp_b" File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 17
Warning (13012): Latch controlpath:controlpath_risc|m_mem_a has unsafe behavior File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc|Q.LW2 File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 42
Warning (13012): Latch controlpath:controlpath_risc|m_comp_b has unsafe behavior File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc|Q.LW1 File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 42
Warning (13012): Latch controlpath:controlpath_risc|m_z has unsafe behavior File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc|Q.LW1 File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/controlpath.vhd Line: 42
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock_50" File: F:/EE309_Project1_200070044/Project1_309_IITBRISC2022/IITB_RISC.vhd Line: 11
Info (21057): Implemented 1188 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 128 output pins
    Info (21061): Implemented 1057 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 4758 megabytes
    Info: Processing ended: Wed May 11 14:52:30 2022
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


