Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP_dft
Version: K-2015.06
Date   : Mon Sep 25 08:02:20 2023
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP_dft                            2.40e-02    0.117 1.38e+07    0.155 100.0
  U0_SYS_CNTRL (SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16_test_1)
                                       2.36e-04 2.42e-03 4.37e+05 3.09e-03   2.0
  U0_RegFile (Reg_File_ADDR_WD4_DATA_WD8_test_1)
                                       4.38e-03 3.74e-02 3.58e+06 4.54e-02  29.3
  U0_ALU (ALU_op_size8_rslt_size16_fun_size4_test_1)
                                       3.87e-05 2.52e-02 4.20e+06 2.95e-02  19.0
    mult_53 (ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0)
                                       5.27e-06 1.21e-06 1.65e+06 1.66e-03   1.1
    add_47 (ALU_op_size8_rslt_size16_fun_size4_DW01_add_0)
                                       6.16e-07 9.10e-06 2.05e+05 2.15e-04   0.1
    sub_50 (ALU_op_size8_rslt_size16_fun_size4_DW01_sub_0)
                                       1.13e-06 8.35e-06 2.48e+05 2.57e-04   0.2
    div_56 (ALU_op_size8_rslt_size16_fun_size4_DW_div_uns_0)
                                       1.15e-05 4.76e-05 1.24e+06 1.30e-03   0.8
  U0_PULSE_GEN (PULSE_GEN_test_1)      1.61e-05 3.16e-04 1.85e+04 3.50e-04   0.2
  CTRL_2_TX_FIFO (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3_test_1)
                                       3.20e-03 2.49e-02 2.37e+06 3.05e-02  19.7
    R2W_SYNC (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_1)
                                       2.02e-05 2.36e-03 1.09e+05 2.48e-03   1.6
    W2R_SYNC (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_0)
                                       2.52e-05 2.44e-03 1.10e+05 2.57e-03   1.7
    U0_WRITE_FULL (WRITE_FULL_ADDR_WIDTH3_test_1)
                                       2.24e-04 1.63e-03 2.14e+05 2.07e-03   1.3
    U0_READ_EMPTY (READ_EMPTY_ADDR_WIDTH3_test_1)
                                       4.21e-04 1.74e-03 2.09e+05 2.37e-03   1.5
    U0_FIFO_MEM (FIFO_MEM_DATA_WIDTH8_ADDR_WIDTH3_test_1)
                                       2.11e-03 1.67e-02 1.72e+06 2.05e-02  13.2
  U0_DATA_SYNC (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1)
                                       1.44e-07 3.03e-03 2.08e+05 3.24e-03   2.1
  U0_CLK_GATE (CLK_GATE)               3.67e-03 1.41e-03 1.72e+04 5.10e-03   3.3
  U0_RX_DIV_R_CALC (RX_DIV_R_CALC_DIV_RATIO_WIDTH4_prescale_wd6)
                                       8.94e-06 7.86e-06 4.03e+04 5.71e-05   0.0
  RX_ClkDiv (ClkDiv_DIV_RATIO_WIDTH4_test_1)
                                       2.17e-04 2.40e-03 3.09e+05 2.93e-03   1.9
  TX_ClkDiv (ClkDiv_DIV_RATIO_WIDTH6_test_1)
                                       2.94e-04 2.79e-03 4.74e+05 3.56e-03   2.3
  U0_UART (UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8_test_1)
                                       2.97e-03 1.44e-02 1.99e+06 1.93e-02  12.5
    U0_UART_TX (UART_TX_TOP_TX_data_width8_test_1)
                                       8.10e-04 5.48e-03 5.52e+05 6.84e-03   4.4
      FSM (UART_TX_fsm_test_1)         1.92e-04 1.22e-03 1.10e+05 1.53e-03   1.0
      DATAPATH (UART_TX_DATA_PATH_width8_test_1)
                                       6.19e-04 4.26e-03 4.42e+05 5.32e-03   3.4
        PARITY_BLOCK (parity_calc_width8_test_1)
                                       1.48e-05 4.23e-04 1.15e+05 5.53e-04   0.4
        SERIAL_BLOCK (serializer_width8_test_1)
                                       1.19e-04 3.39e-03 2.88e+05 3.80e-03   2.5
    U0_UART_RX (UART_RX_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_test_1)
                                       1.64e-03 8.83e-03 1.43e+06 1.19e-02   7.7
      U0_UART_RX_fsm (UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6_test_1)
                                       2.65e-04 1.45e-03 1.37e+05 1.85e-03   1.2
      U0_UART_RX_DATAPATH (UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6_test_1)
                                       1.25e-03 7.32e-03 1.29e+06 9.86e-03   6.4
        U0_stp_chk (stp_chk_test_1)    4.64e-06 2.77e-04 2.07e+04 3.02e-04   0.2
        U0_par_chk (par_chk_data_wd8_test_1)
                                       1.27e-05 2.80e-04 1.19e+05 4.12e-04   0.3
        U0_deserializer (deserializer_data_wd8_bit_count_wd3_test_1)
                                       7.80e-05 2.10e-03 1.89e+05 2.37e-03   1.5
        U0_data_smapling (data_smapling_prescale_wd6_test_1)
                                       2.37e-04 1.54e-03 5.54e+05 2.33e-03   1.5
        U0_edge_bit_counter (edge_bit_counter_prescale_wd6_bit_count_wd3_test_1)
                                       2.09e-04 3.07e-03 4.02e+05 3.68e-03   2.4
  RST_SYNC_2 (RST_SYNC_NUM_STAGES2_test_1)
                                       6.10e-06 7.05e-04 2.84e+04 7.39e-04   0.5
  RST_SYNC_1 (RST_SYNC_NUM_STAGES2_test_0)
                                       9.02e-06 7.16e-04 2.91e+04 7.54e-04   0.5
  U6_mux2X1 (mux2X1_1)                 1.98e-05 7.53e-05 5.81e+03 1.01e-04   0.1
  U5_mux2X1 (mux2X1_2)                 1.98e-05 7.56e-05 5.88e+03 1.01e-04   0.1
  U4_mux2X1 (mux2X1_3)                 1.19e-04 8.36e-05 6.19e+03 2.09e-04   0.1
  U3_mux2X1 (mux2X1_4)                 6.23e-04 1.71e-04 6.19e+03 8.00e-04   0.5
  U2_mux2X1 (mux2X1_5)                 5.58e-04 1.70e-04 6.19e+03 7.35e-04   0.5
  U1_mux2X1 (mux2X1_6)                 4.17e-04 1.67e-04 6.19e+03 5.90e-04   0.4
  U0_mux2X1 (mux2X1_0)                 5.09e-03 3.41e-04 1.06e+04 5.44e-03   3.5
1
