library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity frequency_counter is
  port (
    clock: in std_logic;--时钟为24MHZ
	 spk:in std_logic
  );
end top_level;

architecture behave of top_level is
	
end behave;









