Analysis & Synthesis report for guess_number
Sat Jan 06 19:00:24 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Parameter Settings for Inferred Entity Instance: oct_decode:inst|lpm_divide:Div2
 12. Parameter Settings for Inferred Entity Instance: oct_decode:inst|lpm_divide:Mod3
 13. Parameter Settings for Inferred Entity Instance: oct_decode:inst|lpm_divide:Div1
 14. Parameter Settings for Inferred Entity Instance: oct_decode:inst|lpm_divide:Mod2
 15. Parameter Settings for Inferred Entity Instance: oct_decode:inst|lpm_divide:Div0
 16. Parameter Settings for Inferred Entity Instance: oct_decode:inst|lpm_divide:Mod1
 17. Parameter Settings for Inferred Entity Instance: oct_decode:inst|lpm_divide:Mod0
 18. Analysis & Synthesis Messages
 19. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jan 06 19:00:24 2024        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; guess_number                                 ;
; Top-level Entity Name              ; FINAL                                        ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 1,063                                        ;
;     Total combinational functions  ; 1,062                                        ;
;     Dedicated logic registers      ; 113                                          ;
; Total registers                    ; 113                                          ;
; Total pins                         ; 103                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; FINAL              ; guess_number       ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                   ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+
; seven_display.v                  ; yes             ; User Verilog HDL File              ; D:/de2/final_exam_project/seven_display.v                      ;
; oct_decode.v                     ; yes             ; User Verilog HDL File              ; D:/de2/final_exam_project/oct_decode.v                         ;
; lfsr_14bit.v                     ; yes             ; User Verilog HDL File              ; D:/de2/final_exam_project/lfsr_14bit.v                         ;
; div1.v                           ; yes             ; User Verilog HDL File              ; D:/de2/final_exam_project/div1.v                               ;
; com.v                            ; yes             ; User Verilog HDL File              ; D:/de2/final_exam_project/com.v                                ;
; four_data_com.bdf                ; yes             ; User Block Diagram/Schematic File  ; D:/de2/final_exam_project/four_data_com.bdf                    ;
; inp_add.v                        ; yes             ; User Verilog HDL File              ; D:/de2/final_exam_project/inp_add.v                            ;
; seven_bit_or.v                   ; yes             ; User Verilog HDL File              ; D:/de2/final_exam_project/seven_bit_or.v                       ;
; adder.v                          ; yes             ; User Verilog HDL File              ; D:/de2/final_exam_project/adder.v                              ;
; A.bdf                            ; yes             ; User Block Diagram/Schematic File  ; D:/de2/final_exam_project/A.bdf                                ;
; B.bdf                            ; yes             ; User Block Diagram/Schematic File  ; D:/de2/final_exam_project/B.bdf                                ;
; c_b_3.bdf                        ; yes             ; User Block Diagram/Schematic File  ; D:/de2/final_exam_project/c_b_3.bdf                            ;
; FINAL.bdf                        ; yes             ; User Block Diagram/Schematic File  ; D:/de2/final_exam_project/FINAL.bdf                            ;
; div20.v                          ; yes             ; User Verilog HDL File              ; D:/de2/final_exam_project/div20.v                              ;
; random_gen.bdf                   ; yes             ; User Block Diagram/Schematic File  ; D:/de2/final_exam_project/random_gen.bdf                       ;
; inp_add_4by4.bdf                 ; yes             ; User Block Diagram/Schematic File  ; D:/de2/final_exam_project/inp_add_4by4.bdf                     ;
; seven_display_4by4.bdf           ; yes             ; User Block Diagram/Schematic File  ; D:/de2/final_exam_project/seven_display_4by4.bdf               ;
; seed_select.v                    ; yes             ; User Verilog HDL File              ; D:/de2/final_exam_project/seed_select.v                        ;
; seven_display_blink.bdf          ; yes             ; User Block Diagram/Schematic File  ; D:/de2/final_exam_project/seven_display_blink.bdf              ;
; ab_dis.v                         ; yes             ; User Verilog HDL File              ; D:/de2/final_exam_project/ab_dis.v                             ;
; ab.v                             ; yes             ; User Verilog HDL File              ; D:/de2/final_exam_project/ab.v                                 ;
; run_blink.v                      ; yes             ; User Verilog HDL File              ; D:/de2/final_exam_project/run_blink.v                          ;
; run_blink2.bdf                   ; yes             ; User Block Diagram/Schematic File  ; D:/de2/final_exam_project/run_blink2.bdf                       ;
; anser_dis.v                      ; yes             ; User Verilog HDL File              ; D:/de2/final_exam_project/anser_dis.v                          ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_divide.tdf ;
; db/lpm_divide_rfm.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/de2/final_exam_project/db/lpm_divide_rfm.tdf                ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/de2/final_exam_project/db/sign_div_unsign_5nh.tdf           ;
; db/alt_u_div_c5f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/de2/final_exam_project/db/alt_u_div_c5f.tdf                 ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/de2/final_exam_project/db/add_sub_lkc.tdf                   ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/de2/final_exam_project/db/add_sub_mkc.tdf                   ;
; db/lpm_divide_h6m.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/de2/final_exam_project/db/lpm_divide_h6m.tdf                ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/de2/final_exam_project/db/sign_div_unsign_olh.tdf           ;
; db/alt_u_div_i2f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/de2/final_exam_project/db/alt_u_div_i2f.tdf                 ;
; db/lpm_divide_hem.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/de2/final_exam_project/db/lpm_divide_hem.tdf                ;
; db/sign_div_unsign_rlh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/de2/final_exam_project/db/sign_div_unsign_rlh.tdf           ;
; db/alt_u_div_o2f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/de2/final_exam_project/db/alt_u_div_o2f.tdf                 ;
; db/lpm_divide_eem.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/de2/final_exam_project/db/lpm_divide_eem.tdf                ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 1,063    ;
;                                             ;          ;
; Total combinational functions               ; 1062     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 300      ;
;     -- 3 input functions                    ; 244      ;
;     -- <=2 input functions                  ; 518      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 780      ;
;     -- arithmetic mode                      ; 282      ;
;                                             ;          ;
; Total registers                             ; 113      ;
;     -- Dedicated logic registers            ; 113      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 103      ;
; Maximum fan-out node                        ; CLOCK_27 ;
; Maximum fan-out                             ; 55       ;
; Total fan-out                               ; 3216     ;
; Average fan-out                             ; 2.52     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                           ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                    ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; |FINAL                                    ; 1062 (2)          ; 113 (0)      ; 0           ; 0            ; 0       ; 0         ; 103  ; 0            ; |FINAL                                                                                                                 ; work         ;
;    |A:inst8|                              ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|A:inst8                                                                                                         ;              ;
;       |adder:inst8|                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|A:inst8|adder:inst8                                                                                             ;              ;
;       |com:inst1|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|A:inst8|com:inst1                                                                                               ;              ;
;       |com:inst2|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|A:inst8|com:inst2                                                                                               ;              ;
;       |com:inst3|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|A:inst8|com:inst3                                                                                               ;              ;
;       |com:inst|                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|A:inst8|com:inst                                                                                                ;              ;
;    |B:inst1|                              ; 51 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|B:inst1                                                                                                         ;              ;
;       |adder:inst8|                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|B:inst1|adder:inst8                                                                                             ;              ;
;       |c_b_3:inst5|                       ; 15 (1)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|B:inst1|c_b_3:inst5                                                                                             ;              ;
;          |com:inst1|                      ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|B:inst1|c_b_3:inst5|com:inst1                                                                                   ;              ;
;          |com:inst2|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|B:inst1|c_b_3:inst5|com:inst2                                                                                   ;              ;
;          |com:inst|                       ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|B:inst1|c_b_3:inst5|com:inst                                                                                    ;              ;
;       |c_b_3:inst6|                       ; 9 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|B:inst1|c_b_3:inst6                                                                                             ;              ;
;          |com:inst1|                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|B:inst1|c_b_3:inst6|com:inst1                                                                                   ;              ;
;          |com:inst2|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|B:inst1|c_b_3:inst6|com:inst2                                                                                   ;              ;
;          |com:inst|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|B:inst1|c_b_3:inst6|com:inst                                                                                    ;              ;
;       |c_b_3:inst7|                       ; 9 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|B:inst1|c_b_3:inst7                                                                                             ;              ;
;          |com:inst1|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|B:inst1|c_b_3:inst7|com:inst1                                                                                   ;              ;
;          |com:inst2|                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|B:inst1|c_b_3:inst7|com:inst2                                                                                   ;              ;
;          |com:inst|                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|B:inst1|c_b_3:inst7|com:inst                                                                                    ;              ;
;       |c_b_3:inst|                        ; 15 (1)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|B:inst1|c_b_3:inst                                                                                              ;              ;
;          |com:inst1|                      ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|B:inst1|c_b_3:inst|com:inst1                                                                                    ;              ;
;          |com:inst2|                      ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|B:inst1|c_b_3:inst|com:inst2                                                                                    ;              ;
;          |com:inst|                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|B:inst1|c_b_3:inst|com:inst                                                                                     ;              ;
;    |ab_dis:inst9|                         ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|ab_dis:inst9                                                                                                    ;              ;
;    |anser_dis:inst16|                     ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|anser_dis:inst16                                                                                                ;              ;
;    |four_data_com:inst6|                  ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|four_data_com:inst6                                                                                             ;              ;
;       |com:inst2|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|four_data_com:inst6|com:inst2                                                                                   ;              ;
;       |com:inst3|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|four_data_com:inst6|com:inst3                                                                                   ;              ;
;       |com:inst4|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|four_data_com:inst6|com:inst4                                                                                   ;              ;
;       |com:inst5|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|four_data_com:inst6|com:inst5                                                                                   ;              ;
;       |com:inst6|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|four_data_com:inst6|com:inst6                                                                                   ;              ;
;    |inp_add_4by4:inst28|                  ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|inp_add_4by4:inst28                                                                                             ;              ;
;       |inp_add:inst1|                     ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|inp_add_4by4:inst28|inp_add:inst1                                                                               ;              ;
;       |inp_add:inst2|                     ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|inp_add_4by4:inst28|inp_add:inst2                                                                               ;              ;
;       |inp_add:inst3|                     ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|inp_add_4by4:inst28|inp_add:inst3                                                                               ;              ;
;       |inp_add:inst|                      ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|inp_add_4by4:inst28|inp_add:inst                                                                                ;              ;
;    |oct_decode:inst|                      ; 744 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst                                                                                                 ;              ;
;       |lpm_divide:Div0|                   ; 134 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Div0                                                                                 ;              ;
;          |lpm_divide_eem:auto_generated|  ; 134 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Div0|lpm_divide_eem:auto_generated                                                   ;              ;
;             |sign_div_unsign_olh:divider| ; 134 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider                       ;              ;
;                |alt_u_div_i2f:divider|    ; 134 (134)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider ;              ;
;       |lpm_divide:Div1|                   ; 157 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Div1                                                                                 ;              ;
;          |lpm_divide_hem:auto_generated|  ; 157 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated                                                   ;              ;
;             |sign_div_unsign_rlh:divider| ; 157 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider                       ;              ;
;                |alt_u_div_o2f:divider|    ; 157 (157)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Div1|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider ;              ;
;       |lpm_divide:Div2|                   ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Div2                                                                                 ;              ;
;          |lpm_divide_rfm:auto_generated|  ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Div2|lpm_divide_rfm:auto_generated                                                   ;              ;
;             |sign_div_unsign_5nh:divider| ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider                       ;              ;
;                |alt_u_div_c5f:divider|    ; 123 (123)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider ;              ;
;       |lpm_divide:Mod0|                   ; 139 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Mod0                                                                                 ;              ;
;          |lpm_divide_h6m:auto_generated|  ; 139 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Mod0|lpm_divide_h6m:auto_generated                                                   ;              ;
;             |sign_div_unsign_olh:divider| ; 139 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Mod0|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider                       ;              ;
;                |alt_u_div_i2f:divider|    ; 139 (139)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Mod0|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider ; work         ;
;       |lpm_divide:Mod1|                   ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Mod1                                                                                 ;              ;
;          |lpm_divide_h6m:auto_generated|  ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Mod1|lpm_divide_h6m:auto_generated                                                   ;              ;
;             |sign_div_unsign_olh:divider| ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider                       ;              ;
;                |alt_u_div_i2f:divider|    ; 101 (101)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider ;              ;
;       |lpm_divide:Mod2|                   ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Mod2                                                                                 ;              ;
;          |lpm_divide_h6m:auto_generated|  ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Mod2|lpm_divide_h6m:auto_generated                                                   ;              ;
;             |sign_div_unsign_olh:divider| ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Mod2|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider                       ;              ;
;                |alt_u_div_i2f:divider|    ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Mod2|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider ;              ;
;       |lpm_divide:Mod3|                   ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Mod3                                                                                 ;              ;
;          |lpm_divide_h6m:auto_generated|  ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Mod3|lpm_divide_h6m:auto_generated                                                   ;              ;
;             |sign_div_unsign_olh:divider| ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider                       ;              ;
;                |alt_u_div_i2f:divider|    ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|oct_decode:inst|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider ;              ;
;    |random_gen:inst27|                    ; 38 (10)           ; 29 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|random_gen:inst27                                                                                               ;              ;
;       |div20:inst26|                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|random_gen:inst27|div20:inst26                                                                                  ;              ;
;       |lfsr_14bit:inst|                   ; 27 (27)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|random_gen:inst27|lfsr_14bit:inst                                                                               ;              ;
;    |run_blink2:inst2|                     ; 45 (0)            ; 35 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|run_blink2:inst2                                                                                                ;              ;
;       |div20:inst1|                       ; 35 (35)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|run_blink2:inst2|div20:inst1                                                                                    ;              ;
;       |run_blink:inst|                    ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|run_blink2:inst2|run_blink:inst                                                                                 ;              ;
;    |seven_display_4by4:inst29|            ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|seven_display_4by4:inst29                                                                                       ;              ;
;       |seven_display:inst13|              ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|seven_display_4by4:inst29|seven_display:inst13                                                                  ;              ;
;       |seven_display:inst14|              ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|seven_display_4by4:inst29|seven_display:inst14                                                                  ;              ;
;       |seven_display:inst15|              ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|seven_display_4by4:inst29|seven_display:inst15                                                                  ;              ;
;       |seven_display:inst16|              ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|seven_display_4by4:inst29|seven_display:inst16                                                                  ;              ;
;    |seven_display_4by4:inst4|             ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|seven_display_4by4:inst4                                                                                        ;              ;
;       |seven_display:inst13|              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|seven_display_4by4:inst4|seven_display:inst13                                                                   ;              ;
;       |seven_display:inst14|              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|seven_display_4by4:inst4|seven_display:inst14                                                                   ;              ;
;    |seven_display_blink:inst7|            ; 79 (1)            ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|seven_display_blink:inst7                                                                                       ;              ;
;       |div1:inst8|                        ; 34 (34)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|seven_display_blink:inst7|div1:inst8                                                                            ;              ;
;       |seven_bit_or:inst5|                ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|seven_display_blink:inst7|seven_bit_or:inst5                                                                    ;              ;
;       |seven_bit_or:inst6|                ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|seven_display_blink:inst7|seven_bit_or:inst6                                                                    ;              ;
;       |seven_bit_or:inst7|                ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|seven_display_blink:inst7|seven_bit_or:inst7                                                                    ;              ;
;       |seven_bit_or:inst|                 ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FINAL|seven_display_blink:inst7|seven_bit_or:inst                                                                     ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+----------------------------------------+------------------------------------------------+
; Register name                          ; Reason for Removal                             ;
+----------------------------------------+------------------------------------------------+
; ab_dis:inst9|BO[3]                     ; Stuck at GND due to stuck port data_in         ;
; ab_dis:inst9|AO[3]                     ; Stuck at GND due to stuck port data_in         ;
; random_gen:inst27|div20:inst26|r[0]    ; Merged with run_blink2:inst2|div20:inst1|r[0]  ;
; random_gen:inst27|div20:inst26|r[1]    ; Merged with run_blink2:inst2|div20:inst1|r[1]  ;
; random_gen:inst27|div20:inst26|r[2]    ; Merged with run_blink2:inst2|div20:inst1|r[2]  ;
; random_gen:inst27|div20:inst26|r[3]    ; Merged with run_blink2:inst2|div20:inst1|r[3]  ;
; random_gen:inst27|div20:inst26|r[4]    ; Merged with run_blink2:inst2|div20:inst1|r[4]  ;
; random_gen:inst27|div20:inst26|r[5]    ; Merged with run_blink2:inst2|div20:inst1|r[5]  ;
; random_gen:inst27|div20:inst26|r[6]    ; Merged with run_blink2:inst2|div20:inst1|r[6]  ;
; random_gen:inst27|div20:inst26|r[7]    ; Merged with run_blink2:inst2|div20:inst1|r[7]  ;
; random_gen:inst27|div20:inst26|r[8]    ; Merged with run_blink2:inst2|div20:inst1|r[8]  ;
; random_gen:inst27|div20:inst26|r[9]    ; Merged with run_blink2:inst2|div20:inst1|r[9]  ;
; random_gen:inst27|div20:inst26|r[10]   ; Merged with run_blink2:inst2|div20:inst1|r[10] ;
; random_gen:inst27|div20:inst26|r[11]   ; Merged with run_blink2:inst2|div20:inst1|r[11] ;
; random_gen:inst27|div20:inst26|r[12]   ; Merged with run_blink2:inst2|div20:inst1|r[12] ;
; random_gen:inst27|div20:inst26|r[13]   ; Merged with run_blink2:inst2|div20:inst1|r[13] ;
; random_gen:inst27|div20:inst26|r[14]   ; Merged with run_blink2:inst2|div20:inst1|r[14] ;
; random_gen:inst27|div20:inst26|r[15]   ; Merged with run_blink2:inst2|div20:inst1|r[15] ;
; random_gen:inst27|div20:inst26|r[16]   ; Merged with run_blink2:inst2|div20:inst1|r[16] ;
; random_gen:inst27|div20:inst26|r[17]   ; Merged with run_blink2:inst2|div20:inst1|r[17] ;
; random_gen:inst27|div20:inst26|r[18]   ; Merged with run_blink2:inst2|div20:inst1|r[18] ;
; random_gen:inst27|div20:inst26|r[19]   ; Merged with run_blink2:inst2|div20:inst1|r[19] ;
; random_gen:inst27|div20:inst26|r[20]   ; Merged with run_blink2:inst2|div20:inst1|r[20] ;
; random_gen:inst27|div20:inst26|r[21]   ; Merged with run_blink2:inst2|div20:inst1|r[21] ;
; random_gen:inst27|div20:inst26|r[22]   ; Merged with run_blink2:inst2|div20:inst1|r[22] ;
; random_gen:inst27|div20:inst26|r[23]   ; Merged with run_blink2:inst2|div20:inst1|r[23] ;
; random_gen:inst27|div20:inst26|r[24]   ; Merged with run_blink2:inst2|div20:inst1|r[24] ;
; random_gen:inst27|div20:inst26|r[25]   ; Merged with run_blink2:inst2|div20:inst1|r[25] ;
; Total Number of Removed Registers = 28 ;                                                ;
+----------------------------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 113   ;
; Number of registers using Synchronous Clear  ; 52    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 16    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; run_blink2:inst2|run_blink:inst|led[1] ; 3       ;
; run_blink2:inst2|run_blink:inst|led[0] ; 3       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: oct_decode:inst|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                ;
; LPM_WIDTHD             ; 10             ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_rfm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: oct_decode:inst|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_h6m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: oct_decode:inst|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                ;
; LPM_WIDTHD             ; 7              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_hem ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: oct_decode:inst|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_h6m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: oct_decode:inst|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_eem ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: oct_decode:inst|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_h6m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: oct_decode:inst|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_h6m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Jan 06 19:00:19 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off guess_number -c guess_number
Info: Found 1 design units, including 1 entities, in source file seven_display.v
    Info: Found entity 1: seven_display
Info: Found 1 design units, including 1 entities, in source file oct_decode.v
    Info: Found entity 1: oct_decode
Info: Found 1 design units, including 1 entities, in source file test_block.bdf
    Info: Found entity 1: test_block
Info: Found 1 design units, including 1 entities, in source file lfsr_14bit.v
    Info: Found entity 1: lfsr_14bit
Info: Found 1 design units, including 1 entities, in source file div1.v
    Info: Found entity 1: div1
Info: Found 1 design units, including 1 entities, in source file com.v
    Info: Found entity 1: com
Info: Found 1 design units, including 1 entities, in source file test_block_2.bdf
    Info: Found entity 1: test_block_2
Info: Found 1 design units, including 1 entities, in source file four_data_com.bdf
    Info: Found entity 1: four_data_com
Info: Found 1 design units, including 1 entities, in source file inp_add.v
    Info: Found entity 1: inp_add
Info: Found 1 design units, including 1 entities, in source file seven_bit_or.v
    Info: Found entity 1: seven_bit_or
Info: Found 1 design units, including 1 entities, in source file div2.v
    Info: Found entity 1: div2
Info: Found 1 design units, including 1 entities, in source file adder.v
    Info: Found entity 1: adder
Info: Found 1 design units, including 1 entities, in source file a.bdf
    Info: Found entity 1: A
Info: Found 1 design units, including 1 entities, in source file b.bdf
    Info: Found entity 1: B
Info: Found 1 design units, including 1 entities, in source file c_b_3.bdf
    Info: Found entity 1: c_b_3
Info: Found 1 design units, including 1 entities, in source file inp_add4.v
    Info: Found entity 1: inp_add4
Info: Found 1 design units, including 1 entities, in source file final.bdf
    Info: Found entity 1: FINAL
Info: Found 1 design units, including 1 entities, in source file inp_add99.v
    Info: Found entity 1: inp_add99
Info: Found 1 design units, including 1 entities, in source file oct_decode2.v
    Info: Found entity 1: oct_decode2
Info: Found 1 design units, including 1 entities, in source file div20.v
    Info: Found entity 1: div20
Info: Found 1 design units, including 1 entities, in source file random_gen.bdf
    Info: Found entity 1: random_gen
Info: Found 1 design units, including 1 entities, in source file inp_add_4by4.bdf
    Info: Found entity 1: inp_add_4by4
Info: Found 1 design units, including 1 entities, in source file seven_display_4by4.bdf
    Info: Found entity 1: seven_display_4by4
Info: Found 1 design units, including 1 entities, in source file enter_count.bdf
    Info: Found entity 1: enter_count
Info: Found 1 design units, including 1 entities, in source file seed_select.v
    Info: Found entity 1: seed_select
Info: Found 1 design units, including 1 entities, in source file seven_display_blink.bdf
    Info: Found entity 1: seven_display_blink
Info: Found 1 design units, including 1 entities, in source file ab_dis.v
    Info: Found entity 1: ab_dis
Info: Found 1 design units, including 1 entities, in source file ab.v
    Info: Found entity 1: ab
Info: Found 1 design units, including 1 entities, in source file run_blink.v
    Info: Found entity 1: run_blink
Info: Found 1 design units, including 1 entities, in source file run_blink2.bdf
    Info: Found entity 1: run_blink2
Info: Found 1 design units, including 1 entities, in source file anser_dis.v
    Info: Found entity 1: anser_dis
Info: Elaborating entity "FINAL" for the top level hierarchy
Warning: No superset bus at connection
Info: Elaborating entity "seven_display_blink" for hierarchy "seven_display_blink:inst7"
Info: Elaborating entity "seven_bit_or" for hierarchy "seven_display_blink:inst7|seven_bit_or:inst7"
Info: Elaborating entity "div1" for hierarchy "seven_display_blink:inst7|div1:inst8"
Warning (10230): Verilog HDL assignment warning at div1.v(11): truncated value with size 32 to match size of target (26)
Info: Elaborating entity "com" for hierarchy "com:inst12"
Info: Elaborating entity "ab_dis" for hierarchy "ab_dis:inst9"
Info: Elaborating entity "A" for hierarchy "A:inst8"
Info: Elaborating entity "adder" for hierarchy "A:inst8|adder:inst8"
Info: Elaborating entity "oct_decode" for hierarchy "oct_decode:inst"
Warning (10230): Verilog HDL assignment warning at oct_decode.v(9): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at oct_decode.v(10): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at oct_decode.v(11): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at oct_decode.v(12): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "random_gen" for hierarchy "random_gen:inst27"
Info: Elaborating entity "lfsr_14bit" for hierarchy "random_gen:inst27|lfsr_14bit:inst"
Info: Elaborating entity "div20" for hierarchy "random_gen:inst27|div20:inst26"
Warning (10230): Verilog HDL assignment warning at div20.v(11): truncated value with size 32 to match size of target (26)
Info: Elaborating entity "four_data_com" for hierarchy "four_data_com:inst6"
Info: Elaborating entity "seed_select" for hierarchy "seed_select:inst3"
Info: Elaborating entity "inp_add_4by4" for hierarchy "inp_add_4by4:inst28"
Info: Elaborating entity "inp_add" for hierarchy "inp_add_4by4:inst28|inp_add:inst"
Warning (10230): Verilog HDL assignment warning at inp_add.v(13): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "B" for hierarchy "B:inst1"
Info: Elaborating entity "c_b_3" for hierarchy "B:inst1|c_b_3:inst"
Info: Elaborating entity "seven_display_4by4" for hierarchy "seven_display_4by4:inst29"
Info: Elaborating entity "seven_display" for hierarchy "seven_display_4by4:inst29|seven_display:inst13"
Info: Elaborating entity "ab" for hierarchy "ab:inst5"
Info: Elaborating entity "run_blink2" for hierarchy "run_blink2:inst2"
Info: Elaborating entity "run_blink" for hierarchy "run_blink2:inst2|run_blink:inst"
Warning (10230): Verilog HDL assignment warning at run_blink.v(13): truncated value with size 32 to match size of target (8)
Info: Elaborating entity "anser_dis" for hierarchy "anser_dis:inst16"
Info: Inferred 7 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "oct_decode:inst|Div2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "oct_decode:inst|Mod3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "oct_decode:inst|Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "oct_decode:inst|Mod2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "oct_decode:inst|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "oct_decode:inst|Mod1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "oct_decode:inst|Mod0"
Info: Elaborated megafunction instantiation "oct_decode:inst|lpm_divide:Div2"
Info: Instantiated megafunction "oct_decode:inst|lpm_divide:Div2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_rfm.tdf
    Info: Found entity 1: lpm_divide_rfm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info: Found entity 1: sign_div_unsign_5nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf
    Info: Found entity 1: alt_u_div_c5f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborated megafunction instantiation "oct_decode:inst|lpm_divide:Mod3"
Info: Instantiated megafunction "oct_decode:inst|lpm_divide:Mod3" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_h6m.tdf
    Info: Found entity 1: lpm_divide_h6m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info: Found entity 1: sign_div_unsign_olh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info: Found entity 1: alt_u_div_i2f
Info: Elaborated megafunction instantiation "oct_decode:inst|lpm_divide:Div1"
Info: Instantiated megafunction "oct_decode:inst|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_hem.tdf
    Info: Found entity 1: lpm_divide_hem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info: Found entity 1: sign_div_unsign_rlh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info: Found entity 1: alt_u_div_o2f
Info: Elaborated megafunction instantiation "oct_decode:inst|lpm_divide:Div0"
Info: Instantiated megafunction "oct_decode:inst|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf
    Info: Found entity 1: lpm_divide_eem
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at VCC
    Warning (13410): Pin "HEX4[0]" is stuck at VCC
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at VCC
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "oct_decode:inst|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[0]~10"
    Info (17048): Logic cell "oct_decode:inst|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[0]~10"
    Info (17048): Logic cell "oct_decode:inst|lpm_divide:Mod2|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[0]~10"
    Info (17048): Logic cell "oct_decode:inst|lpm_divide:Mod2|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[0]~10"
    Info (17048): Logic cell "oct_decode:inst|lpm_divide:Mod2|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[0]~10"
    Info (17048): Logic cell "oct_decode:inst|lpm_divide:Mod2|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[0]~10"
    Info (17048): Logic cell "oct_decode:inst|lpm_divide:Mod2|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[0]~10"
    Info (17048): Logic cell "oct_decode:inst|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[0]~10"
    Info (17048): Logic cell "oct_decode:inst|lpm_divide:Mod1|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[0]~10"
Warning: Ignored assignments for entity "DE2_Default" -- entity does not exist in design
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_Default -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_Default -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_Default -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_Default -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_Default -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_Default -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_Default -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_Default -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_Default -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_Default -section_id Top was ignored
Info: Generated suppressed messages file D:/de2/final_exam_project/guess_number.map.smsg
Warning: Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
Info: Implemented 1167 device resources after synthesis - the final resource count might be different
    Info: Implemented 23 input pins
    Info: Implemented 80 output pins
    Info: Implemented 1064 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 238 megabytes
    Info: Processing ended: Sat Jan 06 19:00:24 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/de2/final_exam_project/guess_number.map.smsg.


