-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity chan_est_top is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fft_in_0_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    fft_in_0_TVALID : IN STD_LOGIC;
    fft_in_0_TREADY : OUT STD_LOGIC;
    fft_in_0_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    fft_in_0_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    fft_in_0_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    fft_in_1_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    fft_in_1_TVALID : IN STD_LOGIC;
    fft_in_1_TREADY : OUT STD_LOGIC;
    fft_in_1_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    fft_in_1_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    fft_in_1_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    symbol_num : IN STD_LOGIC_VECTOR (3 downto 0);
    weight_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight_stream_TVALID : OUT STD_LOGIC;
    weight_stream_TREADY : IN STD_LOGIC;
    weight_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    weight_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    weight_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of chan_est_top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "chan_est_top_chan_est_top,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=3.330000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.380000,HLS_SYN_LAT=3686,HLS_SYN_TPT=none,HLS_SYN_MEM=19,HLS_SYN_DSP=0,HLS_SYN_FF=636,HLS_SYN_LUT=1232,HLS_VERSION=2024_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln243_fu_230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln243_reg_236 : STD_LOGIC_VECTOR (0 downto 0);
    signal fft_re_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_re_ce0 : STD_LOGIC;
    signal fft_re_we0 : STD_LOGIC;
    signal fft_re_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal fft_re_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_re_1_ce0 : STD_LOGIC;
    signal fft_re_1_we0 : STD_LOGIC;
    signal fft_re_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal fft_im_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_im_ce0 : STD_LOGIC;
    signal fft_im_we0 : STD_LOGIC;
    signal fft_im_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal fft_im_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_im_1_ce0 : STD_LOGIC;
    signal fft_im_1_we0 : STD_LOGIC;
    signal fft_im_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pilot_h_re_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pilot_h_re_ce0 : STD_LOGIC;
    signal pilot_h_re_we0 : STD_LOGIC;
    signal pilot_h_re_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pilot_h_re_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pilot_h_re_1_ce0 : STD_LOGIC;
    signal pilot_h_re_1_we0 : STD_LOGIC;
    signal pilot_h_re_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pilot_h_im_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pilot_h_im_ce0 : STD_LOGIC;
    signal pilot_h_im_we0 : STD_LOGIC;
    signal pilot_h_im_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pilot_h_im_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pilot_h_im_1_ce0 : STD_LOGIC;
    signal pilot_h_im_1_we0 : STD_LOGIC;
    signal pilot_h_im_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_re_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal w_re_ce0 : STD_LOGIC;
    signal w_re_we0 : STD_LOGIC;
    signal w_re_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_re_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal w_re_1_ce0 : STD_LOGIC;
    signal w_re_1_we0 : STD_LOGIC;
    signal w_re_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_re_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal w_re_2_ce0 : STD_LOGIC;
    signal w_re_2_we0 : STD_LOGIC;
    signal w_re_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_re_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal w_re_3_ce0 : STD_LOGIC;
    signal w_re_3_we0 : STD_LOGIC;
    signal w_re_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_im_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal w_im_ce0 : STD_LOGIC;
    signal w_im_we0 : STD_LOGIC;
    signal w_im_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_im_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal w_im_1_ce0 : STD_LOGIC;
    signal w_im_1_we0 : STD_LOGIC;
    signal w_im_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_im_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal w_im_2_ce0 : STD_LOGIC;
    signal w_im_2_we0 : STD_LOGIC;
    signal w_im_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_im_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal w_im_3_ce0 : STD_LOGIC;
    signal w_im_3_we0 : STD_LOGIC;
    signal w_im_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_chan_est_top_Pipeline_buf_loop_fu_152_ap_start : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_buf_loop_fu_152_ap_done : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_buf_loop_fu_152_ap_idle : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_buf_loop_fu_152_ap_ready : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_1_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_1_we0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_we0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_1_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_1_we0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_we0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_in_0_TREADY : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_in_1_TREADY : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_ap_start : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_ap_done : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_ap_idle : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_ap_ready : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_1_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_1_we0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_we0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_1_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_1_we0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_we0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_re_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_re_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_im_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_im_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_re_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_re_1_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_im_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_im_1_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_start : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_done : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_idle : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_ready : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_3_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_3_we0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_2_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_2_we0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_1_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_1_we0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_we0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_3_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_3_we0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_2_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_2_we0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_1_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_1_we0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_we0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_re_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_re_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_im_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_im_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_re_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_re_1_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_im_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_im_1_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_ap_start : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_ap_done : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_ap_idle : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_ap_ready : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_weight_stream_TREADY : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_1_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_2_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_3_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_1_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_2_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_3_ce0 : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_weight_stream_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_weight_stream_TVALID : STD_LOGIC;
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_weight_stream_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_weight_stream_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_weight_stream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_chan_est_top_Pipeline_buf_loop_fu_152_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_chan_est_top_Pipeline_pilot_scan_fu_176_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_chan_est_top_Pipeline_weight_out_fu_210_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal regslice_both_weight_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal regslice_both_fft_in_0_V_data_V_U_apdone_blk : STD_LOGIC;
    signal fft_in_0_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_in_0_TVALID_int_regslice : STD_LOGIC;
    signal fft_in_0_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_fft_in_0_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_fft_in_0_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal fft_in_0_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_fft_in_0_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_fft_in_0_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_fft_in_0_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal fft_in_0_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_fft_in_0_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_fft_in_0_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_fft_in_0_V_last_V_U_apdone_blk : STD_LOGIC;
    signal fft_in_0_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_fft_in_0_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_fft_in_0_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_fft_in_1_V_data_V_U_apdone_blk : STD_LOGIC;
    signal fft_in_1_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_in_1_TVALID_int_regslice : STD_LOGIC;
    signal fft_in_1_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_fft_in_1_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_fft_in_1_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal fft_in_1_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_fft_in_1_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_fft_in_1_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_fft_in_1_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal fft_in_1_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_fft_in_1_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_fft_in_1_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_fft_in_1_V_last_V_U_apdone_blk : STD_LOGIC;
    signal fft_in_1_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_fft_in_1_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_fft_in_1_V_last_V_U_ack_in : STD_LOGIC;
    signal weight_stream_TVALID_int_regslice : STD_LOGIC;
    signal weight_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_weight_stream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_weight_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_weight_stream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_weight_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_weight_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_weight_stream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_weight_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_weight_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_weight_stream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_weight_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component chan_est_top_chan_est_top_Pipeline_buf_loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fft_in_0_TVALID : IN STD_LOGIC;
        fft_in_1_TVALID : IN STD_LOGIC;
        fft_im_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        fft_im_1_ce0 : OUT STD_LOGIC;
        fft_im_1_we0 : OUT STD_LOGIC;
        fft_im_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        fft_im_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        fft_im_ce0 : OUT STD_LOGIC;
        fft_im_we0 : OUT STD_LOGIC;
        fft_im_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        fft_re_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        fft_re_1_ce0 : OUT STD_LOGIC;
        fft_re_1_we0 : OUT STD_LOGIC;
        fft_re_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        fft_re_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        fft_re_ce0 : OUT STD_LOGIC;
        fft_re_we0 : OUT STD_LOGIC;
        fft_re_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        fft_in_0_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        fft_in_0_TREADY : OUT STD_LOGIC;
        fft_in_0_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        fft_in_0_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        fft_in_0_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        fft_in_1_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        fft_in_1_TREADY : OUT STD_LOGIC;
        fft_in_1_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        fft_in_1_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        fft_in_1_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component chan_est_top_chan_est_top_Pipeline_pilot_scan IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        pilot_h_im_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pilot_h_im_1_ce0 : OUT STD_LOGIC;
        pilot_h_im_1_we0 : OUT STD_LOGIC;
        pilot_h_im_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pilot_h_im_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pilot_h_im_ce0 : OUT STD_LOGIC;
        pilot_h_im_we0 : OUT STD_LOGIC;
        pilot_h_im_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pilot_h_re_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pilot_h_re_1_ce0 : OUT STD_LOGIC;
        pilot_h_re_1_we0 : OUT STD_LOGIC;
        pilot_h_re_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pilot_h_re_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pilot_h_re_ce0 : OUT STD_LOGIC;
        pilot_h_re_we0 : OUT STD_LOGIC;
        pilot_h_re_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        fft_re_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        fft_re_ce0 : OUT STD_LOGIC;
        fft_re_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        fft_im_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        fft_im_ce0 : OUT STD_LOGIC;
        fft_im_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        fft_re_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        fft_re_1_ce0 : OUT STD_LOGIC;
        fft_re_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        fft_im_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        fft_im_1_ce0 : OUT STD_LOGIC;
        fft_im_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component chan_est_top_chan_est_top_Pipeline_zoh_fill IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        w_im_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        w_im_3_ce0 : OUT STD_LOGIC;
        w_im_3_we0 : OUT STD_LOGIC;
        w_im_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        w_im_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        w_im_2_ce0 : OUT STD_LOGIC;
        w_im_2_we0 : OUT STD_LOGIC;
        w_im_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        w_im_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        w_im_1_ce0 : OUT STD_LOGIC;
        w_im_1_we0 : OUT STD_LOGIC;
        w_im_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        w_im_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        w_im_ce0 : OUT STD_LOGIC;
        w_im_we0 : OUT STD_LOGIC;
        w_im_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        w_re_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        w_re_3_ce0 : OUT STD_LOGIC;
        w_re_3_we0 : OUT STD_LOGIC;
        w_re_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        w_re_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        w_re_2_ce0 : OUT STD_LOGIC;
        w_re_2_we0 : OUT STD_LOGIC;
        w_re_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        w_re_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        w_re_1_ce0 : OUT STD_LOGIC;
        w_re_1_we0 : OUT STD_LOGIC;
        w_re_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        w_re_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        w_re_ce0 : OUT STD_LOGIC;
        w_re_we0 : OUT STD_LOGIC;
        w_re_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pilot_h_re_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pilot_h_re_ce0 : OUT STD_LOGIC;
        pilot_h_re_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pilot_h_im_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pilot_h_im_ce0 : OUT STD_LOGIC;
        pilot_h_im_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pilot_h_re_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pilot_h_re_1_ce0 : OUT STD_LOGIC;
        pilot_h_re_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pilot_h_im_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pilot_h_im_1_ce0 : OUT STD_LOGIC;
        pilot_h_im_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component chan_est_top_chan_est_top_Pipeline_weight_out IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weight_stream_TREADY : IN STD_LOGIC;
        w_re_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        w_re_ce0 : OUT STD_LOGIC;
        w_re_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w_re_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        w_re_1_ce0 : OUT STD_LOGIC;
        w_re_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w_re_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        w_re_2_ce0 : OUT STD_LOGIC;
        w_re_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w_re_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        w_re_3_ce0 : OUT STD_LOGIC;
        w_re_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w_im_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        w_im_ce0 : OUT STD_LOGIC;
        w_im_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w_im_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        w_im_1_ce0 : OUT STD_LOGIC;
        w_im_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w_im_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        w_im_2_ce0 : OUT STD_LOGIC;
        w_im_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w_im_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        w_im_3_ce0 : OUT STD_LOGIC;
        w_im_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        weight_stream_TVALID : OUT STD_LOGIC;
        weight_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        weight_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        weight_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component chan_est_top_fft_re_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component chan_est_top_pilot_h_re_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component chan_est_top_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    fft_re_U : component chan_est_top_fft_re_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => fft_re_address0,
        ce0 => fft_re_ce0,
        we0 => fft_re_we0,
        d0 => grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_d0,
        q0 => fft_re_q0);

    fft_re_1_U : component chan_est_top_fft_re_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => fft_re_1_address0,
        ce0 => fft_re_1_ce0,
        we0 => fft_re_1_we0,
        d0 => grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_1_d0,
        q0 => fft_re_1_q0);

    fft_im_U : component chan_est_top_fft_re_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => fft_im_address0,
        ce0 => fft_im_ce0,
        we0 => fft_im_we0,
        d0 => grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_d0,
        q0 => fft_im_q0);

    fft_im_1_U : component chan_est_top_fft_re_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => fft_im_1_address0,
        ce0 => fft_im_1_ce0,
        we0 => fft_im_1_we0,
        d0 => grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_1_d0,
        q0 => fft_im_1_q0);

    pilot_h_re_U : component chan_est_top_pilot_h_re_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 172,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pilot_h_re_address0,
        ce0 => pilot_h_re_ce0,
        we0 => pilot_h_re_we0,
        d0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_d0,
        q0 => pilot_h_re_q0);

    pilot_h_re_1_U : component chan_est_top_pilot_h_re_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 172,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pilot_h_re_1_address0,
        ce0 => pilot_h_re_1_ce0,
        we0 => pilot_h_re_1_we0,
        d0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_1_d0,
        q0 => pilot_h_re_1_q0);

    pilot_h_im_U : component chan_est_top_pilot_h_re_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 172,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pilot_h_im_address0,
        ce0 => pilot_h_im_ce0,
        we0 => pilot_h_im_we0,
        d0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_d0,
        q0 => pilot_h_im_q0);

    pilot_h_im_1_U : component chan_est_top_pilot_h_re_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 172,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pilot_h_im_1_address0,
        ce0 => pilot_h_im_1_ce0,
        we0 => pilot_h_im_1_we0,
        d0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_1_d0,
        q0 => pilot_h_im_1_q0);

    w_re_U : component chan_est_top_fft_re_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => w_re_address0,
        ce0 => w_re_ce0,
        we0 => w_re_we0,
        d0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_d0,
        q0 => w_re_q0);

    w_re_1_U : component chan_est_top_fft_re_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => w_re_1_address0,
        ce0 => w_re_1_ce0,
        we0 => w_re_1_we0,
        d0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_1_d0,
        q0 => w_re_1_q0);

    w_re_2_U : component chan_est_top_fft_re_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => w_re_2_address0,
        ce0 => w_re_2_ce0,
        we0 => w_re_2_we0,
        d0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_2_d0,
        q0 => w_re_2_q0);

    w_re_3_U : component chan_est_top_fft_re_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => w_re_3_address0,
        ce0 => w_re_3_ce0,
        we0 => w_re_3_we0,
        d0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_3_d0,
        q0 => w_re_3_q0);

    w_im_U : component chan_est_top_fft_re_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => w_im_address0,
        ce0 => w_im_ce0,
        we0 => w_im_we0,
        d0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_d0,
        q0 => w_im_q0);

    w_im_1_U : component chan_est_top_fft_re_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => w_im_1_address0,
        ce0 => w_im_1_ce0,
        we0 => w_im_1_we0,
        d0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_1_d0,
        q0 => w_im_1_q0);

    w_im_2_U : component chan_est_top_fft_re_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => w_im_2_address0,
        ce0 => w_im_2_ce0,
        we0 => w_im_2_we0,
        d0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_2_d0,
        q0 => w_im_2_q0);

    w_im_3_U : component chan_est_top_fft_re_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => w_im_3_address0,
        ce0 => w_im_3_ce0,
        we0 => w_im_3_we0,
        d0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_3_d0,
        q0 => w_im_3_q0);

    grp_chan_est_top_Pipeline_buf_loop_fu_152 : component chan_est_top_chan_est_top_Pipeline_buf_loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_chan_est_top_Pipeline_buf_loop_fu_152_ap_start,
        ap_done => grp_chan_est_top_Pipeline_buf_loop_fu_152_ap_done,
        ap_idle => grp_chan_est_top_Pipeline_buf_loop_fu_152_ap_idle,
        ap_ready => grp_chan_est_top_Pipeline_buf_loop_fu_152_ap_ready,
        fft_in_0_TVALID => fft_in_0_TVALID_int_regslice,
        fft_in_1_TVALID => fft_in_1_TVALID_int_regslice,
        fft_im_1_address0 => grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_1_address0,
        fft_im_1_ce0 => grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_1_ce0,
        fft_im_1_we0 => grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_1_we0,
        fft_im_1_d0 => grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_1_d0,
        fft_im_address0 => grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_address0,
        fft_im_ce0 => grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_ce0,
        fft_im_we0 => grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_we0,
        fft_im_d0 => grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_d0,
        fft_re_1_address0 => grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_1_address0,
        fft_re_1_ce0 => grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_1_ce0,
        fft_re_1_we0 => grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_1_we0,
        fft_re_1_d0 => grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_1_d0,
        fft_re_address0 => grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_address0,
        fft_re_ce0 => grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_ce0,
        fft_re_we0 => grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_we0,
        fft_re_d0 => grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_d0,
        fft_in_0_TDATA => fft_in_0_TDATA_int_regslice,
        fft_in_0_TREADY => grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_in_0_TREADY,
        fft_in_0_TKEEP => fft_in_0_TKEEP_int_regslice,
        fft_in_0_TSTRB => fft_in_0_TSTRB_int_regslice,
        fft_in_0_TLAST => fft_in_0_TLAST_int_regslice,
        fft_in_1_TDATA => fft_in_1_TDATA_int_regslice,
        fft_in_1_TREADY => grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_in_1_TREADY,
        fft_in_1_TKEEP => fft_in_1_TKEEP_int_regslice,
        fft_in_1_TSTRB => fft_in_1_TSTRB_int_regslice,
        fft_in_1_TLAST => fft_in_1_TLAST_int_regslice);

    grp_chan_est_top_Pipeline_pilot_scan_fu_176 : component chan_est_top_chan_est_top_Pipeline_pilot_scan
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_chan_est_top_Pipeline_pilot_scan_fu_176_ap_start,
        ap_done => grp_chan_est_top_Pipeline_pilot_scan_fu_176_ap_done,
        ap_idle => grp_chan_est_top_Pipeline_pilot_scan_fu_176_ap_idle,
        ap_ready => grp_chan_est_top_Pipeline_pilot_scan_fu_176_ap_ready,
        pilot_h_im_1_address0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_1_address0,
        pilot_h_im_1_ce0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_1_ce0,
        pilot_h_im_1_we0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_1_we0,
        pilot_h_im_1_d0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_1_d0,
        pilot_h_im_address0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_address0,
        pilot_h_im_ce0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_ce0,
        pilot_h_im_we0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_we0,
        pilot_h_im_d0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_d0,
        pilot_h_re_1_address0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_1_address0,
        pilot_h_re_1_ce0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_1_ce0,
        pilot_h_re_1_we0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_1_we0,
        pilot_h_re_1_d0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_1_d0,
        pilot_h_re_address0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_address0,
        pilot_h_re_ce0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_ce0,
        pilot_h_re_we0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_we0,
        pilot_h_re_d0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_d0,
        fft_re_address0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_re_address0,
        fft_re_ce0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_re_ce0,
        fft_re_q0 => fft_re_q0,
        fft_im_address0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_im_address0,
        fft_im_ce0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_im_ce0,
        fft_im_q0 => fft_im_q0,
        fft_re_1_address0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_re_1_address0,
        fft_re_1_ce0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_re_1_ce0,
        fft_re_1_q0 => fft_re_1_q0,
        fft_im_1_address0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_im_1_address0,
        fft_im_1_ce0 => grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_im_1_ce0,
        fft_im_1_q0 => fft_im_1_q0);

    grp_chan_est_top_Pipeline_zoh_fill_fu_192 : component chan_est_top_chan_est_top_Pipeline_zoh_fill
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_start,
        ap_done => grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_done,
        ap_idle => grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_idle,
        ap_ready => grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_ready,
        w_im_3_address0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_3_address0,
        w_im_3_ce0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_3_ce0,
        w_im_3_we0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_3_we0,
        w_im_3_d0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_3_d0,
        w_im_2_address0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_2_address0,
        w_im_2_ce0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_2_ce0,
        w_im_2_we0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_2_we0,
        w_im_2_d0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_2_d0,
        w_im_1_address0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_1_address0,
        w_im_1_ce0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_1_ce0,
        w_im_1_we0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_1_we0,
        w_im_1_d0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_1_d0,
        w_im_address0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_address0,
        w_im_ce0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_ce0,
        w_im_we0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_we0,
        w_im_d0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_d0,
        w_re_3_address0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_3_address0,
        w_re_3_ce0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_3_ce0,
        w_re_3_we0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_3_we0,
        w_re_3_d0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_3_d0,
        w_re_2_address0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_2_address0,
        w_re_2_ce0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_2_ce0,
        w_re_2_we0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_2_we0,
        w_re_2_d0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_2_d0,
        w_re_1_address0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_1_address0,
        w_re_1_ce0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_1_ce0,
        w_re_1_we0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_1_we0,
        w_re_1_d0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_1_d0,
        w_re_address0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_address0,
        w_re_ce0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_ce0,
        w_re_we0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_we0,
        w_re_d0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_d0,
        pilot_h_re_address0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_re_address0,
        pilot_h_re_ce0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_re_ce0,
        pilot_h_re_q0 => pilot_h_re_q0,
        pilot_h_im_address0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_im_address0,
        pilot_h_im_ce0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_im_ce0,
        pilot_h_im_q0 => pilot_h_im_q0,
        pilot_h_re_1_address0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_re_1_address0,
        pilot_h_re_1_ce0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_re_1_ce0,
        pilot_h_re_1_q0 => pilot_h_re_1_q0,
        pilot_h_im_1_address0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_im_1_address0,
        pilot_h_im_1_ce0 => grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_im_1_ce0,
        pilot_h_im_1_q0 => pilot_h_im_1_q0);

    grp_chan_est_top_Pipeline_weight_out_fu_210 : component chan_est_top_chan_est_top_Pipeline_weight_out
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_chan_est_top_Pipeline_weight_out_fu_210_ap_start,
        ap_done => grp_chan_est_top_Pipeline_weight_out_fu_210_ap_done,
        ap_idle => grp_chan_est_top_Pipeline_weight_out_fu_210_ap_idle,
        ap_ready => grp_chan_est_top_Pipeline_weight_out_fu_210_ap_ready,
        weight_stream_TREADY => grp_chan_est_top_Pipeline_weight_out_fu_210_weight_stream_TREADY,
        w_re_address0 => grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_address0,
        w_re_ce0 => grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_ce0,
        w_re_q0 => w_re_q0,
        w_re_1_address0 => grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_1_address0,
        w_re_1_ce0 => grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_1_ce0,
        w_re_1_q0 => w_re_1_q0,
        w_re_2_address0 => grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_2_address0,
        w_re_2_ce0 => grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_2_ce0,
        w_re_2_q0 => w_re_2_q0,
        w_re_3_address0 => grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_3_address0,
        w_re_3_ce0 => grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_3_ce0,
        w_re_3_q0 => w_re_3_q0,
        w_im_address0 => grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_address0,
        w_im_ce0 => grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_ce0,
        w_im_q0 => w_im_q0,
        w_im_1_address0 => grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_1_address0,
        w_im_1_ce0 => grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_1_ce0,
        w_im_1_q0 => w_im_1_q0,
        w_im_2_address0 => grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_2_address0,
        w_im_2_ce0 => grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_2_ce0,
        w_im_2_q0 => w_im_2_q0,
        w_im_3_address0 => grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_3_address0,
        w_im_3_ce0 => grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_3_ce0,
        w_im_3_q0 => w_im_3_q0,
        weight_stream_TDATA => grp_chan_est_top_Pipeline_weight_out_fu_210_weight_stream_TDATA,
        weight_stream_TVALID => grp_chan_est_top_Pipeline_weight_out_fu_210_weight_stream_TVALID,
        weight_stream_TKEEP => grp_chan_est_top_Pipeline_weight_out_fu_210_weight_stream_TKEEP,
        weight_stream_TSTRB => grp_chan_est_top_Pipeline_weight_out_fu_210_weight_stream_TSTRB,
        weight_stream_TLAST => grp_chan_est_top_Pipeline_weight_out_fu_210_weight_stream_TLAST);

    regslice_both_fft_in_0_V_data_V_U : component chan_est_top_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => fft_in_0_TDATA,
        vld_in => fft_in_0_TVALID,
        ack_in => regslice_both_fft_in_0_V_data_V_U_ack_in,
        data_out => fft_in_0_TDATA_int_regslice,
        vld_out => fft_in_0_TVALID_int_regslice,
        ack_out => fft_in_0_TREADY_int_regslice,
        apdone_blk => regslice_both_fft_in_0_V_data_V_U_apdone_blk);

    regslice_both_fft_in_0_V_keep_V_U : component chan_est_top_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => fft_in_0_TKEEP,
        vld_in => fft_in_0_TVALID,
        ack_in => regslice_both_fft_in_0_V_keep_V_U_ack_in,
        data_out => fft_in_0_TKEEP_int_regslice,
        vld_out => regslice_both_fft_in_0_V_keep_V_U_vld_out,
        ack_out => fft_in_0_TREADY_int_regslice,
        apdone_blk => regslice_both_fft_in_0_V_keep_V_U_apdone_blk);

    regslice_both_fft_in_0_V_strb_V_U : component chan_est_top_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => fft_in_0_TSTRB,
        vld_in => fft_in_0_TVALID,
        ack_in => regslice_both_fft_in_0_V_strb_V_U_ack_in,
        data_out => fft_in_0_TSTRB_int_regslice,
        vld_out => regslice_both_fft_in_0_V_strb_V_U_vld_out,
        ack_out => fft_in_0_TREADY_int_regslice,
        apdone_blk => regslice_both_fft_in_0_V_strb_V_U_apdone_blk);

    regslice_both_fft_in_0_V_last_V_U : component chan_est_top_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => fft_in_0_TLAST,
        vld_in => fft_in_0_TVALID,
        ack_in => regslice_both_fft_in_0_V_last_V_U_ack_in,
        data_out => fft_in_0_TLAST_int_regslice,
        vld_out => regslice_both_fft_in_0_V_last_V_U_vld_out,
        ack_out => fft_in_0_TREADY_int_regslice,
        apdone_blk => regslice_both_fft_in_0_V_last_V_U_apdone_blk);

    regslice_both_fft_in_1_V_data_V_U : component chan_est_top_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => fft_in_1_TDATA,
        vld_in => fft_in_1_TVALID,
        ack_in => regslice_both_fft_in_1_V_data_V_U_ack_in,
        data_out => fft_in_1_TDATA_int_regslice,
        vld_out => fft_in_1_TVALID_int_regslice,
        ack_out => fft_in_1_TREADY_int_regslice,
        apdone_blk => regslice_both_fft_in_1_V_data_V_U_apdone_blk);

    regslice_both_fft_in_1_V_keep_V_U : component chan_est_top_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => fft_in_1_TKEEP,
        vld_in => fft_in_1_TVALID,
        ack_in => regslice_both_fft_in_1_V_keep_V_U_ack_in,
        data_out => fft_in_1_TKEEP_int_regslice,
        vld_out => regslice_both_fft_in_1_V_keep_V_U_vld_out,
        ack_out => fft_in_1_TREADY_int_regslice,
        apdone_blk => regslice_both_fft_in_1_V_keep_V_U_apdone_blk);

    regslice_both_fft_in_1_V_strb_V_U : component chan_est_top_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => fft_in_1_TSTRB,
        vld_in => fft_in_1_TVALID,
        ack_in => regslice_both_fft_in_1_V_strb_V_U_ack_in,
        data_out => fft_in_1_TSTRB_int_regslice,
        vld_out => regslice_both_fft_in_1_V_strb_V_U_vld_out,
        ack_out => fft_in_1_TREADY_int_regslice,
        apdone_blk => regslice_both_fft_in_1_V_strb_V_U_apdone_blk);

    regslice_both_fft_in_1_V_last_V_U : component chan_est_top_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => fft_in_1_TLAST,
        vld_in => fft_in_1_TVALID,
        ack_in => regslice_both_fft_in_1_V_last_V_U_ack_in,
        data_out => fft_in_1_TLAST_int_regslice,
        vld_out => regslice_both_fft_in_1_V_last_V_U_vld_out,
        ack_out => fft_in_1_TREADY_int_regslice,
        apdone_blk => regslice_both_fft_in_1_V_last_V_U_apdone_blk);

    regslice_both_weight_stream_V_data_V_U : component chan_est_top_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_chan_est_top_Pipeline_weight_out_fu_210_weight_stream_TDATA,
        vld_in => grp_chan_est_top_Pipeline_weight_out_fu_210_weight_stream_TVALID,
        ack_in => weight_stream_TREADY_int_regslice,
        data_out => weight_stream_TDATA,
        vld_out => regslice_both_weight_stream_V_data_V_U_vld_out,
        ack_out => weight_stream_TREADY,
        apdone_blk => regslice_both_weight_stream_V_data_V_U_apdone_blk);

    regslice_both_weight_stream_V_keep_V_U : component chan_est_top_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_chan_est_top_Pipeline_weight_out_fu_210_weight_stream_TKEEP,
        vld_in => grp_chan_est_top_Pipeline_weight_out_fu_210_weight_stream_TVALID,
        ack_in => regslice_both_weight_stream_V_keep_V_U_ack_in_dummy,
        data_out => weight_stream_TKEEP,
        vld_out => regslice_both_weight_stream_V_keep_V_U_vld_out,
        ack_out => weight_stream_TREADY,
        apdone_blk => regslice_both_weight_stream_V_keep_V_U_apdone_blk);

    regslice_both_weight_stream_V_strb_V_U : component chan_est_top_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_chan_est_top_Pipeline_weight_out_fu_210_weight_stream_TSTRB,
        vld_in => grp_chan_est_top_Pipeline_weight_out_fu_210_weight_stream_TVALID,
        ack_in => regslice_both_weight_stream_V_strb_V_U_ack_in_dummy,
        data_out => weight_stream_TSTRB,
        vld_out => regslice_both_weight_stream_V_strb_V_U_vld_out,
        ack_out => weight_stream_TREADY,
        apdone_blk => regslice_both_weight_stream_V_strb_V_U_apdone_blk);

    regslice_both_weight_stream_V_last_V_U : component chan_est_top_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_chan_est_top_Pipeline_weight_out_fu_210_weight_stream_TLAST,
        vld_in => grp_chan_est_top_Pipeline_weight_out_fu_210_weight_stream_TVALID,
        ack_in => regslice_both_weight_stream_V_last_V_U_ack_in_dummy,
        data_out => weight_stream_TLAST,
        vld_out => regslice_both_weight_stream_V_last_V_U_vld_out,
        ack_out => weight_stream_TREADY,
        apdone_blk => regslice_both_weight_stream_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_chan_est_top_Pipeline_buf_loop_fu_152_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_chan_est_top_Pipeline_buf_loop_fu_152_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_chan_est_top_Pipeline_buf_loop_fu_152_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_chan_est_top_Pipeline_buf_loop_fu_152_ap_ready = ap_const_logic_1)) then 
                    grp_chan_est_top_Pipeline_buf_loop_fu_152_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_chan_est_top_Pipeline_pilot_scan_fu_176_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_chan_est_top_Pipeline_pilot_scan_fu_176_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln243_reg_236 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_chan_est_top_Pipeline_pilot_scan_fu_176_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_chan_est_top_Pipeline_pilot_scan_fu_176_ap_ready = ap_const_logic_1)) then 
                    grp_chan_est_top_Pipeline_pilot_scan_fu_176_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_chan_est_top_Pipeline_weight_out_fu_210_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_chan_est_top_Pipeline_weight_out_fu_210_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_chan_est_top_Pipeline_weight_out_fu_210_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_chan_est_top_Pipeline_weight_out_fu_210_ap_ready = ap_const_logic_1)) then 
                    grp_chan_est_top_Pipeline_weight_out_fu_210_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_ready = ap_const_logic_1)) then 
                    grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                icmp_ln243_reg_236 <= icmp_ln243_fu_230_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln243_reg_236, grp_chan_est_top_Pipeline_buf_loop_fu_152_ap_done, grp_chan_est_top_Pipeline_pilot_scan_fu_176_ap_done, grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_done, grp_chan_est_top_Pipeline_weight_out_fu_210_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state10, regslice_both_weight_stream_V_data_V_U_apdone_blk)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_chan_est_top_Pipeline_buf_loop_fu_152_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln243_reg_236 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((grp_chan_est_top_Pipeline_pilot_scan_fu_176_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_chan_est_top_Pipeline_weight_out_fu_210_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((regslice_both_weight_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(regslice_both_weight_stream_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_weight_stream_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_chan_est_top_Pipeline_buf_loop_fu_152_ap_done)
    begin
        if ((grp_chan_est_top_Pipeline_buf_loop_fu_152_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_chan_est_top_Pipeline_pilot_scan_fu_176_ap_done)
    begin
        if ((grp_chan_est_top_Pipeline_pilot_scan_fu_176_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_done)
    begin
        if ((grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_chan_est_top_Pipeline_weight_out_fu_210_ap_done)
    begin
        if ((grp_chan_est_top_Pipeline_weight_out_fu_210_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state10, regslice_both_weight_stream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_weight_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state10, regslice_both_weight_stream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_weight_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    fft_im_1_address0_assign_proc : process(grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_1_address0, grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_im_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            fft_im_1_address0 <= grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_im_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fft_im_1_address0 <= grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_1_address0;
        else 
            fft_im_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    fft_im_1_ce0_assign_proc : process(grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_1_ce0, grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_im_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            fft_im_1_ce0 <= grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_im_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fft_im_1_ce0 <= grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_1_ce0;
        else 
            fft_im_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fft_im_1_we0_assign_proc : process(grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_1_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fft_im_1_we0 <= grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_1_we0;
        else 
            fft_im_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fft_im_address0_assign_proc : process(grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_address0, grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_im_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            fft_im_address0 <= grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_im_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fft_im_address0 <= grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_address0;
        else 
            fft_im_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    fft_im_ce0_assign_proc : process(grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_ce0, grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_im_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            fft_im_ce0 <= grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_im_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fft_im_ce0 <= grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_ce0;
        else 
            fft_im_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fft_im_we0_assign_proc : process(grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fft_im_we0 <= grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_im_we0;
        else 
            fft_im_we0 <= ap_const_logic_0;
        end if; 
    end process;

    fft_in_0_TREADY <= regslice_both_fft_in_0_V_data_V_U_ack_in;

    fft_in_0_TREADY_int_regslice_assign_proc : process(grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_in_0_TREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fft_in_0_TREADY_int_regslice <= grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_in_0_TREADY;
        else 
            fft_in_0_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    fft_in_1_TREADY <= regslice_both_fft_in_1_V_data_V_U_ack_in;

    fft_in_1_TREADY_int_regslice_assign_proc : process(grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_in_1_TREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fft_in_1_TREADY_int_regslice <= grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_in_1_TREADY;
        else 
            fft_in_1_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    fft_re_1_address0_assign_proc : process(grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_1_address0, grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_re_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            fft_re_1_address0 <= grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_re_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fft_re_1_address0 <= grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_1_address0;
        else 
            fft_re_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    fft_re_1_ce0_assign_proc : process(grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_1_ce0, grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_re_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            fft_re_1_ce0 <= grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_re_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fft_re_1_ce0 <= grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_1_ce0;
        else 
            fft_re_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fft_re_1_we0_assign_proc : process(grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_1_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fft_re_1_we0 <= grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_1_we0;
        else 
            fft_re_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fft_re_address0_assign_proc : process(grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_address0, grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_re_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            fft_re_address0 <= grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_re_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fft_re_address0 <= grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_address0;
        else 
            fft_re_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    fft_re_ce0_assign_proc : process(grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_ce0, grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_re_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            fft_re_ce0 <= grp_chan_est_top_Pipeline_pilot_scan_fu_176_fft_re_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fft_re_ce0 <= grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_ce0;
        else 
            fft_re_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fft_re_we0_assign_proc : process(grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fft_re_we0 <= grp_chan_est_top_Pipeline_buf_loop_fu_152_fft_re_we0;
        else 
            fft_re_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_chan_est_top_Pipeline_buf_loop_fu_152_ap_start <= grp_chan_est_top_Pipeline_buf_loop_fu_152_ap_start_reg;
    grp_chan_est_top_Pipeline_pilot_scan_fu_176_ap_start <= grp_chan_est_top_Pipeline_pilot_scan_fu_176_ap_start_reg;
    grp_chan_est_top_Pipeline_weight_out_fu_210_ap_start <= grp_chan_est_top_Pipeline_weight_out_fu_210_ap_start_reg;
    grp_chan_est_top_Pipeline_weight_out_fu_210_weight_stream_TREADY <= (weight_stream_TREADY_int_regslice and ap_CS_fsm_state9);
    grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_start <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_start_reg;
    icmp_ln243_fu_230_p2 <= "1" when (symbol_num = ap_const_lv4_2) else "0";

    pilot_h_im_1_address0_assign_proc : process(grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_1_address0, grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_im_1_address0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            pilot_h_im_1_address0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_im_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pilot_h_im_1_address0 <= grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_1_address0;
        else 
            pilot_h_im_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    pilot_h_im_1_ce0_assign_proc : process(grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_1_ce0, grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_im_1_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            pilot_h_im_1_ce0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_im_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pilot_h_im_1_ce0 <= grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_1_ce0;
        else 
            pilot_h_im_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pilot_h_im_1_we0_assign_proc : process(grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_1_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pilot_h_im_1_we0 <= grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_1_we0;
        else 
            pilot_h_im_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pilot_h_im_address0_assign_proc : process(grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_address0, grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_im_address0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            pilot_h_im_address0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_im_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pilot_h_im_address0 <= grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_address0;
        else 
            pilot_h_im_address0 <= "XXXXXXXX";
        end if; 
    end process;


    pilot_h_im_ce0_assign_proc : process(grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_ce0, grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_im_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            pilot_h_im_ce0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_im_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pilot_h_im_ce0 <= grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_ce0;
        else 
            pilot_h_im_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pilot_h_im_we0_assign_proc : process(grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pilot_h_im_we0 <= grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_im_we0;
        else 
            pilot_h_im_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pilot_h_re_1_address0_assign_proc : process(grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_1_address0, grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_re_1_address0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            pilot_h_re_1_address0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_re_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pilot_h_re_1_address0 <= grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_1_address0;
        else 
            pilot_h_re_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    pilot_h_re_1_ce0_assign_proc : process(grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_1_ce0, grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_re_1_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            pilot_h_re_1_ce0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_re_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pilot_h_re_1_ce0 <= grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_1_ce0;
        else 
            pilot_h_re_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pilot_h_re_1_we0_assign_proc : process(grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_1_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pilot_h_re_1_we0 <= grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_1_we0;
        else 
            pilot_h_re_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pilot_h_re_address0_assign_proc : process(grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_address0, grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_re_address0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            pilot_h_re_address0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_re_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pilot_h_re_address0 <= grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_address0;
        else 
            pilot_h_re_address0 <= "XXXXXXXX";
        end if; 
    end process;


    pilot_h_re_ce0_assign_proc : process(grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_ce0, grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_re_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            pilot_h_re_ce0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_pilot_h_re_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pilot_h_re_ce0 <= grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_ce0;
        else 
            pilot_h_re_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pilot_h_re_we0_assign_proc : process(grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pilot_h_re_we0 <= grp_chan_est_top_Pipeline_pilot_scan_fu_176_pilot_h_re_we0;
        else 
            pilot_h_re_we0 <= ap_const_logic_0;
        end if; 
    end process;


    w_im_1_address0_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_1_address0, grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_1_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            w_im_1_address0 <= grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            w_im_1_address0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_1_address0;
        else 
            w_im_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    w_im_1_ce0_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_1_ce0, grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_1_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            w_im_1_ce0 <= grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            w_im_1_ce0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_1_ce0;
        else 
            w_im_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    w_im_1_we0_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_1_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            w_im_1_we0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_1_we0;
        else 
            w_im_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    w_im_2_address0_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_2_address0, grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_2_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            w_im_2_address0 <= grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            w_im_2_address0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_2_address0;
        else 
            w_im_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    w_im_2_ce0_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_2_ce0, grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_2_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            w_im_2_ce0 <= grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            w_im_2_ce0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_2_ce0;
        else 
            w_im_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    w_im_2_we0_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_2_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            w_im_2_we0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_2_we0;
        else 
            w_im_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    w_im_3_address0_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_3_address0, grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_3_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            w_im_3_address0 <= grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            w_im_3_address0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_3_address0;
        else 
            w_im_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    w_im_3_ce0_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_3_ce0, grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_3_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            w_im_3_ce0 <= grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            w_im_3_ce0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_3_ce0;
        else 
            w_im_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    w_im_3_we0_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_3_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            w_im_3_we0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_3_we0;
        else 
            w_im_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    w_im_address0_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_address0, grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            w_im_address0 <= grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            w_im_address0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_address0;
        else 
            w_im_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    w_im_ce0_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_ce0, grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            w_im_ce0 <= grp_chan_est_top_Pipeline_weight_out_fu_210_w_im_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            w_im_ce0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_ce0;
        else 
            w_im_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    w_im_we0_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            w_im_we0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_im_we0;
        else 
            w_im_we0 <= ap_const_logic_0;
        end if; 
    end process;


    w_re_1_address0_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_1_address0, grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_1_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            w_re_1_address0 <= grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            w_re_1_address0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_1_address0;
        else 
            w_re_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    w_re_1_ce0_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_1_ce0, grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_1_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            w_re_1_ce0 <= grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            w_re_1_ce0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_1_ce0;
        else 
            w_re_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    w_re_1_we0_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_1_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            w_re_1_we0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_1_we0;
        else 
            w_re_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    w_re_2_address0_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_2_address0, grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_2_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            w_re_2_address0 <= grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            w_re_2_address0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_2_address0;
        else 
            w_re_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    w_re_2_ce0_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_2_ce0, grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_2_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            w_re_2_ce0 <= grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            w_re_2_ce0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_2_ce0;
        else 
            w_re_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    w_re_2_we0_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_2_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            w_re_2_we0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_2_we0;
        else 
            w_re_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    w_re_3_address0_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_3_address0, grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_3_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            w_re_3_address0 <= grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            w_re_3_address0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_3_address0;
        else 
            w_re_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    w_re_3_ce0_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_3_ce0, grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_3_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            w_re_3_ce0 <= grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            w_re_3_ce0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_3_ce0;
        else 
            w_re_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    w_re_3_we0_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_3_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            w_re_3_we0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_3_we0;
        else 
            w_re_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    w_re_address0_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_address0, grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_address0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            w_re_address0 <= grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            w_re_address0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_address0;
        else 
            w_re_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    w_re_ce0_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_ce0, grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            w_re_ce0 <= grp_chan_est_top_Pipeline_weight_out_fu_210_w_re_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            w_re_ce0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_ce0;
        else 
            w_re_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    w_re_we0_assign_proc : process(grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            w_re_we0 <= grp_chan_est_top_Pipeline_zoh_fill_fu_192_w_re_we0;
        else 
            w_re_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_stream_TVALID <= regslice_both_weight_stream_V_data_V_U_vld_out;
    weight_stream_TVALID_int_regslice <= grp_chan_est_top_Pipeline_weight_out_fu_210_weight_stream_TVALID;
end behav;
