$comment
	File created using the following command:
		vcd file booth.msim.vcd -direction
$end
$date
	Wed May 10 02:24:04 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module booth_vlg_vec_tst $end
$var reg 4 ! A_in [3:0] $end
$var reg 4 " B_in [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ rstN $end
$var wire 1 % done $end
$var wire 1 & res [7] $end
$var wire 1 ' res [6] $end
$var wire 1 ( res [5] $end
$var wire 1 ) res [4] $end
$var wire 1 * res [3] $end
$var wire 1 + res [2] $end
$var wire 1 , res [1] $end
$var wire 1 - res [0] $end
$var wire 1 . sampler $end
$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 res[0]~output_o $end
$var wire 1 6 res[1]~output_o $end
$var wire 1 7 res[2]~output_o $end
$var wire 1 8 res[3]~output_o $end
$var wire 1 9 res[4]~output_o $end
$var wire 1 : res[5]~output_o $end
$var wire 1 ; res[6]~output_o $end
$var wire 1 < res[7]~output_o $end
$var wire 1 = done~output_o $end
$var wire 1 > clk~input_o $end
$var wire 1 ? clk~inputclkctrl_outclk $end
$var wire 1 @ rstN~input_o $end
$var wire 1 A B_in[0]~input_o $end
$var wire 1 B rstN~inputclkctrl_outclk $end
$var wire 1 C DP|B[0]~5_combout $end
$var wire 1 D B_in[1]~input_o $end
$var wire 1 E DP|B[1]~1_combout $end
$var wire 1 F CU|first_clk~feeder_combout $end
$var wire 1 G CU|first_clk~q $end
$var wire 1 H B_in[3]~input_o $end
$var wire 1 I DP|B[3]~9_combout $end
$var wire 1 J CU|B_shift_amount[1]~6_combout $end
$var wire 1 K B_in[2]~input_o $end
$var wire 1 L DP|B[2]~13_combout $end
$var wire 1 M CU|B_shift_amount[1]~5_combout $end
$var wire 1 N DP|ShiftRight0~0_combout $end
$var wire 1 O DP|B[2]~15_combout $end
$var wire 1 P DP|B[2]~_emulated_q $end
$var wire 1 Q DP|B[2]~14_combout $end
$var wire 1 R CU|B_shift_amount[0]~4_combout $end
$var wire 1 S DP|B[3]~11_combout $end
$var wire 1 T DP|B[3]~_emulated_q $end
$var wire 1 U DP|B[3]~10_combout $end
$var wire 1 V CU|B_shift_amount[1]~3_combout $end
$var wire 1 W DP|B[1]~30_combout $end
$var wire 1 X DP|B[1]~28_combout $end
$var wire 1 Y DP|B[1]~29_combout $end
$var wire 1 Z DP|B[1]~3_combout $end
$var wire 1 [ DP|B[1]~_emulated_q $end
$var wire 1 \ DP|B[1]~2_combout $end
$var wire 1 ] DP|B[0]~31_combout $end
$var wire 1 ^ DP|B[0]~7_combout $end
$var wire 1 _ DP|B[0]~_emulated_q $end
$var wire 1 ` DP|B[0]~6_combout $end
$var wire 1 a CU|B_shift_amount[1]~2_combout $end
$var wire 1 b CU|Add0~6_combout $end
$var wire 1 c CU|Add0~4_combout $end
$var wire 1 d CU|Add0~7_combout $end
$var wire 1 e A_in[0]~input_o $end
$var wire 1 f CU|Add0~9_combout $end
$var wire 1 g CU|Add0~8_combout $end
$var wire 1 h CU|Add0~5_combout $end
$var wire 1 i DP|ShiftLeft0~0_combout $end
$var wire 1 j DP|acc[0]~8_combout $end
$var wire 1 k CU|op~combout $end
$var wire 1 l A_in[1]~input_o $end
$var wire 1 m DP|ShiftLeft0~1_combout $end
$var wire 1 n DP|Mult0|mult_core|mul_lfrg_first_mod|left_bit[0]~29_combout $end
$var wire 1 o DP|Mult0|mult_core|mul_lfrg_first_mod|left_bit[0]~28_combout $end
$var wire 1 p DP|ShiftLeft0~2_combout $end
$var wire 1 q DP|Mult0|mult_core|$00030|left_bit[0]~0_combout $end
$var wire 1 r DP|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout $end
$var wire 1 s DP|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout $end
$var wire 1 t DP|acc[0]~9 $end
$var wire 1 u DP|acc[1]~10_combout $end
$var wire 1 v A_in[2]~input_o $end
$var wire 1 w DP|ShiftLeft0~3_combout $end
$var wire 1 x DP|ShiftLeft0~4_combout $end
$var wire 1 y DP|Mult0|mult_core|mul_lfrg_first_mod|left_bit[1]~30_combout $end
$var wire 1 z DP|Mult0|mult_core|mul_lfrg_first_mod|left_bit[1]~31_combout $end
$var wire 1 { DP|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 $end
$var wire 1 | DP|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout $end
$var wire 1 } DP|acc[1]~11 $end
$var wire 1 ~ DP|acc[2]~12_combout $end
$var wire 1 !! A_in[3]~input_o $end
$var wire 1 "! DP|ShiftLeft0~5_combout $end
$var wire 1 #! DP|ShiftLeft0~6_combout $end
$var wire 1 $! DP|Mult0|mult_core|mul_lfrg_first_mod|left_bit[2]~33_combout $end
$var wire 1 %! DP|Mult0|mult_core|mul_lfrg_first_mod|left_bit[2]~32_combout $end
$var wire 1 &! DP|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 $end
$var wire 1 '! DP|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout $end
$var wire 1 (! DP|acc[2]~13 $end
$var wire 1 )! DP|acc[3]~14_combout $end
$var wire 1 *! DP|ShiftLeft0~7_combout $end
$var wire 1 +! DP|ShiftLeft0~8_combout $end
$var wire 1 ,! DP|Mult0|mult_core|mul_lfrg_first_mod|left_bit[3]~34_combout $end
$var wire 1 -! DP|Mult0|mult_core|mul_lfrg_first_mod|left_bit[3]~35_combout $end
$var wire 1 .! DP|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 $end
$var wire 1 /! DP|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout $end
$var wire 1 0! DP|acc[3]~15 $end
$var wire 1 1! DP|acc[4]~16_combout $end
$var wire 1 2! DP|ShiftLeft0~9_combout $end
$var wire 1 3! DP|ShiftLeft0~10_combout $end
$var wire 1 4! DP|Mult0|mult_core|mul_lfrg_first_mod|left_bit[4]~36_combout $end
$var wire 1 5! DP|Mult0|mult_core|mul_lfrg_first_mod|left_bit[4]~37_combout $end
$var wire 1 6! DP|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 $end
$var wire 1 7! DP|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout $end
$var wire 1 8! DP|acc[4]~17 $end
$var wire 1 9! DP|acc[5]~18_combout $end
$var wire 1 :! DP|ShiftLeft0~11_combout $end
$var wire 1 ;! DP|Mult0|mult_core|mul_lfrg_first_mod|left_bit[5]~38_combout $end
$var wire 1 <! DP|Mult0|mult_core|mul_lfrg_first_mod|left_bit[5]~39_combout $end
$var wire 1 =! DP|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 $end
$var wire 1 >! DP|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout $end
$var wire 1 ?! DP|acc[5]~19 $end
$var wire 1 @! DP|acc[6]~20_combout $end
$var wire 1 A! DP|ShiftLeft0~12_combout $end
$var wire 1 B! DP|ShiftLeft0~13_combout $end
$var wire 1 C! DP|ShiftLeft0~14_combout $end
$var wire 1 D! DP|Mult0|mult_core|mul_lfrg_first_mod|left_bit[6]~40_combout $end
$var wire 1 E! DP|Mult0|mult_core|mul_lfrg_first_mod|left_bit[6]~41_combout $end
$var wire 1 F! DP|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 $end
$var wire 1 G! DP|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout $end
$var wire 1 H! DP|acc[6]~21 $end
$var wire 1 I! DP|acc[7]~22_combout $end
$var wire 1 J! CU|LessThan0~0_combout $end
$var wire 1 K! DP|acc [7] $end
$var wire 1 L! DP|acc [6] $end
$var wire 1 M! DP|acc [5] $end
$var wire 1 N! DP|acc [4] $end
$var wire 1 O! DP|acc [3] $end
$var wire 1 P! DP|acc [2] $end
$var wire 1 Q! DP|acc [1] $end
$var wire 1 R! DP|acc [0] $end
$var wire 1 S! CU|shifted [2] $end
$var wire 1 T! CU|shifted [1] $end
$var wire 1 U! CU|shifted [0] $end
$var wire 1 V! DP|A [7] $end
$var wire 1 W! DP|A [6] $end
$var wire 1 X! DP|A [5] $end
$var wire 1 Y! DP|A [4] $end
$var wire 1 Z! DP|A [3] $end
$var wire 1 [! DP|A [2] $end
$var wire 1 \! DP|A [1] $end
$var wire 1 ]! DP|A [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 !
b101 "
0#
0$
0%
0-
0,
0+
0*
0)
0(
0'
0&
x.
0/
10
x1
12
13
14
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
1A
0B
1C
0D
0E
1F
0G
0H
0I
0J
1K
1L
0M
1N
0O
0P
1Q
0R
0S
0T
0U
0V
1W
1X
0Y
0Z
0[
0\
1]
0^
0_
1`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
1r
0s
0t
0u
1v
1w
1x
1y
0z
0{
1|
1}
1~
0!!
0"!
0#!
0$!
0%!
0&!
1'!
0(!
1)!
0*!
0+!
0,!
0-!
1.!
1/!
10!
11!
02!
03!
04!
05!
06!
17!
08!
19!
0:!
0;!
0<!
1=!
1>!
1?!
1@!
0A!
0B!
0C!
0D!
0E!
0F!
1G!
0H!
1I!
0J!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0U!
0T!
0S!
0]!
0\!
1[!
0Z!
zY!
zX!
zW!
zV!
$end
#20000
1$
1@
1B
0.
#40000
0$
0@
0B
1.
#60000
1$
1@
1B
0.
#80000
0$
0@
0B
1.
#100000
1#
1$
1>
1@
1?
1B
0.
#120000
0$
0@
0B
1.
#140000
1$
1@
1B
0.
#160000
0$
0@
0B
1.
#180000
1$
1@
1B
0.
#200000
0#
0$
0>
0@
0?
0B
1.
#220000
1$
1@
1B
0.
#240000
0$
0@
0B
1.
#260000
1$
1@
1B
0.
#280000
0$
0@
0B
1.
#300000
1#
1$
1>
1@
1?
1B
0.
#320000
0$
0@
0B
1.
#340000
1$
1@
1B
0.
#360000
0$
0@
0B
1.
#380000
1$
1@
1B
0.
#400000
0#
0$
0>
0@
0?
0B
1.
#420000
1$
1@
1B
0.
#440000
0$
0@
0B
1.
#460000
1$
1@
1B
0.
#480000
0$
0@
0B
1.
#500000
1#
1$
1>
1@
1?
1B
0.
#520000
0$
0@
0B
1.
#540000
1$
1@
1B
0.
#560000
0$
0@
0B
1.
#580000
1$
1@
1B
0.
#600000
0#
0$
0>
0@
0?
0B
1.
#620000
1$
1@
1B
0.
#640000
0$
0@
0B
1.
#660000
1$
1@
1B
0.
#680000
0$
0@
0B
1.
#700000
1#
1$
1>
1@
1?
1B
0.
#720000
0$
0@
0B
1.
#740000
1$
1@
1B
0.
#760000
0$
0@
0B
1.
#780000
1$
1@
1B
0.
#800000
0#
0$
0>
0@
0?
0B
1.
#820000
1$
1@
1B
0.
#840000
0$
0@
0B
1.
#860000
1$
1@
1B
0.
#880000
0$
0@
0B
1.
#900000
1#
1$
1>
1@
1?
1B
0.
#920000
0$
0@
0B
1.
#940000
1$
1@
1B
0.
#960000
0$
0@
0B
1.
#980000
1$
1@
1B
0.
#1000000
