{"version":"1.1.0","info":[["/home/max/Projects/tmcpu/single_cycle/src/memory.sv",[[[[[["memory",[[3,0],[13,2]],[[3,7],[3,13]],[],["module"]],[42,0]],[[["WORDS",[[4,2],[4,22]],[[4,12],[4,17]],["memory"],["parameter-port","parameter"]],["mem_init",[[5,2],[5,25]],[[5,12],[5,20]],["memory"],["parameter-port","parameter"]],["clk",[[8,2],[8,17]],[[8,14],[8,17]],["memory"],["port","logic"]],["input_addr",[[9,2],[9,31]],[[9,21],[9,31]],["memory"],["port","logic"]],["rst_n",[[10,2],[10,19]],[[10,14],[10,19]],["memory"],["port","logic"]],["instruction",[[11,2],[11,33]],[[11,22],[11,33]],["memory"],["port","logic"]],["mem",[[16,0],[16,24]],[[16,11],[16,14]],["memory"],["variable","reg"]]]]]]],null,0]]]}