#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jun 17 02:16:37 2025
# Process ID         : 4235
# Current directory  : /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project
# Command line       : vivado project_provadesame.xpr
# Log file           : /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/vivado.log
# Journal file       : /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/vivado.jou
# Running On         : cesare-desktop
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 5 7600X 6-Core Processor
# CPU Frequency      : 4924.690 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 32792 MB
# Swap memory        : 8589 MB
# Total Virtual      : 41382 MB
# Available Virtual  : 39840 MB
#-----------------------------------------------------------
start_gui
open_project project_provadesame.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/project_provadesame.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sys_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/project_provadesame.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sys_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/project_provadesame.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj sys_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/project_provadesame.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot sys_tb_behav xil_defaultlib.sys_tb -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot sys_tb_behav xil_defaultlib.sys_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/project_provadesame.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sys_tb_behav -key {Behavioral:sim_1:Functional:sys_tb} -tclbatch {sys_tb.tcl} -view {/home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/sys_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/sys_tb_behav.wcfg
source sys_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sys_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {sys_tb_behav.wcfg}
sys_tb_behav.wcfg
add_wave {{/sys_tb/uut/a_unit/uc/stato_corrente}} 
current_wave_config {sys_tb_behav.wcfg}
sys_tb_behav.wcfg
add_wave {{/sys_tb/uut/b_unit/uc/stato_corrente}} 
current_wave_config {sys_tb_behav.wcfg}
sys_tb_behav.wcfg
add_wave {{/sys_tb/uut/b_unit/uc/ack}} 
current_wave_config {sys_tb_behav.wcfg}
sys_tb_behav.wcfg
add_wave {{/sys_tb/uut/b_unit/uc/req}} 
current_wave_config {sys_tb_behav.wcfg}
sys_tb_behav.wcfg
add_wave {{/sys_tb/uut/a_unit/uc/req}} 
current_wave_config {sys_tb_behav.wcfg}
sys_tb_behav.wcfg
add_wave {{/sys_tb/uut/a_unit/uc/ack}} 
save_wave_config {/home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/sys_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sys_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/project_provadesame.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sys_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/project_provadesame.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj sys_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/project_provadesame.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot sys_tb_behav xil_defaultlib.sys_tb -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot sys_tb_behav xil_defaultlib.sys_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/project_provadesame.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sys_tb_behav -key {Behavioral:sim_1:Functional:sys_tb} -tclbatch {sys_tb.tcl} -view {/home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/sys_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/cesare/Uni/Progetto-ASDI-2025/8_prova_esame/Project/sys_tb_behav.wcfg
source sys_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sys_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 17 02:18:48 2025...
