11:17:07 INFO  : Registering command handlers for SDK TCF services
11:17:09 INFO  : Launching XSCT server: xsct -n -interactive /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/example/example1/sources/example1_static_system/example1_static_system.sdk/temp_xsdb_launch_script.tcl
11:17:10 INFO  : XSCT server has started successfully.
11:17:11 INFO  : Successfully done setting XSCT server connection channel  
11:17:11 INFO  : Successfully done setting SDK workspace  
11:17:11 INFO  : Processing command line option -hwspec /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/example/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper.hdf.
11:18:29 INFO  : Refreshed build settings on project example1
11:40:40 INFO  : Registering command handlers for SDK TCF services
11:40:40 INFO  : Launching XSCT server: xsct -n -interactive /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/temp_xsdb_launch_script.tcl
11:40:41 INFO  : XSCT server has started successfully.
11:40:41 INFO  : Successfully done setting XSCT server connection channel  
11:40:41 INFO  : Successfully done setting SDK workspace  
11:40:41 INFO  : Processing command line option -hwspec /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper.hdf.
11:41:57 INFO  : No changes in MSS file content so not generating sources.
11:42:04 ERROR : Failed to closesw "/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1_bsp/system.mss"
Reason: Cannot close sw design '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1_bsp/system.mss'.
Design is not opened in the current session.


11:42:12 INFO  : Refreshed build settings on project example1
12:16:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:43 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
12:16:43 INFO  : 'jtag frequency' command is executed.
12:16:43 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:16:43 INFO  : Context for 'APU' is selected.
12:16:43 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:16:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:16:43 INFO  : Context for 'APU' is selected.
12:16:43 INFO  : 'stop' command is executed.
12:16:43 INFO  : 'ps7_init' command is executed.
12:16:44 INFO  : 'ps7_post_config' command is executed.
12:16:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:16:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:44 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:16:44 INFO  : 'configparams force-mem-access 0' command is executed.
12:16:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:16:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:44 INFO  : 'con' command is executed.
12:16:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

12:16:44 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
12:17:32 INFO  : Disconnected from the channel tcfchan#1.
12:17:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:33 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
12:17:33 INFO  : 'jtag frequency' command is executed.
12:17:33 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:17:33 INFO  : Context for 'APU' is selected.
12:17:33 INFO  : System reset is completed.
12:17:36 INFO  : 'after 3000' command is executed.
12:17:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
12:17:38 INFO  : FPGA configured successfully with bitstream "/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit"
12:17:38 INFO  : Context for 'APU' is selected.
12:17:39 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:17:39 INFO  : 'configparams force-mem-access 1' command is executed.
12:17:39 INFO  : Context for 'APU' is selected.
12:17:40 INFO  : 'ps7_init' command is executed.
12:17:40 INFO  : 'ps7_post_config' command is executed.
12:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:40 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:17:40 INFO  : 'configparams force-mem-access 0' command is executed.
12:17:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:40 INFO  : 'con' command is executed.
12:17:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

12:17:40 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
12:21:08 INFO  : Disconnected from the channel tcfchan#2.
12:21:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:09 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
12:21:09 INFO  : 'jtag frequency' command is executed.
12:21:09 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:21:09 INFO  : Context for 'APU' is selected.
12:21:09 INFO  : System reset is completed.
12:21:12 INFO  : 'after 3000' command is executed.
12:21:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
12:21:15 INFO  : FPGA configured successfully with bitstream "/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit"
12:21:15 INFO  : Context for 'APU' is selected.
12:21:15 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:21:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:15 INFO  : Context for 'APU' is selected.
12:21:15 INFO  : 'ps7_init' command is executed.
12:21:15 INFO  : 'ps7_post_config' command is executed.
12:21:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:15 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:15 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:15 INFO  : 'con' command is executed.
12:21:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

12:21:15 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
12:21:48 INFO  : Disconnected from the channel tcfchan#3.
12:21:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:49 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
12:21:49 INFO  : 'jtag frequency' command is executed.
12:21:49 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:21:49 INFO  : Context for 'APU' is selected.
12:21:49 INFO  : System reset is completed.
12:21:52 INFO  : 'after 3000' command is executed.
12:21:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
12:21:54 INFO  : FPGA configured successfully with bitstream "/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit"
12:21:54 INFO  : Context for 'APU' is selected.
12:21:54 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:21:54 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:54 INFO  : Context for 'APU' is selected.
12:21:55 INFO  : 'ps7_init' command is executed.
12:21:55 INFO  : 'ps7_post_config' command is executed.
12:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:55 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:55 INFO  : 'con' command is executed.
12:21:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

12:21:55 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
12:26:07 INFO  : Disconnected from the channel tcfchan#4.
12:26:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:08 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
12:26:08 INFO  : 'jtag frequency' command is executed.
12:26:08 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:26:08 INFO  : Context for 'APU' is selected.
12:26:08 INFO  : System reset is completed.
12:26:11 INFO  : 'after 3000' command is executed.
12:26:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
12:26:14 INFO  : FPGA configured successfully with bitstream "/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit"
12:26:14 INFO  : Context for 'APU' is selected.
12:26:14 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:26:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:26:14 INFO  : Context for 'APU' is selected.
12:26:15 INFO  : 'ps7_init' command is executed.
12:26:15 INFO  : 'ps7_post_config' command is executed.
12:26:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:15 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:15 INFO  : 'configparams force-mem-access 0' command is executed.
12:26:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:26:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:15 INFO  : 'con' command is executed.
12:26:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

12:26:15 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
12:26:28 INFO  : Disconnected from the channel tcfchan#5.
12:26:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:30 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
12:26:30 INFO  : 'jtag frequency' command is executed.
12:26:30 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:26:30 INFO  : Context for 'APU' is selected.
12:26:30 INFO  : System reset is completed.
12:26:33 INFO  : 'after 3000' command is executed.
12:26:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
12:26:37 INFO  : FPGA configured successfully with bitstream "/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit"
12:26:37 INFO  : Context for 'APU' is selected.
12:26:37 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:26:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:26:37 INFO  : Context for 'APU' is selected.
12:26:38 INFO  : 'ps7_init' command is executed.
12:26:38 INFO  : 'ps7_post_config' command is executed.
12:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:38 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:26:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:38 INFO  : 'con' command is executed.
12:26:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

12:26:38 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
12:27:52 INFO  : Disconnected from the channel tcfchan#6.
12:27:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:53 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
12:27:53 INFO  : 'jtag frequency' command is executed.
12:27:53 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:27:53 INFO  : Context for 'APU' is selected.
12:27:53 INFO  : System reset is completed.
12:27:56 INFO  : 'after 3000' command is executed.
12:27:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
12:28:01 INFO  : FPGA configured successfully with bitstream "/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit"
12:28:01 INFO  : Context for 'APU' is selected.
12:28:01 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:28:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:28:01 INFO  : Context for 'APU' is selected.
12:28:02 INFO  : 'ps7_init' command is executed.
12:28:02 INFO  : 'ps7_post_config' command is executed.
12:28:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:02 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:28:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:28:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:28:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:02 INFO  : 'con' command is executed.
12:28:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

12:28:02 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
12:29:00 INFO  : Disconnected from the channel tcfchan#7.
12:29:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:01 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
12:29:01 INFO  : 'jtag frequency' command is executed.
12:29:01 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:29:01 INFO  : Context for 'APU' is selected.
12:29:01 INFO  : System reset is completed.
12:29:04 INFO  : 'after 3000' command is executed.
12:29:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
12:29:10 INFO  : FPGA configured successfully with bitstream "/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit"
12:29:10 INFO  : Context for 'APU' is selected.
12:29:10 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:29:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:10 INFO  : Context for 'APU' is selected.
12:29:10 INFO  : 'ps7_init' command is executed.
12:29:10 INFO  : 'ps7_post_config' command is executed.
12:29:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:10 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:29:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:10 INFO  : 'con' command is executed.
12:29:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

12:29:10 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
12:38:58 INFO  : Disconnected from the channel tcfchan#8.
12:38:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:59 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
12:38:59 INFO  : 'jtag frequency' command is executed.
12:38:59 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:38:59 INFO  : Context for 'APU' is selected.
12:38:59 INFO  : System reset is completed.
12:39:03 INFO  : 'after 3000' command is executed.
12:39:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
12:39:07 INFO  : FPGA configured successfully with bitstream "/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit"
12:39:07 INFO  : Context for 'APU' is selected.
12:39:07 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:39:07 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:07 INFO  : Context for 'APU' is selected.
12:39:08 INFO  : 'ps7_init' command is executed.
12:39:08 INFO  : 'ps7_post_config' command is executed.
12:39:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:08 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:39:08 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:08 INFO  : 'con' command is executed.
12:39:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

12:39:08 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
12:39:17 INFO  : Disconnected from the channel tcfchan#9.
12:39:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:18 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
12:39:18 INFO  : 'jtag frequency' command is executed.
12:39:18 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:39:18 INFO  : Context for 'APU' is selected.
12:39:18 INFO  : System reset is completed.
12:39:21 INFO  : 'after 3000' command is executed.
12:39:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
12:39:26 INFO  : FPGA configured successfully with bitstream "/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit"
12:39:26 INFO  : Context for 'APU' is selected.
12:39:26 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:39:26 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:26 INFO  : Context for 'APU' is selected.
12:39:27 INFO  : 'ps7_init' command is executed.
12:39:27 INFO  : 'ps7_post_config' command is executed.
12:39:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:27 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:39:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:27 INFO  : 'con' command is executed.
12:39:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

12:39:27 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
12:41:38 INFO  : Disconnected from the channel tcfchan#10.
12:41:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:39 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
12:41:39 INFO  : 'jtag frequency' command is executed.
12:41:39 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:41:39 INFO  : Context for 'APU' is selected.
12:41:39 INFO  : System reset is completed.
12:41:42 INFO  : 'after 3000' command is executed.
12:41:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
12:41:46 INFO  : FPGA configured successfully with bitstream "/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit"
12:41:47 INFO  : Context for 'APU' is selected.
12:41:47 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:41:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:47 INFO  : Context for 'APU' is selected.
12:41:47 INFO  : 'ps7_init' command is executed.
12:41:47 INFO  : 'ps7_post_config' command is executed.
12:41:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:47 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:47 INFO  : 'con' command is executed.
12:41:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

12:41:47 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
12:43:58 INFO  : Disconnected from the channel tcfchan#11.
12:43:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:59 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
12:43:59 INFO  : 'jtag frequency' command is executed.
12:43:59 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:43:59 INFO  : Context for 'APU' is selected.
12:44:00 INFO  : System reset is completed.
12:44:03 INFO  : 'after 3000' command is executed.
12:44:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
12:44:08 INFO  : FPGA configured successfully with bitstream "/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit"
12:44:08 INFO  : Context for 'APU' is selected.
12:44:08 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:44:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:08 INFO  : Context for 'APU' is selected.
12:44:08 INFO  : 'ps7_init' command is executed.
12:44:08 INFO  : 'ps7_post_config' command is executed.
12:44:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:08 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:44:08 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:08 INFO  : 'con' command is executed.
12:44:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

12:44:08 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
12:51:24 INFO  : Disconnected from the channel tcfchan#12.
12:51:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:25 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
12:51:25 INFO  : 'jtag frequency' command is executed.
12:51:25 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:51:25 INFO  : Context for 'APU' is selected.
12:51:25 INFO  : System reset is completed.
12:51:28 INFO  : 'after 3000' command is executed.
12:51:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
12:51:33 INFO  : FPGA configured successfully with bitstream "/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit"
12:51:33 INFO  : Context for 'APU' is selected.
12:51:33 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:51:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:33 INFO  : Context for 'APU' is selected.
12:51:33 INFO  : 'ps7_init' command is executed.
12:51:33 INFO  : 'ps7_post_config' command is executed.
12:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:34 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:51:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:34 INFO  : 'con' command is executed.
12:51:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

12:51:34 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
14:42:29 INFO  : Disconnected from the channel tcfchan#13.
14:42:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:30 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
14:42:30 INFO  : 'jtag frequency' command is executed.
14:42:30 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:42:30 INFO  : Context for 'APU' is selected.
14:42:30 INFO  : System reset is completed.
14:42:33 INFO  : 'after 3000' command is executed.
14:42:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
14:42:33 ERROR : couldn't open "/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit": no such file or directory
14:42:33 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: couldn't open "/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/static_system.bit": no such file or directory
14:42:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
----------------End of Script----------------

14:42:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:51 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
14:42:51 INFO  : 'jtag frequency' command is executed.
14:42:51 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:42:51 INFO  : Context for 'APU' is selected.
14:42:52 INFO  : System reset is completed.
14:42:55 INFO  : 'after 3000' command is executed.
14:42:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
14:43:00 INFO  : FPGA configured successfully with bitstream "/home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit"
14:43:00 INFO  : Context for 'APU' is selected.
14:43:00 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:43:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:00 INFO  : Context for 'APU' is selected.
14:43:00 INFO  : 'ps7_init' command is executed.
14:43:00 INFO  : 'ps7_post_config' command is executed.
14:43:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:00 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:00 INFO  : 'con' command is executed.
14:43:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

14:43:00 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
14:44:08 INFO  : Disconnected from the channel tcfchan#14.
14:44:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:09 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
14:44:09 INFO  : 'jtag frequency' command is executed.
14:44:09 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:44:09 INFO  : Context for 'APU' is selected.
14:44:09 INFO  : System reset is completed.
14:44:12 INFO  : 'after 3000' command is executed.
14:44:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
14:44:17 INFO  : FPGA configured successfully with bitstream "/home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit"
14:44:17 INFO  : Context for 'APU' is selected.
14:44:17 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:44:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:17 INFO  : Context for 'APU' is selected.
14:44:18 INFO  : 'ps7_init' command is executed.
14:44:18 INFO  : 'ps7_post_config' command is executed.
14:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:18 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:18 INFO  : 'con' command is executed.
14:44:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

14:44:18 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
14:46:30 INFO  : Disconnected from the channel tcfchan#15.
14:46:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:31 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
14:46:31 INFO  : 'jtag frequency' command is executed.
14:46:31 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:46:31 INFO  : Context for 'APU' is selected.
14:46:31 INFO  : System reset is completed.
14:46:34 INFO  : 'after 3000' command is executed.
14:46:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
14:46:40 INFO  : FPGA configured successfully with bitstream "/home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit"
14:46:40 INFO  : Context for 'APU' is selected.
14:46:40 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:46:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:40 INFO  : Context for 'APU' is selected.
14:46:40 INFO  : 'ps7_init' command is executed.
14:46:40 INFO  : 'ps7_post_config' command is executed.
14:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:40 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:40 INFO  : 'con' command is executed.
14:46:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

14:46:40 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
14:56:30 INFO  : Disconnected from the channel tcfchan#16.
14:56:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:31 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
14:56:31 INFO  : 'jtag frequency' command is executed.
14:56:31 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:31 INFO  : Context for 'APU' is selected.
14:56:31 INFO  : System reset is completed.
14:56:34 INFO  : 'after 3000' command is executed.
14:56:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
14:56:39 INFO  : FPGA configured successfully with bitstream "/home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit"
14:56:39 INFO  : Context for 'APU' is selected.
14:56:39 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:56:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:39 INFO  : Context for 'APU' is selected.
14:56:40 INFO  : 'ps7_init' command is executed.
14:56:40 INFO  : 'ps7_post_config' command is executed.
14:56:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:40 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:40 INFO  : 'con' command is executed.
14:56:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

14:56:40 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
14:57:30 INFO  : Disconnected from the channel tcfchan#17.
14:57:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:31 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
14:57:31 INFO  : 'jtag frequency' command is executed.
14:57:31 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:31 INFO  : Context for 'APU' is selected.
14:57:35 ERROR : Channel closed
14:57:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
----------------End of Script----------------

14:59:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:18 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
14:59:18 INFO  : 'jtag frequency' command is executed.
14:59:18 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:59:18 INFO  : Context for 'APU' is selected.
14:59:18 INFO  : System reset is completed.
14:59:21 INFO  : 'after 3000' command is executed.
14:59:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
14:59:27 INFO  : FPGA configured successfully with bitstream "/home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit"
14:59:27 INFO  : Context for 'APU' is selected.
14:59:27 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:59:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:27 INFO  : Context for 'APU' is selected.
14:59:28 INFO  : 'ps7_init' command is executed.
14:59:28 INFO  : 'ps7_post_config' command is executed.
14:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:28 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:28 INFO  : 'con' command is executed.
14:59:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

14:59:28 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
15:15:05 INFO  : Disconnected from the channel tcfchan#19.
15:15:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:06 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
15:15:06 INFO  : 'jtag frequency' command is executed.
15:15:06 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:15:06 INFO  : Context for 'APU' is selected.
15:15:06 INFO  : System reset is completed.
15:15:09 INFO  : 'after 3000' command is executed.
15:15:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
15:15:15 INFO  : FPGA configured successfully with bitstream "/home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit"
15:15:15 INFO  : Context for 'APU' is selected.
15:15:15 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:15:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:15 INFO  : Context for 'APU' is selected.
15:15:15 INFO  : 'ps7_init' command is executed.
15:15:15 INFO  : 'ps7_post_config' command is executed.
15:15:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:16 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:16 INFO  : 'con' command is executed.
15:15:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

15:15:16 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
15:15:29 INFO  : Disconnected from the channel tcfchan#20.
15:15:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:31 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
15:15:31 INFO  : 'jtag frequency' command is executed.
15:15:31 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:15:31 INFO  : Context for 'APU' is selected.
15:15:31 INFO  : System reset is completed.
15:15:34 INFO  : 'after 3000' command is executed.
15:15:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
15:15:40 INFO  : FPGA configured successfully with bitstream "/home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit"
15:15:40 INFO  : Context for 'APU' is selected.
15:15:40 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:15:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:40 INFO  : Context for 'APU' is selected.
15:15:41 INFO  : 'ps7_init' command is executed.
15:15:41 INFO  : 'ps7_post_config' command is executed.
15:15:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:41 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:41 INFO  : 'con' command is executed.
15:15:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

15:15:41 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
15:16:14 INFO  : Disconnected from the channel tcfchan#21.
15:16:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:15 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
15:16:15 INFO  : 'jtag frequency' command is executed.
15:16:15 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:16:15 INFO  : Context for 'APU' is selected.
15:16:15 INFO  : System reset is completed.
15:16:18 INFO  : 'after 3000' command is executed.
15:16:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
15:16:24 INFO  : FPGA configured successfully with bitstream "/home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit"
15:16:24 INFO  : Context for 'APU' is selected.
15:16:24 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:16:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:24 INFO  : Context for 'APU' is selected.
15:16:24 INFO  : 'ps7_init' command is executed.
15:16:24 INFO  : 'ps7_post_config' command is executed.
15:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:25 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:25 INFO  : 'con' command is executed.
15:16:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

15:16:25 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
15:19:24 INFO  : Disconnected from the channel tcfchan#22.
15:19:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:25 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
15:19:25 INFO  : 'jtag frequency' command is executed.
15:19:25 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:25 INFO  : Context for 'APU' is selected.
15:19:25 INFO  : System reset is completed.
15:19:28 INFO  : 'after 3000' command is executed.
15:19:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
15:19:33 INFO  : FPGA configured successfully with bitstream "/home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit"
15:19:33 INFO  : Context for 'APU' is selected.
15:19:33 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:19:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:33 INFO  : Context for 'APU' is selected.
15:19:34 INFO  : 'ps7_init' command is executed.
15:19:34 INFO  : 'ps7_post_config' command is executed.
15:19:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:34 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:34 INFO  : 'con' command is executed.
15:19:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

15:19:34 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
15:20:09 INFO  : Disconnected from the channel tcfchan#23.
15:20:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:10 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
15:20:10 INFO  : 'jtag frequency' command is executed.
15:20:10 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:10 INFO  : Context for 'APU' is selected.
15:20:10 INFO  : System reset is completed.
15:20:13 INFO  : 'after 3000' command is executed.
15:20:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
15:20:18 INFO  : FPGA configured successfully with bitstream "/home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit"
15:20:18 INFO  : Context for 'APU' is selected.
15:20:18 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:20:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:18 INFO  : Context for 'APU' is selected.
15:20:18 INFO  : 'ps7_init' command is executed.
15:20:18 INFO  : 'ps7_post_config' command is executed.
15:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:18 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:19 INFO  : 'con' command is executed.
15:20:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

15:20:19 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
15:20:56 INFO  : Disconnected from the channel tcfchan#24.
15:20:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:58 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
15:20:58 INFO  : 'jtag frequency' command is executed.
15:20:58 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:58 INFO  : Context for 'APU' is selected.
15:20:58 INFO  : System reset is completed.
15:21:01 INFO  : 'after 3000' command is executed.
15:21:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
15:21:06 INFO  : FPGA configured successfully with bitstream "/home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit"
15:21:06 INFO  : Context for 'APU' is selected.
15:21:06 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:21:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:06 INFO  : Context for 'APU' is selected.
15:21:06 INFO  : 'ps7_init' command is executed.
15:21:06 INFO  : 'ps7_post_config' command is executed.
15:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:07 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:07 INFO  : 'con' command is executed.
15:21:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

15:21:07 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
15:21:43 INFO  : Disconnected from the channel tcfchan#25.
15:21:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:44 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
15:21:44 INFO  : 'jtag frequency' command is executed.
15:21:44 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:44 INFO  : Context for 'APU' is selected.
15:21:44 INFO  : System reset is completed.
15:21:47 INFO  : 'after 3000' command is executed.
15:21:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
15:21:52 INFO  : FPGA configured successfully with bitstream "/home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit"
15:21:52 INFO  : Context for 'APU' is selected.
15:21:52 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:21:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:52 INFO  : Context for 'APU' is selected.
15:21:52 INFO  : 'ps7_init' command is executed.
15:21:52 INFO  : 'ps7_post_config' command is executed.
15:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:52 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:52 INFO  : 'con' command is executed.
15:21:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

15:21:52 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
15:29:29 INFO  : Disconnected from the channel tcfchan#26.
15:29:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:30 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DC8BA' is selected.
15:29:30 INFO  : 'jtag frequency' command is executed.
15:29:30 INFO  : Sourcing of '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:29:31 INFO  : Context for 'APU' is selected.
15:29:31 INFO  : System reset is completed.
15:29:34 INFO  : 'after 3000' command is executed.
15:29:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1' command is executed.
15:29:38 INFO  : FPGA configured successfully with bitstream "/home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit"
15:29:38 INFO  : Context for 'APU' is selected.
15:29:38 INFO  : Hardware design information is loaded from '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:29:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:38 INFO  : Context for 'APU' is selected.
15:29:39 INFO  : 'ps7_init' command is executed.
15:29:39 INFO  : 'ps7_post_config' command is executed.
15:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:39 INFO  : The application '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA" && level==0} -index 1
fpga -file /home/rafa/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/example1_build/BITSTREAMS/example1_build.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
loadhw -hw /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
dow /media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/example1/Debug/example1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:39 INFO  : 'con' command is executed.
15:29:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DC8BA"} -index 0
con
----------------End of Script----------------

15:29:39 INFO  : Launch script is exported to file '/media/storage/Work/Vivado/Proyectos/mis_proyectos/IMPRESS_test/examples/example1/sources/example1_static_system/example1_static_system.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_example1.elf_on_local.tcl'
