# Microsemi Physical design constraints file

# Version: v12.1 12.600.0.14

# Design Name: I2C_Core_APB3 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S010 , Package: 144 TQ , Speed grade: STD 

# Date generated: Thu Jan 30 16:51:38 2020 


#
# I/O constraints
#

set_io INT -DIRECTION OUTPUT -pinname 60 -fixed no
set_io PADDR\[0\] -DIRECTION INPUT -pinname 88 -fixed no
set_io PADDR\[1\] -DIRECTION INPUT -pinname 67 -fixed no
set_io PADDR\[2\] -DIRECTION INPUT -pinname 57 -fixed no
set_io PADDR\[3\] -DIRECTION INPUT -pinname 56 -fixed no
set_io PADDR\[4\] -DIRECTION INPUT -pinname 83 -fixed no
set_io PADDR\[5\] -DIRECTION INPUT -pinname 81 -fixed no
set_io PADDR\[6\] -DIRECTION INPUT -pinname 82 -fixed no
set_io PADDR\[7\] -DIRECTION INPUT -pinname 85 -fixed no
set_io PCLK -DIRECTION INPUT -pinname 48 -fixed no
set_io PENABLE -DIRECTION INPUT -pinname 92 -fixed no
set_io PRDATA\[0\] -DIRECTION OUTPUT -pinname 44 -fixed no
set_io PRDATA\[1\] -DIRECTION OUTPUT -pinname 91 -fixed no
set_io PRDATA\[2\] -DIRECTION OUTPUT -pinname 49 -fixed no
set_io PRDATA\[3\] -DIRECTION OUTPUT -pinname 101 -fixed no
set_io PRDATA\[4\] -DIRECTION OUTPUT -pinname 102 -fixed no
set_io PRDATA\[5\] -DIRECTION OUTPUT -pinname 58 -fixed no
set_io PRDATA\[6\] -DIRECTION OUTPUT -pinname 103 -fixed no
set_io PRDATA\[7\] -DIRECTION OUTPUT -pinname 43 -fixed no
set_io PREADY -DIRECTION OUTPUT -pinname 61 -fixed no
set_io PSEL -DIRECTION INPUT -pinname 87 -fixed no
set_io PSLVERR -DIRECTION OUTPUT -pinname 116 -fixed no
set_io PWDATA\[0\] -DIRECTION INPUT -pinname 93 -fixed no
set_io PWDATA\[1\] -DIRECTION INPUT -pinname 89 -fixed no
set_io PWDATA\[2\] -DIRECTION INPUT -pinname 52 -fixed no
set_io PWDATA\[3\] -DIRECTION INPUT -pinname 64 -fixed no
set_io PWDATA\[4\] -DIRECTION INPUT -pinname 63 -fixed no
set_io PWDATA\[5\] -DIRECTION INPUT -pinname 55 -fixed no
set_io PWDATA\[6\] -DIRECTION INPUT -pinname 66 -fixed no
set_io PWDATA\[7\] -DIRECTION INPUT -pinname 53 -fixed no
set_io PWRITE -DIRECTION INPUT -pinname 94 -fixed no
set_io RSTn -DIRECTION INPUT -pinname 20 -fixed no
set_io SCLE -DIRECTION OUTPUT -pinname 112 -fixed no
set_io SCLI -DIRECTION INPUT -pinname 33 -fixed no
set_io SCLO -DIRECTION OUTPUT -pinname 38 -fixed no
set_io SDAE -DIRECTION OUTPUT -pinname 117 -fixed no
set_io SDAI -DIRECTION INPUT -pinname 115 -fixed no
set_io SDAO -DIRECTION OUTPUT -pinname 16 -fixed no
set_io trigger_seq -DIRECTION INPUT -pinname 90 -fixed no

#
# Core cell constraints
#

set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_instr_reg_2_RNO\[0\] -fixed no 319 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/status_sig_ns_i_0_a2\[0\] -fixed no 307 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/initiate_last -fixed no 315 16
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_14_sn_m8_i_RNITJTV3 -fixed no 315 3
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_cnt\[2\] -fixed no 257 7
set_location I2C_Instruction_RAM_0/i2c_initiate_sig -fixed no 315 15
set_location i2c_reg_clk\[14\] -fixed no 331 4
set_location I2C_Instruction_RAM_0/I2C_Core_0/SCLI_sig_history\[0\] -fixed no 283 19
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur_RNI67QR\[16\] -fixed no 320 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur\[10\] -fixed no 291 22
set_location i2c_reg_clk\[5\] -fixed no 286 4
set_location I2C_Instruction_RAM_0/I2C_Core_0/SCL_filt\[0\] -fixed no 276 19
set_location I2C_Instruction_RAM_0/g_yes_instr_ram.p_ram_stuff.mem_delay_cnt_4\[1\] -fixed no 320 15
set_location PRDATA_sig\[7\] -fixed no 327 7
set_location I2C_Instruction_RAM_0/seq_state_cur\[0\] -fixed no 308 13
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_14_sn_m8_i_RNIULL74 -fixed no 324 3
set_location I2C_Instruction_RAM_0/seq_state_cur_ns_1_0_.m10_0 -fixed no 301 12
set_location I2C_Instruction_RAM_0/sequence_cnt\[3\] -fixed no 340 13
set_location I2C_Instruction_RAM_0/I2C_Core_0/un1_prdata_sig42_RNI5P0T2 -fixed no 323 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/bit_counter_RNI1M101\[2\] -fixed no 316 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/SCLO_sig_RNO -fixed no 289 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_reg_data_in.un31_psel_0_a2_0 -fixed no 347 6
set_location i2c_reg_datI\[5\] -fixed no 320 7
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_0_RNI1KNH1 -fixed no 325 3
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur\[3\] -fixed no 316 19
set_location I2C_Instruction_RAM_0/I2C_Core_0/SDA_filt\[2\] -fixed no 280 19
set_location I2C_Instruction_RAM_0/I2C_Core_0/bit_counter_RNO_0\[1\] -fixed no 303 15
set_location I2C_Instruction_RAM_0/i2c_seq_regs_1_i2c_seq_regs_1_0_RNO_0 -fixed no 327 3
set_location PRDATA_sig\[3\] -fixed no 328 4
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_14_6\[4\] -fixed no 332 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_cnt\[10\] -fixed no 265 7
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_bus_ready_cnt_RNIMBJM -fixed no 281 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_reg_ctrl.un5_psel_0_o2_RNID2QB1 -fixed no 321 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_i2c_data_state_machine.SDAO_sig_6_iv_i -fixed no 299 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_cnt\[4\] -fixed no 259 7
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_cnt\[8\] -fixed no 263 7
set_location I2C_Instruction_RAM_0/I2C_Core_0/status_sig_ns_i_0_1\[0\] -fixed no 310 18
set_location trigger_seq_last -fixed no 328 13
set_location I2C_Instruction_RAM_0/I2C_Core_0/SDAI_sig_history\[1\] -fixed no 280 16
set_location I2C_Instruction_RAM_0/sequence_cnt\[0\] -fixed no 337 13
set_location I2C_Instruction_RAM_0/mem_delay_cnt\[1\] -fixed no 320 16
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_read_reg_RNINPJJ\[3\] -fixed no 322 3
set_location I2C_Instruction_RAM_0/I2C_Core_0/bit_counter_RNIJF1G_0\[1\] -fixed no 303 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/SCLO_sig_RNIHJED -fixed no 276 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/status_sig_RNI2S041\[0\] -fixed no 322 12
set_location i2c_bus_op_req -fixed no 319 16
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_read_reg_RNI8G8D\[8\] -fixed no 326 6
set_location i2c_reg_clk\[1\] -fixed no 282 4
set_location I2C_Instruction_RAM_0/un1_seq_finished_sig_1_sqmuxa -fixed no 332 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/m86_1_0 -fixed no 321 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur_RNIPDEG1\[15\] -fixed no 295 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_reg_clk_18_0_0_a2 -fixed no 345 9
set_location I2C_Instruction_RAM_0/I2C_Core_0/un2_bit_to_sda -fixed no 311 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_instr_reg_2\[1\] -fixed no 315 19
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_reg_data_in.un31_psel_0_a2_0_3 -fixed no 346 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur\[9\] -fixed no 290 22
set_location I2C_Instruction_RAM_0/I2C_Core_0/bit_counter_RNO_0\[2\] -fixed no 302 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_read_reg_RNIBS5L1\[1\] -fixed no 328 6
set_location I2C_Instruction_RAM_0/sequence_cnt\[4\] -fixed no 341 13
set_location I2C_Instruction_RAM_0/I2C_Core_0/un1_prdata_sig42_RNIHEUK2 -fixed no 326 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/status_sig_ns_0_0\[1\] -fixed no 301 18
set_location PCLK_ibuf_RNIFTKA/U0_RGB1 -fixed no 218 21
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_reg_ctrl.i2c_reg_ctrl_5\[4\] -fixed no 328 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_14_3\[5\] -fixed no 344 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_14_6_a2\[4\] -fixed no 335 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/bit_counter_RNI0L101\[1\] -fixed no 300 6
set_location flash_freeze_inst/INST_FLASH_FREEZE_IP -fixed no 396 8
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_14_6_m2_2\[4\] -fixed no 333 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_14_sn_m8_i_RNI6S3B4 -fixed no 330 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/un1_prdata_sig42_RNIRRUF1 -fixed no 327 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur_RNO\[7\] -fixed no 318 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur_ns_0\[13\] -fixed no 316 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_bus_ready_cnt_RNI00NR9 -fixed no 284 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_7_sqmuxa_RNINT341 -fixed no 342 9
set_location i2c_status_out_last\[1\] -fixed no 314 16
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_14_sn_m8_i -fixed no 332 6
set_location I2C_Instruction_RAM_0/uSRAM_C_DIN_sig\[2\] -fixed no 318 3
set_location I2C_Instruction_RAM_0/I2C_Core_0/bit_counter\[2\] -fixed no 311 16
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_read_reg\[5\] -fixed no 334 4
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_read_reg_RNIE1E71\[8\] -fixed no 325 6
set_location I2C_Instruction_RAM_0/g_yes_instr_ram.p_sequence_run.seq_last_instr_5_iv_i -fixed no 330 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_RAM_write.un48_psel_0_a2 -fixed no 319 15
set_location i2c_reg_ctrl\[4\] -fixed no 333 13
set_location I2C_Instruction_RAM_0/I2C_Core_0/bit_counter\[1\] -fixed no 307 16
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_read_reg\[7\] -fixed no 317 4
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_instr_reg_2\[0\] -fixed no 319 19
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_read_reg_RNO_0\[0\] -fixed no 282 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_bus_ready_RNIRJKQ -fixed no 294 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_cnt\[11\] -fixed no 266 7
set_location I2C_Instruction_RAM_0/I2C_Core_0/un1_prdata_sig42_RNIF6QU3 -fixed no 324 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_read_reg_RNIUGD71\[4\] -fixed no 333 3
set_location I2C_Instruction_RAM_0/ram_addr_selected\[2\] -fixed no 346 9
set_location i2c_reg_clk\[6\] -fixed no 335 4
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_reg_data_in.un31_psel_0_a2 -fixed no 336 9
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur_ns_a3_0_i_0\[0\] -fixed no 308 18
set_location RSTn_ibuf_RNICUT3/U0_RGB1 -fixed no 219 21
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_reg_clk_10_0_0_a2 -fixed no 334 6
set_location I2C_Instruction_RAM_0/seq_state_cur\[1\] -fixed no 306 13
set_location I2C_Instruction_RAM_0/I2C_Core_0/SDAI_sig_history_RNO\[0\] -fixed no 285 18
set_location i2c_reg_ctrl\[2\] -fixed no 325 13
set_location I2C_Instruction_RAM_0/I2C_Core_0/status_sig_RNIP9G4_0\[0\] -fixed no 293 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/bit_counter_RNIDQPU\[2\] -fixed no 321 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/SCLO_sig_RNO_0 -fixed no 292 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/status_sig_RNI3T041\[1\] -fixed no 320 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/state_handshake_RNO_0 -fixed no 287 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/did_ack -fixed no 306 16
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_instr_reg_2_RNO\[2\] -fixed no 323 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/status_sig_ns_i_0_a2_2\[0\] -fixed no 300 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur\[0\] -fixed no 296 19
set_location i2c_reg_clk\[13\] -fixed no 312 4
set_location I2C_Instruction_RAM_0/I2C_Core_0/SCLI_sig_history_RNO\[0\] -fixed no 283 18
set_location i2c_reg_clk\[15\] -fixed no 296 4
set_location I2C_Instruction_RAM_0/I2C_Core_0/status_sig_RNO\[0\] -fixed no 303 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_reg_ctrl.un5_psel_0_o2 -fixed no 345 6
set_location i2c_reg_clk\[2\] -fixed no 283 4
set_location I2C_Instruction_RAM_0/sequence_cnt_0_sqmuxa_2 -fixed no 331 15
set_location PCLK_ibuf_RNIFTKA -fixed no 225 54
set_location I2C_Instruction_RAM_0/I2C_Core_0/status_sig_RNIP9G4\[0\] -fixed no 298 15
set_location I2C_Instruction_RAM_0/g_yes_instr_ram.p_sequence_run.un5_seq_enable_0_a2_3 -fixed no 343 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/un1_SCLI_sig_history -fixed no 278 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_7_sqmuxa_RNIM63C1 -fixed no 319 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur_RNIQ8T63\[16\] -fixed no 291 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/un1_i2c_state_cur_1_i_a2 -fixed no 290 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_14_0_a2_0_0\[6\] -fixed no 347 12
set_location I2C_Instruction_RAM_0/ram_addr_selected_0\[5\] -fixed no 343 9
set_location I2C_Instruction_RAM_0/seq_state_cur_ns_1_0_.m6 -fixed no 300 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/did_ack_RNO_1 -fixed no 308 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur\[5\] -fixed no 288 19
set_location I2C_Instruction_RAM_0/seq_write -fixed no 304 13
set_location I2C_Instruction_RAM_0/sequence_cnt\[1\] -fixed no 338 13
set_location I2C_Instruction_RAM_0/I2C_Core_0/initiate_last_RNILKAJ -fixed no 317 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_read_reg\[8\] -fixed no 316 4
set_location I2C_Instruction_RAM_0/i2c_seq_regs_1_i2c_seq_regs_1_0_0_RNO -fixed no 324 6
set_location i2c_reg_datI\[0\] -fixed no 314 7
set_location i2c_reg_datI\[6\] -fixed no 321 7
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur\[4\] -fixed no 292 19
set_location I2C_Instruction_RAM_0/I2C_Core_0/bit_counter_RNO\[1\] -fixed no 307 15
set_location i2c_reg_ctrl\[3\] -fixed no 327 13
set_location i2c_reg_clk\[9\] -fixed no 290 4
set_location I2C_Instruction_RAM_0/I2C_Core_0/did_ack_RNO -fixed no 306 15
set_location i2c_reg_ctrl\[1\] -fixed no 326 13
set_location i2c_reg_clk\[11\] -fixed no 326 4
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_14_0_m2_2\[6\] -fixed no 337 9
set_location I2C_Instruction_RAM_0/I2C_Core_0/status_sig\[1\] -fixed no 301 19
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_read_reg\[1\] -fixed no 309 19
set_location i2c_reg_datI\[4\] -fixed no 318 7
set_location I2C_Instruction_RAM_0/un4_usram_c_wen_sig_0_a2\[3\] -fixed no 314 3
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_i2c_data_state_machine.SDAO_sig_6_iv_i_RNO_1 -fixed no 295 18
set_location ip_interface_inst -fixed no 191 0
set_location I2C_Instruction_RAM_0/un4_usram_c_wen_sig\[5\] -fixed no 319 3
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_read_reg\[2\] -fixed no 318 4
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_cnt\[0\] -fixed no 252 7
set_location i2c_reg_clk\[12\] -fixed no 332 7
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_14_sn_m8_i_o2 -fixed no 331 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_read_reg_RNI088D\[4\] -fixed no 326 3
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_bus_busy_sig_RNO -fixed no 283 15
set_location I2C_Instruction_RAM_0/ram_addr_selected\[0\] -fixed no 338 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/un14_pwrite -fixed no 344 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_cnt\[5\] -fixed no 260 7
set_location I2C_Instruction_RAM_0/I2C_Core_0/m46_0 -fixed no 341 9
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_14_6_m2_2_0\[4\] -fixed no 331 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_read_reg\[3\] -fixed no 322 4
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_reg_ctrl_2_i_m2\[4\] -fixed no 333 12
set_location i2c_reg_clk\[3\] -fixed no 319 7
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_read_reg\[4\] -fixed no 314 4
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_cnt\[15\] -fixed no 270 7
set_location I2C_Instruction_RAM_0/mem_delay_cnt\[0\] -fixed no 317 16
set_location I2C_Instruction_RAM_0/I2C_Core_0/un1_prdata_sig42_RNIFCUK2 -fixed no 318 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_7_sqmuxa_RNII9PP -fixed no 329 12
set_location I2C_Instruction_RAM_0/uSRAM_C_DIN_sig\[0\] -fixed no 319 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/status_sig_ns_0_0_0\[1\] -fixed no 305 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/INT -fixed no 333 15
set_location PRDATA_sig\[1\] -fixed no 324 4
set_location I2C_Instruction_RAM_0/sequence_cnt_0_sqmuxa_1_RNIM00H1 -fixed no 329 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_14_0\[6\] -fixed no 334 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_i2c_data_state_machine.SDAO_sig_6_iv_i_RNO_0 -fixed no 296 18
set_location I2C_Instruction_RAM_0/C_w_instr -fixed no 317 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur_RNILGN61\[16\] -fixed no 297 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_read_reg_RNIJP0R\[1\] -fixed no 329 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_cnt\[1\] -fixed no 256 7
set_location I2C_Instruction_RAM_0/i2c_instruct_sig\[0\] -fixed no 316 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur\[6\] -fixed no 290 19
set_location I2C_Instruction_RAM_0/I2C_Core_0/SDAO_sig -fixed no 299 19
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_bus_ready_cnt_RNI00NR9_0 -fixed no 277 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/bit_counter_RNIJF1G\[1\] -fixed no 322 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur\[7\] -fixed no 318 19
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_read_reg_RNO\[0\] -fixed no 279 18
set_location I2C_Instruction_RAM_0/g_yes_instr_ram.p_ram_stuff.un1_rstn_2 -fixed no 316 15
set_location I2C_Instruction_RAM_0/write_en -fixed no 312 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/bit_counter_RNO_0\[0\] -fixed no 305 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/state_handshake_RNO -fixed no 281 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/status_sig_RNI58E8\[0\] -fixed no 289 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/bit_counter_RNO_1\[0\] -fixed no 309 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/state_handshake -fixed no 281 19
set_location I2C_Instruction_RAM_0/I2C_Core_0/bit_counter_RNILDDF\[1\] -fixed no 314 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/bit_counter\[0\] -fixed no 300 16
set_location I2C_Instruction_RAM_0/I2C_Core_0/m46_0_0 -fixed no 339 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/SCL_mismatch_RNIKF27R -fixed no 279 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur\[11\] -fixed no 322 19
set_location I2C_Instruction_RAM_0/seq_write_0_sqmuxa_0_a4 -fixed no 304 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/PREADY_i_0_a2 -fixed no 323 15
set_location i2c_reg_ctrl\[0\] -fixed no 321 16
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur_RNIQVBG1\[1\] -fixed no 294 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_0_RNIC7T11 -fixed no 320 3
set_location I2C_Instruction_RAM_0/I2C_Core_0/SCLO_sig -fixed no 289 19
set_location i2c_reg_datI\[2\] -fixed no 323 7
set_location I2C_Instruction_RAM_0/seq_finished_sig_1_sqmuxa_1_1 -fixed no 328 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_pulse_RNI2VOC -fixed no 277 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_7_sqmuxa -fixed no 341 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/initiate_last_RNIOU5J -fixed no 322 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_cnt\[13\] -fixed no 268 7
set_location I2C_Instruction_RAM_0/I2C_Core_0/m75_1_0 -fixed no 315 12
set_location I2C_Instruction_RAM_0/i2c_run_RNO_0 -fixed no 307 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_bus_busy_sig -fixed no 286 16
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur_ns_i_o2_1_0_RNIO0VE1\[9\] -fixed no 321 18
set_location I2C_Instruction_RAM_0/seq_state_cur_ns_1_0_.m21_1 -fixed no 305 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur_RNO\[15\] -fixed no 291 18
set_location I2C_Instruction_RAM_0/seq_last_instr -fixed no 330 13
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur_ns_i_o2_1_0\[9\] -fixed no 313 18
set_location I2C_Instruction_RAM_0/i2c_run -fixed no 301 13
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur\[8\] -fixed no 297 19
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_instr_reg_2\[2\] -fixed no 323 19
set_location PRDATA_sig\[5\] -fixed no 323 4
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur_RNO_0\[16\] -fixed no 306 18
set_location I2C_Instruction_RAM_0/i2c_instruct_sig\[2\] -fixed no 314 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/un2_i2c_adr_to_mem_i_o2 -fixed no 340 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/status_sig\[0\] -fixed no 303 19
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur_RNO\[11\] -fixed no 322 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/SDAI_sig_history\[0\] -fixed no 285 19
set_location I2C_Instruction_RAM_0/I2C_Core_0/SCL_mismatch -fixed no 278 19
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_pulse_RNII0SO -fixed no 286 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_RAM_write.un48_psel_0_o2 -fixed no 342 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_bus_ready_cnt -fixed no 276 16
set_location I2C_Instruction_RAM_0/seq_state_cur_ns_1_0_.m13 -fixed no 303 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/SDA_filt\[0\] -fixed no 284 19
set_location I2C_Instruction_RAM_0/sequence_cnt\[5\] -fixed no 342 13
set_location I2C_Instruction_RAM_0/seq_state_cur_ns_1_0_.m13_1_2 -fixed no 309 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/did_ack_RNO_0 -fixed no 310 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur\[15\] -fixed no 291 19
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur_RNIJ5T71\[4\] -fixed no 293 18
set_location i2c_reg_clk\[7\] -fixed no 288 4
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur\[16\] -fixed no 302 19
set_location I2C_Instruction_RAM_0/I2C_Core_0/SCL_filt\[1\] -fixed no 277 19
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_bus_ready -fixed no 277 16
set_location I2C_Instruction_RAM_0/sequence_cnt\[2\] -fixed no 339 13
set_location I2C_Instruction_RAM_0/I2C_Core_0/SCLI_sig_history\[1\] -fixed no 283 16
set_location I2C_Instruction_RAM_0/seq_state_cur_ns_1_0_.m21 -fixed no 306 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_14_0_RNO\[6\] -fixed no 340 9
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur_RNO\[16\] -fixed no 302 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_cnt_lm_0_fast\[0\] -fixed no 252 6
set_location I2C_Instruction_RAM_0/g_yes_instr_ram.p_ram_stuff.un1_rstn -fixed no 318 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_read_reg_RNI3LHO\[8\] -fixed no 316 3
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_cnt\[7\] -fixed no 262 7
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_i2c_data_state_machine.SDAO_sig_6_iv_i_RNO -fixed no 288 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_14_6_m2_1\[4\] -fixed no 347 9
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_14_sn_m8_i_RNII39N3 -fixed no 327 6
set_location i2c_reg_datI\[7\] -fixed no 308 4
set_location i2c_reg_clk\[10\] -fixed no 320 4
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_read_reg\[6\] -fixed no 319 4
set_location I2C_Instruction_RAM_0/I2C_Core_0/bit_counter_RNO\[0\] -fixed no 300 15
set_location i2c_reg_clk\[8\] -fixed no 329 7
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_bus_ready_cnt_0_sqmuxa_i -fixed no 278 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/did_ack_RNICCMF -fixed no 301 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur_ns_0_a2_1\[13\] -fixed no 309 18
set_location PRDATA_sig\[4\] -fixed no 332 13
set_location I2C_Instruction_RAM_0/I2C_Core_0/m46 -fixed no 343 6
set_location I2C_Instruction_RAM_0/seq_state_cur_ns_1_0_.m14 -fixed no 308 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_cnt\[12\] -fixed no 267 7
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_bus_ready_1_sqmuxa_1_i -fixed no 286 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/status_sig_ns_i_0_a2_2_2\[0\] -fixed no 304 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_pulse_RNO_1 -fixed no 280 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/bit_counter_RNIPHDF\[1\] -fixed no 320 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur\[1\] -fixed no 293 19
set_location PRDATA_sig\[0\] -fixed no 330 7
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur_RNO_0\[15\] -fixed no 314 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur\[12\] -fixed no 289 22
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_read_reg\[0\] -fixed no 279 19
set_location I2C_Instruction_RAM_0/I2C_Core_0/SDA_filt\[1\] -fixed no 286 19
set_location I2C_Instruction_RAM_0/I2C_Core_0/m97_1_0 -fixed no 313 12
set_location I2C_Instruction_RAM_0/sequence_cnt_0_sqmuxa_1 -fixed no 327 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_cnt\[6\] -fixed no 261 7
set_location I2C_Instruction_RAM_0/I2C_Core_0/un1_prdata_sig42_RNI1HNA1 -fixed no 325 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur\[14\] -fixed no 298 19
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_cnt\[9\] -fixed no 264 7
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur_RNIQO5F1\[16\] -fixed no 288 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur_ns_0_a2_0\[13\] -fixed no 312 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_bus_ready_cnt_RNO -fixed no 276 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_pulse_RNO_0 -fixed no 287 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_cnt\[14\] -fixed no 269 7
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur_RNO_1\[16\] -fixed no 297 18
set_location I2C_Instruction_RAM_0/g_yes_instr_ram.p_ram_stuff.mem_delay_cnt_4\[0\] -fixed no 317 15
set_location I2C_Instruction_RAM_0/i2c_run_RNO -fixed no 310 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/SCL_filt\[2\] -fixed no 282 19
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_14_sn_m8_i_RNIPA775 -fixed no 328 3
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur\[13\] -fixed no 288 22
set_location PRDATA_sig\[6\] -fixed no 334 13
set_location I2C_Instruction_RAM_0/seq_selected -fixed no 326 15
set_location i2c_reg_clk\[4\] -fixed no 333 7
set_location I2C_Instruction_RAM_0/I2C_Core_0/un1_prdata_sig42 -fixed no 337 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur\[2\] -fixed no 294 19
set_location i2c_reg_clk\[0\] -fixed no 328 7
set_location I2C_Instruction_RAM_0/I2C_Core_0/status_sig_RNI1JRF\[1\] -fixed no 314 15
set_location PRDATA_sig\[2\] -fixed no 315 4
set_location i2c_reg_datI\[1\] -fixed no 317 7
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_bus_ready_cnt_0_sqmuxa_i_RNO -fixed no 280 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_14_0_m2_2_0\[6\] -fixed no 334 3
set_location I2C_Instruction_RAM_0/seq_finished_sig_0_sqmuxa -fixed no 325 15
set_location I2C_Instruction_RAM_0/seq_state_cur_ns_1_0_.m21_3 -fixed no 311 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_pulse_RNO -fixed no 282 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_read_reg_RNILR0R\[2\] -fixed no 329 3
set_location I2C_Instruction_RAM_0/I2C_Core_0/un2_i2c_adr_to_mem_i_o2_RNIK2BN -fixed no 339 9
set_location I2C_Instruction_RAM_0/ram_addr_selected_0\[4\] -fixed no 338 9
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_14_cZ\[5\] -fixed no 323 3
set_location I2C_Instruction_RAM_0/i2c_instruct_sig\[1\] -fixed no 312 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_14_0_m2_1\[6\] -fixed no 344 9
set_location I2C_Instruction_RAM_0/seq_finished_sig -fixed no 336 13
set_location I2C_Instruction_RAM_0/I2C_Core_0/un16_pwrite_1 -fixed no 336 6
set_location I2C_Instruction_RAM_0/seq_state_cur_s0_0_a2 -fixed no 324 15
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_14_6_a2_1\[4\] -fixed no 335 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_state_cur_RNO\[14\] -fixed no 298 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_instr_reg_2_RNO\[1\] -fixed no 315 18
set_location RSTn_ibuf_RNICUT3 -fixed no 219 54
set_location I2C_Instruction_RAM_0/ram_addr_selected_0\[3\] -fixed no 346 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/SDAO_sig_RNI72E -fixed no 284 18
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_cnt\[3\] -fixed no 258 7
set_location I2C_Instruction_RAM_0/uSRAM_C_DIN_sig\[1\] -fixed no 318 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/bit_counter_RNIGTPU\[1\] -fixed no 315 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/bit_counter_RNO\[2\] -fixed no 311 15
set_location I2C_Instruction_RAM_0/g_yes_instr_ram.p_sequence_run.un5_seq_enable_0_a2 -fixed no 345 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_i2c_data_state_machine.bit_counter_7_o2_i_a3_0_a2\[1\] -fixed no 304 15
set_location I2C_Instruction_RAM_0/seq_state_cur_ns_1_0_.m19 -fixed no 302 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_pulse -fixed no 282 16
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_bus_ready_cnt_RNIVBU6H -fixed no 285 15
set_location i2c_reg_datI\[3\] -fixed no 315 7
set_location I2C_Instruction_RAM_0/i2c_seq_regs_1_i2c_seq_regs_1_0_0 -fixed no 300 11
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_14_4_1_0_wmux\[5\] -fixed no 312 3
set_location I2C_Instruction_RAM_0/sequence_cnt_s_131 -fixed no 336 12
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_cnt_s_132 -fixed no 255 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/m151_1_0_wmux -fixed no 312 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_0 -fixed no 285 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_0 -fixed no 282 3
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_1_RNIG99Q -fixed no 273 6
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_1_RNIG2BS -fixed no 271 3
set_location PCLK_ibuf_RNIFTKA/U0_RGB1_RGB0 -fixed no 218 18
set_location PCLK_ibuf_RNIFTKA/U0_RGB1_RGB1 -fixed no 218 15
set_location PCLK_ibuf_RNIFTKA/U0_RGB1_RGB2 -fixed no 218 12
set_location PCLK_ibuf_RNIFTKA/U0_RGB1_RGB3 -fixed no 218 9
set_location PCLK_ibuf_RNIFTKA/U0_RGB1_RGB4 -fixed no 218 6
set_location PCLK_ibuf_RNIFTKA/U0_RGB1_RGB5 -fixed no 218 3
set_location RSTn_ibuf_RNICUT3/U0_RGB1_RGB0 -fixed no 219 18
set_location RSTn_ibuf_RNICUT3/U0_RGB1_RGB1 -fixed no 219 15
set_location RSTn_ibuf_RNICUT3/U0_RGB1_RGB2 -fixed no 219 12
set_location RSTn_ibuf_RNICUT3/U0_RGB1_RGB3 -fixed no 219 6
set_location RSTn_ibuf_RNICUT3/U0_RGB1_RGB4 -fixed no 219 3
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_cnt_s_132_CC_0 -fixed no 255 8
set_location I2C_Instruction_RAM_0/I2C_Core_0/i2c_clk_cnt_s_132_CC_1 -fixed no 264 8
set_location I2C_Instruction_RAM_0/I2C_Core_0/m151_1_0_wmux_CC_0 -fixed no 312 8
set_location I2C_Instruction_RAM_0/I2C_Core_0/PRDATA_sig_14_4_1_0_wmux\[5\]_CC_0 -fixed no 312 5
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_0_CC_0 -fixed no 285 8
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_0_CC_1 -fixed no 288 8
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_1_RNIG99Q_CC_0 -fixed no 273 8
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_1_RNIG99Q_CC_1 -fixed no 276 8
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_0_CC_0 -fixed no 282 5
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_0_CC_1 -fixed no 288 5
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_1_RNIG2BS_CC_0 -fixed no 271 5
set_location I2C_Instruction_RAM_0/I2C_Core_0/p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_1_RNIG2BS_CC_1 -fixed no 276 5
set_location I2C_Instruction_RAM_0/sequence_cnt_s_131_CC_0 -fixed no 336 14
