<dec f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.h' l='122' type='llvm::MachineBasicBlock * llvm::ScheduleDAGSDNodes::EmitSchedule(MachineBasicBlock::iterator &amp; InsertPos)'/>
<ovr f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp' l='762' c='_ZN12_GLOBAL__N_120ScheduleDAGLinearize12EmitScheduleERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<doc f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.h' l='118'>/// EmitSchedule - Insert MachineInstrs into the MachineBasicBlock
    /// according to the order specified in Sequence.
    ///</doc>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='826' ll='1012' type='llvm::MachineBasicBlock * llvm::ScheduleDAGSDNodes::EmitSchedule(MachineBasicBlock::iterator &amp; InsertPos)'/>
<doc f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='822'>/// EmitSchedule - Emit the machine code in scheduled order. Return the new
/// InsertPos and MachineBasicBlock that contains this insertion
/// point. ScheduleDAGSDNodes holds a BB pointer for convenience, but this does
/// not necessarily refer to returned BB. The emitter may split blocks.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='973' u='c' c='_ZN4llvm16SelectionDAGISel17CodeGenAndEmitDAGEv'/>
