
*** Running vivado
    with args -log srio_gen2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source srio_gen2_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source srio_gen2_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 375.215 ; gain = 165.645
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0' [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0_support' [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_support.v:52]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0_block' [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_block.v:53]
INFO: [Synth 8-638] synthesizing module 'srio_gt_wrapper_srio_gen2_0_k7_4x' [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gt_wrapper_srio_gen2_0_k7_4x.v:51]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0_init' [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_init.v:72]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0_multi_gt' [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtx_multi_gt.v:72]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0_GT' [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtx_GT.v:118]
INFO: [Synth 8-638] synthesizing module 'GTXE2_CHANNEL' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:10526]
INFO: [Synth 8-256] done synthesizing module 'GTXE2_CHANNEL' (79#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:10526]
INFO: [Synth 8-638] synthesizing module 'FD' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3723]
INFO: [Synth 8-256] done synthesizing module 'FD' (80#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3723]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0_GT' (81#1) [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtx_GT.v:118]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0_multi_gt' (82#1) [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtx_multi_gt.v:72]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0_TX_STARTUP_FSM' [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_tx_startup_fsm.v:74]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0_sync_block' [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_sync_block.v:78]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0_sync_block' (83#1) [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_sync_block.v:78]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0_TX_STARTUP_FSM' (84#1) [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_tx_startup_fsm.v:74]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0_RX_STARTUP_FSM' [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_rx_startup_fsm.v:74]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0_RX_STARTUP_FSM' (85#1) [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_rx_startup_fsm.v:74]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0_init' (86#1) [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_gtxe2_init.v:72]
INFO: [Synth 8-256] done synthesizing module 'srio_gt_wrapper_srio_gen2_0_k7_4x' (87#1) [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gt_wrapper_srio_gen2_0_k7_4x.v:51]
INFO: [Synth 8-638] synthesizing module 'cfg_fabric_srio_gen2_0' [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/cfg_fabric_srio_gen2_0.v:61]
INFO: [Synth 8-256] done synthesizing module 'cfg_fabric_srio_gen2_0' (88#1) [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/cfg_fabric_srio_gen2_0.v:61]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0_block' (89#1) [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_block.v:53]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0_srio_clk' [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_srio_clk.v:4]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14298]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (90#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14298]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (91#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (92#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFGMUX' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:696]
INFO: [Synth 8-256] done synthesizing module 'BUFGMUX' (93#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:696]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0_srio_clk' (94#1) [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_srio_clk.v:4]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0_srio_rst' [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_srio_rst.v:50]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0_srio_rst' (95#1) [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_srio_rst.v:50]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0_k7_v7_gtxe2_common' [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_k7_v7_gtxe2_common.v:57]
INFO: [Synth 8-638] synthesizing module 'GTXE2_COMMON' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:11199]
INFO: [Synth 8-256] done synthesizing module 'GTXE2_COMMON' (96#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:11199]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0_k7_v7_gtxe2_common' (97#1) [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_k7_v7_gtxe2_common.v:57]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0_support' (98#1) [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0_support.v:52]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0' (99#1) [c:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/ip/srio_gen2_0/synth/srio_gen2_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:01:32 ; elapsed = 00:01:40 . Memory (MB): peak = 632.195 ; gain = 422.625
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:34 ; elapsed = 00:01:42 . Memory (MB): peak = 632.195 ; gain = 422.625
INFO: [Device 21-403] Loading part xc7k325tffg676-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 900.105 ; gain = 2.000
Finished Constraint Validation : Time (s): cpu = 00:01:50 ; elapsed = 00:01:58 . Memory (MB): peak = 900.105 ; gain = 690.535
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:50 ; elapsed = 00:01:58 . Memory (MB): peak = 900.105 ; gain = 690.535
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:01:58 . Memory (MB): peak = 900.105 ; gain = 690.535
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:01 ; elapsed = 00:02:10 . Memory (MB): peak = 900.105 ; gain = 690.535
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:15 ; elapsed = 00:03:27 . Memory (MB): peak = 1127.469 ; gain = 917.898
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:23 ; elapsed = 00:03:36 . Memory (MB): peak = 1219.773 ; gain = 1010.203
Finished Timing Optimization : Time (s): cpu = 00:03:31 ; elapsed = 00:03:44 . Memory (MB): peak = 1332.387 ; gain = 1122.816
Finished Technology Mapping : Time (s): cpu = 00:03:43 ; elapsed = 00:03:56 . Memory (MB): peak = 1354.539 ; gain = 1144.969
Finished IO Insertion : Time (s): cpu = 00:03:44 ; elapsed = 00:03:57 . Memory (MB): peak = 1354.539 ; gain = 1144.969
Finished Renaming Generated Instances : Time (s): cpu = 00:03:44 ; elapsed = 00:03:58 . Memory (MB): peak = 1354.539 ; gain = 1144.969
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:46 ; elapsed = 00:04:00 . Memory (MB): peak = 1354.539 ; gain = 1144.969
Finished Renaming Generated Ports : Time (s): cpu = 00:03:46 ; elapsed = 00:04:00 . Memory (MB): peak = 1354.539 ; gain = 1144.969
Finished Handling Custom Attributes : Time (s): cpu = 00:03:47 ; elapsed = 00:04:01 . Memory (MB): peak = 1354.539 ; gain = 1144.969
Finished Renaming Generated Nets : Time (s): cpu = 00:03:47 ; elapsed = 00:04:01 . Memory (MB): peak = 1354.539 ; gain = 1144.969

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     5|
|2     |BUFGMUX       |     1|
|3     |CARRY4        |   117|
|4     |GTXE2_CHANNEL |     4|
|5     |GTXE2_COMMON  |     1|
|6     |IBUFDS_GTE2   |     1|
|7     |LUT1          |   378|
|8     |LUT2          |   696|
|9     |LUT3          |  1126|
|10    |LUT4          |  1466|
|11    |LUT5          |  1762|
|12    |LUT6          |  3049|
|13    |MMCME2_ADV    |     1|
|14    |MUXF7         |    16|
|15    |RAM32M        |    17|
|16    |RAM32X1D      |     4|
|17    |RAMB36E1      |     4|
|18    |RAMB36E1_1    |     4|
|19    |SRL16E        |     1|
|20    |SRLC32E       |    28|
|21    |FD            |   126|
|22    |FDCE          |   290|
|23    |FDPE          |   127|
|24    |FDRE          |  7759|
|25    |FDSE          |   321|
+------+--------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:47 ; elapsed = 00:04:01 . Memory (MB): peak = 1354.539 ; gain = 1144.969
synth_design: Time (s): cpu = 00:03:48 ; elapsed = 00:04:00 . Memory (MB): peak = 1354.539 ; gain = 1069.477
