Quartus Prime Archive log --	C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/Completed_project.qarlog

Archive:	C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/Completed_project.qar
Date:		Mon Dec 20 15:15:03 2021
Quartus Prime		17.0.0 Build 595 04/25/2017 SJ Lite Edition

	=========== Files Selected: ===========
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/DE10_Standard_Audio.sdc
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/Lab1Demo.qpf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/Lab1Demo.qsf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/Number_position.bsf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/Number_position.qip
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/Number_position.v
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/Number_position_bb.v
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/AUDIO/AUDIO.bdf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/AUDIO/SinTable.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/AUDIO/TOP_AUDIO.bdf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/AUDIO/ToneDecoder.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/AUDIO/addr_counter.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/AUDIO/prescaler.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/Number_position_high_X.v
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/Number_position_high_Y.v
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/Number_position_low_X.v
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/Number_position_low_Y.v
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/NumbersBitMap.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/ScoreBitMap.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/bcddn.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/bomb.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/down_counter.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/one_sec_counter.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/scoreX.v
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/scoreY.v
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Counter/topBomb.bdf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/HexSS.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/KBDINTF.bdf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/KEYBOARD_INTERFACE.bdf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/bitrec.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/byterec.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/keyPad_decoder.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/keyToggle_decoder.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/lpf.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/KEYBOARD/simple_up_counter.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/Seg7/SEG7.SV
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/Enemy_Block.bdf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/Lose_Block.bdf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/Monkey_Block.bdf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/Rope_Block.bdf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/Star_Block.bdf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/TOP_VGA_DEMO_KBD.bdf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/Target_Block.bdf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/VGA_Controller.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/Win_Block.bdf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/FLOOR_DISPLAY.bdf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/FRUITS_DISPLAY.bdf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/FloorsMatrixBitMap.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/FruitsMatrixBitMap.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/ROPES_DISPLAY.bdf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/RopesMatrixBitMap.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/TARGET_DISPLAY.bdf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/TargetMatrixBitMap.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/back_ground_draw.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/back_ground_drawSquare.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/background/square_object.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/enemyBitMap.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/enemy_moveCollision.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/enemy_moveCollision.sv.bak
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/game_controller.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/game_controller_copy.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/lose_pixBitMap.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/monkeyBitMap.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/monkeyBitMapX2.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/monkey_moveCollision.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/objects_mux.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/ropeBitMap.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/rope_moveCollision.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/starBitMap.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/star_moveCollision.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/targetBitMap.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/target_moveCollision.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/valX.bsf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/valX.qip
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/valX.v
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/valX_bb.v
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/valX_inst.v
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/win_lose_moveCollision.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/VGA/winpixBitMap.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/audio_codec_controller/audio_codec_controller.qxp
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/RTL/random.sv
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/assignment_defaults.qdf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/audio_codec_controller.qxp
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/clock_divider.cmp
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/clock_divider.qip
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/clock_divider.sip
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/clock_divider.spd
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/clock_divider.v
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/clock_divider/clock_divider_0002.qip
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/clock_divider/clock_divider_0002.v
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/clock_divider_sim/clock_divider.vo
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/constraints/DE10_Standard_Audio.sdc
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/constraints/pin.tcl
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/db/stp1_auto_stripped.stp
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/matrix_top_XY.bsf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/matrix_top_XY.qip
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/matrix_top_XY.v
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/matrix_top_XY_bb.v
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/output_files/Chain1.cdf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/output_files/Waveform.vwf
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/output_files/collisions.stp
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/output_files/collisions_after reset 02.stp
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/output_files/levels_and_rope_c.stp
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/output_files/lvl_state.stp
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/output_files/one_sec.stp
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/output_files/ropes_collisions.stp
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/output_files/stp1.stp
C:/Users/arnol/Documents/Technion/Electricity lab/Final project/8.12 60-80%/Final_17.12/rope_collision.stp
	======= Total: 108 files to archive =======

	================ Status: ===============
All files archived successfully.
