
*** Running vivado
    with args -log design_1_Master_controller_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Master_controller_0_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_Master_controller_0_0.tcl -notrace
Command: synth_design -top design_1_Master_controller_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2568 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 340.977 ; gain = 130.922
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Master_controller_0_0' [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ip/design_1_Master_controller_0_0/synth/design_1_Master_controller_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'Master_controller_v2_0' [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/hdl/Master_controller_v2_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Master_controller_v2_0_S00_AXI' [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/hdl/Master_controller_v2_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/hdl/Master_controller_v2_0_S00_AXI.v:264]
INFO: [Synth 8-226] default block is never used [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/hdl/Master_controller_v2_0_S00_AXI.v:501]
INFO: [Synth 8-638] synthesizing module 'Master_Controller' [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/Master_Controller.v:24]
	Parameter upWait bound to: 0 - type: integer 
	Parameter downWait bound to: 1 - type: integer 
	Parameter up bound to: 2 - type: integer 
	Parameter down bound to: 3 - type: integer 
	Parameter resetState bound to: 4 - type: integer 
	Parameter setStateWait bound to: 5 - type: integer 
	Parameter setState bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_divider' [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/clk_divider.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (1#1) [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/clk_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'set_value' [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/set_value.v:23]
	Parameter set_f1 bound to: 0 - type: integer 
	Parameter set_f2 bound to: 1 - type: integer 
	Parameter set_f3 bound to: 2 - type: integer 
	Parameter set_f4 bound to: 3 - type: integer 
	Parameter set_s1 bound to: 4 - type: integer 
	Parameter set_s2 bound to: 5 - type: integer 
	Parameter set_m1 bound to: 6 - type: integer 
	Parameter set_m2 bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/debounce.v:23]
	Parameter width bound to: 3 - type: integer 
	Parameter bounce_limit bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/debounce.v:23]
INFO: [Synth 8-226] default block is never used [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/set_value.v:95]
INFO: [Synth 8-226] default block is never used [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/set_value.v:158]
INFO: [Synth 8-226] default block is never used [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/set_value.v:179]
INFO: [Synth 8-256] done synthesizing module 'set_value' (3#1) [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/set_value.v:23]
INFO: [Synth 8-638] synthesizing module 'up_down_counter' [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/up_down_counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'up_down_counter' (4#1) [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/up_down_counter.v:23]
INFO: [Synth 8-638] synthesizing module 'BCD_Decoder' [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/BCD_Decoder.v:23]
INFO: [Synth 8-638] synthesizing module 'Comparator' [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/BCD_Decoder.v:81]
INFO: [Synth 8-256] done synthesizing module 'Comparator' (5#1) [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/BCD_Decoder.v:81]
INFO: [Synth 8-638] synthesizing module 'Circuit_A' [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/BCD_Decoder.v:92]
INFO: [Synth 8-256] done synthesizing module 'Circuit_A' (6#1) [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/BCD_Decoder.v:92]
INFO: [Synth 8-638] synthesizing module 'twoToOneMUX' [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/BCD_Decoder.v:104]
INFO: [Synth 8-256] done synthesizing module 'twoToOneMUX' (7#1) [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/BCD_Decoder.v:104]
INFO: [Synth 8-638] synthesizing module 'segment_anode_set' [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/BCD_Decoder.v:117]
INFO: [Synth 8-226] default block is never used [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/BCD_Decoder.v:124]
INFO: [Synth 8-256] done synthesizing module 'segment_anode_set' (8#1) [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/BCD_Decoder.v:117]
INFO: [Synth 8-256] done synthesizing module 'BCD_Decoder' (9#1) [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/BCD_Decoder.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'v' does not match port width (4) of module 'BCD_Decoder' [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/Master_Controller.v:409]
INFO: [Synth 8-155] case statement is not full and has no default [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/Master_Controller.v:439]
INFO: [Synth 8-638] synthesizing module 'variable_clk_divider' [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/variable_clk_divider.v:23]
INFO: [Synth 8-256] done synthesizing module 'variable_clk_divider' (10#1) [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/variable_clk_divider.v:23]
INFO: [Synth 8-256] done synthesizing module 'Master_Controller' (11#1) [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/Master_Controller.v:24]
INFO: [Synth 8-256] done synthesizing module 'Master_controller_v2_0_S00_AXI' (12#1) [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/hdl/Master_controller_v2_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'Master_controller_v2_0' (13#1) [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/hdl/Master_controller_v2_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_Master_controller_0_0' (14#1) [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ip/design_1_Master_controller_0_0/synth/design_1_Master_controller_0_0.v:56]
WARNING: [Synth 8-3331] design Master_Controller has unconnected port stopwatch_val[31]
WARNING: [Synth 8-3331] design Master_Controller has unconnected port stopwatch_val[32]
WARNING: [Synth 8-3331] design Master_controller_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Master_controller_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Master_controller_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Master_controller_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Master_controller_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Master_controller_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 382.836 ; gain = 172.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 382.836 ; gain = 172.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 688.281 ; gain = 0.938
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 688.281 ; gain = 478.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 688.281 ; gain = 478.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 688.281 ; gain = 478.227
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "ten_khz_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "refresh_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "four_khz_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "one_hz_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "one_hz_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ten_khz_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "refresh_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "four_khz_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "switch_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "switch_rise" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "switch_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "switch_rise" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "switch_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "switch_rise" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/set_value.v:157]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/set_value.v:157]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/set_value.v:157]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/set_value.v:157]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/set_value.v:157]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/set_value.v:157]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/set_value.v:157]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/FPGA_Dev/Stopwatch/ethernet.srcs/sources_1/bd/design_1/ipshared/a220/src/up_down_counter.v:77]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Master_Controller'
INFO: [Synth 8-5545] ROM "seg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sound_on" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "adj_sound_on" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_flash" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "load_set" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "counter_load" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "updn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "seg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sound_on" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "adj_sound_on" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_flash" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "load_set" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "counter_load" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "updn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              resetState |                              000 |                            00100
                downWait |                              001 |                            00001
                    down |                              010 |                            00011
                  upWait |                              011 |                            00000
                      up |                              100 |                            00010
            setStateWait |                              101 |                            00101
                setState |                              110 |                            00110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Master_Controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 688.281 ; gain = 478.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 20    
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 15    
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   5 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 92    
	   7 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	  21 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 119   
	   8 Input      1 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module set_value 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 9     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   8 Input      1 Bit        Muxes := 16    
Module up_down_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 13    
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 85    
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 49    
	   6 Input      1 Bit        Muxes := 2     
Module twoToOneMUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module segment_anode_set 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module variable_clk_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Master_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   5 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 16    
	   7 Input      4 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 1     
	  21 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 2     
Module Master_controller_v2_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	  16 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "deb/switch_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "deb/switch_rise" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "deb/switch_rise" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_div/ten_khz_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div/ten_khz_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div/refresh_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div/refresh_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div/one_hz_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div/one_hz_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div/four_khz_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div/four_khz_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sound_on" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "adj_sound_on" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design Master_Controller has unconnected port stopwatch_val[31]
WARNING: [Synth 8-3331] design Master_Controller has unconnected port stopwatch_val[32]
WARNING: [Synth 8-3331] design design_1_Master_controller_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_Master_controller_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_Master_controller_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_Master_controller_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_Master_controller_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_Master_controller_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/Master_controller_v2_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/Master_controller_v2_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Master_controller_v2_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/Master_controller_v2_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/Master_controller_v2_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Master_controller_v2_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/Master_controller_v2_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_Master_controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Master_controller_v2_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_Master_controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Master_controller_v2_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_Master_controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Master_controller_v2_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_Master_controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Master_controller_v2_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_Master_controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Master_controller_v2_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_Master_controller_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 688.281 ; gain = 478.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 688.281 ; gain = 478.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 688.281 ; gain = 478.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 725.750 ; gain = 515.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 725.750 ; gain = 515.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 725.750 ; gain = 515.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 725.750 ; gain = 515.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 725.750 ; gain = 515.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 725.750 ; gain = 515.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 725.750 ; gain = 515.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    99|
|2     |LUT1   |   154|
|3     |LUT2   |   180|
|4     |LUT3   |   147|
|5     |LUT4   |   165|
|6     |LUT5   |   192|
|7     |LUT6   |   453|
|8     |MUXF7  |    16|
|9     |MUXF8  |     4|
|10    |FDCE   |     6|
|11    |FDRE   |   708|
|12    |FDSE   |    28|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------+-------------------------------+------+
|      |Instance                                |Module                         |Cells |
+------+----------------------------------------+-------------------------------+------+
|1     |top                                     |                               |  2152|
|2     |  inst                                  |Master_controller_v2_0         |  2152|
|3     |    Master_controller_v2_0_S00_AXI_inst |Master_controller_v2_0_S00_AXI |  2152|
|4     |      masControl                        |Master_Controller              |  1708|
|5     |        clk_div                         |clk_divider                    |   328|
|6     |        setVal                          |set_value                      |   408|
|7     |          deb                           |debounce                       |   188|
|8     |        upDownCount                     |up_down_counter                |   586|
|9     |        var_clk_div                     |variable_clk_divider           |   105|
+------+----------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 725.750 ; gain = 515.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 725.750 ; gain = 157.637
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 725.750 ; gain = 515.695
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
121 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 725.750 ; gain = 463.082
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_Dev/Stopwatch/ethernet.runs/design_1_Master_controller_0_0_synth_1/design_1_Master_controller_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_Dev/Stopwatch/ethernet.runs/design_1_Master_controller_0_0_synth_1/design_1_Master_controller_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 725.750 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 09 11:42:21 2019...
