
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.23 (git sha1 7ce5011c24b)


-- Parsing `pico_ice.v' using frontend ` -vlog2k' --

1. Executing Verilog-2005 frontend: pico_ice.v
Parsing Verilog input from `pico_ice.v' to AST representation.
Storing AST representation for module `$abstract\pico_ice'.
Successfully finished Verilog frontend.

-- Parsing `ice40up5k_spram.v' using frontend ` -vlog2k' --

2. Executing Verilog-2005 frontend: ice40up5k_spram.v
Parsing Verilog input from `ice40up5k_spram.v' to AST representation.
Storing AST representation for module `$abstract\ice40up5k_spram'.
Successfully finished Verilog frontend.

-- Parsing `spimemio.v' using frontend ` -vlog2k' --

3. Executing Verilog-2005 frontend: spimemio.v
Parsing Verilog input from `spimemio.v' to AST representation.
Storing AST representation for module `$abstract\spimemio'.
Storing AST representation for module `$abstract\spimemio_xfer'.
Successfully finished Verilog frontend.

-- Parsing `simpleuart.v' using frontend ` -vlog2k' --

4. Executing Verilog-2005 frontend: simpleuart.v
Parsing Verilog input from `simpleuart.v' to AST representation.
Storing AST representation for module `$abstract\simpleuart'.
Successfully finished Verilog frontend.

-- Parsing `picosoc.v' using frontend ` -vlog2k' --

5. Executing Verilog-2005 frontend: picosoc.v
Parsing Verilog input from `picosoc.v' to AST representation.
Storing AST representation for module `$abstract\picosoc'.
Storing AST representation for module `$abstract\picosoc_regs'.
Storing AST representation for module `$abstract\picosoc_mem'.
Successfully finished Verilog frontend.

-- Parsing `../picorv32.v' using frontend ` -vlog2k' --

6. Executing Verilog-2005 frontend: ../picorv32.v
Parsing Verilog input from `../picorv32.v' to AST representation.
Storing AST representation for module `$abstract\picorv32'.
Storing AST representation for module `$abstract\picorv32_regs'.
Storing AST representation for module `$abstract\picorv32_pcpi_mul'.
Storing AST representation for module `$abstract\picorv32_pcpi_fast_mul'.
Storing AST representation for module `$abstract\picorv32_pcpi_div'.
Storing AST representation for module `$abstract\picorv32_axi'.
Storing AST representation for module `$abstract\picorv32_axi_adapter'.
Storing AST representation for module `$abstract\picorv32_wb'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -dsp -top pico_ice -json pico_ice.json' --

7. Executing SYNTH_ICE40 pass.

7.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

7.2. Executing HIERARCHY pass (managing design hierarchy).

7.3. Executing AST frontend in derive mode using pre-parsed AST for module `\pico_ice'.
Generating RTLIL representation for module `\pico_ice'.

7.3.1. Analyzing design hierarchy..
Top module:  \pico_ice
Parameter \BARREL_SHIFTER = 0
Parameter \ENABLE_MUL = 0
Parameter \ENABLE_DIV = 0
Parameter \ENABLE_FAST_MUL = 1
Parameter \MEM_WORDS = 32768

7.3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\picosoc'.
Parameter \BARREL_SHIFTER = 0
Parameter \ENABLE_MUL = 0
Parameter \ENABLE_DIV = 0
Parameter \ENABLE_FAST_MUL = 1
Parameter \MEM_WORDS = 32768
Generating RTLIL representation for module `$paramod$f03d4e23a3a44173f9a2edec4a46578428035902\picosoc'.

7.3.3. Analyzing design hierarchy..
Top module:  \pico_ice
Used module:     $paramod$f03d4e23a3a44173f9a2edec4a46578428035902\picosoc
Parameter \WORDS = 32768

7.3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\ice40up5k_spram'.
Parameter \WORDS = 32768
Generating RTLIL representation for module `$paramod\ice40up5k_spram\WORDS=s32'00000000000000001000000000000000'.

7.3.5. Executing AST frontend in derive mode using pre-parsed AST for module `\simpleuart'.
Generating RTLIL representation for module `\simpleuart'.

7.3.6. Executing AST frontend in derive mode using pre-parsed AST for module `\spimemio'.
Generating RTLIL representation for module `\spimemio'.
Parameter \ENABLE_COUNTERS = 1'1
Parameter \BARREL_SHIFTER = 1'0
Parameter \COMPRESSED_ISA = 1'1
Parameter \ENABLE_MUL = 1'0
Parameter \ENABLE_FAST_MUL = 1'1
Parameter \ENABLE_DIV = 1'0
Parameter \ENABLE_IRQ = 1
Parameter \ENABLE_IRQ_QREGS = 1'0
Parameter \PROGADDR_RESET = 1048576
Parameter \PROGADDR_IRQ = 0
Parameter \STACKADDR = 131072

7.3.7. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32'.
Parameter \ENABLE_COUNTERS = 1'1
Parameter \BARREL_SHIFTER = 1'0
Parameter \COMPRESSED_ISA = 1'1
Parameter \ENABLE_MUL = 1'0
Parameter \ENABLE_FAST_MUL = 1'1
Parameter \ENABLE_DIV = 1'0
Parameter \ENABLE_IRQ = 1
Parameter \ENABLE_IRQ_QREGS = 1'0
Parameter \PROGADDR_RESET = 1048576
Parameter \PROGADDR_IRQ = 0
Parameter \STACKADDR = 131072
Generating RTLIL representation for module `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32'.

7.3.8. Analyzing design hierarchy..
Top module:  \pico_ice
Used module:     $paramod$f03d4e23a3a44173f9a2edec4a46578428035902\picosoc
Used module:         $paramod\ice40up5k_spram\WORDS=s32'00000000000000001000000000000000
Used module:         \simpleuart
Used module:         \spimemio
Used module:         $paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32

7.3.9. Executing AST frontend in derive mode using pre-parsed AST for module `\spimemio_xfer'.
Generating RTLIL representation for module `\spimemio_xfer'.

7.3.10. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32_pcpi_fast_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_fast_mul'.

7.3.11. Executing AST frontend in derive mode using pre-parsed AST for module `\picosoc_regs'.
Generating RTLIL representation for module `\picosoc_regs'.

7.3.12. Analyzing design hierarchy..
Top module:  \pico_ice
Used module:     $paramod$f03d4e23a3a44173f9a2edec4a46578428035902\picosoc
Used module:         $paramod\ice40up5k_spram\WORDS=s32'00000000000000001000000000000000
Used module:         \simpleuart
Used module:         \spimemio
Used module:             \spimemio_xfer
Used module:         $paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32
Used module:             \picorv32_pcpi_fast_mul
Used module:             \picosoc_regs

7.3.13. Analyzing design hierarchy..
Top module:  \pico_ice
Used module:     $paramod$f03d4e23a3a44173f9a2edec4a46578428035902\picosoc
Used module:         $paramod\ice40up5k_spram\WORDS=s32'00000000000000001000000000000000
Used module:         \simpleuart
Used module:         \spimemio
Used module:             \spimemio_xfer
Used module:         $paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32
Used module:             \picorv32_pcpi_fast_mul
Used module:             \picosoc_regs
Removing unused module `$abstract\picorv32_wb'.
Removing unused module `$abstract\picorv32_axi_adapter'.
Removing unused module `$abstract\picorv32_axi'.
Removing unused module `$abstract\picorv32_pcpi_div'.
Removing unused module `$abstract\picorv32_pcpi_fast_mul'.
Removing unused module `$abstract\picorv32_pcpi_mul'.
Removing unused module `$abstract\picorv32_regs'.
Removing unused module `$abstract\picorv32'.
Removing unused module `$abstract\picosoc_mem'.
Removing unused module `$abstract\picosoc_regs'.
Removing unused module `$abstract\picosoc'.
Removing unused module `$abstract\simpleuart'.
Removing unused module `$abstract\spimemio_xfer'.
Removing unused module `$abstract\spimemio'.
Removing unused module `$abstract\ice40up5k_spram'.
Removing unused module `$abstract\pico_ice'.
Removed 16 unused modules.

7.4. Executing PROC pass (convert processes to netlists).

7.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 16 empty switches in `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
Found and cleaned up 1 empty switch in `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1387$1002'.
Found and cleaned up 6 empty switches in `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:546$645'.
Removing empty process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:546$645'.
Cleaned up 23 empty switches.

7.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1414$243 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1353$236 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1273$232 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1212$225 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1138$222 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1088$219 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1017$216 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:967$213 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:803$205 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:742$198 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:662$194 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:601$187 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:527$184 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:477$181 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:406$178 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:356$175 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$picosoc.v:236$1278 in module picosoc_regs.
Marked 3 switch rules as full_case in process $proc$../picorv32.v:2378$1271 in module picorv32_pcpi_fast_mul.
Marked 2 switch rules as full_case in process $proc$../picorv32.v:2348$1264 in module picorv32_pcpi_fast_mul.
Marked 2 switch rules as full_case in process $proc$spimemio.v:535$1240 in module spimemio_xfer.
Marked 5 switch rules as full_case in process $proc$spimemio.v:447$1216 in module spimemio_xfer.
Marked 41 switch rules as full_case in process $proc$../picorv32.v:1402$1016 in module $paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.
Marked 2 switch rules as full_case in process $proc$../picorv32.v:1309$988 in module $paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.
Marked 2 switch rules as full_case in process $proc$../picorv32.v:1295$983 in module $paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.
Marked 8 switch rules as full_case in process $proc$../picorv32.v:1186$948 in module $paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.
Marked 3 switch rules as full_case in process $proc$../picorv32.v:858$685 in module $paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.
Marked 3 switch rules as full_case in process $proc$../picorv32.v:809$683 in module $paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.
Marked 2 switch rules as full_case in process $proc$../picorv32.v:778$679 in module $paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.
Marked 48 switch rules as full_case in process $proc$../picorv32.v:701$678 in module $paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.
Marked 4 switch rules as full_case in process $proc$../picorv32.v:565$654 in module $paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.
Marked 1 switch rules as full_case in process $proc$../picorv32.v:430$616 in module $paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.
Removed 2 dead cases from process $proc$../picorv32.v:401$613 in module $paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.
Marked 2 switch rules as full_case in process $proc$../picorv32.v:401$613 in module $paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.
Marked 1 switch rules as full_case in process $proc$../picorv32.v:390$608 in module $paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.
Marked 1 switch rules as full_case in process $proc$../picorv32.v:325$534 in module $paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.
Marked 3 switch rules as full_case in process $proc$spimemio.v:207$500 in module spimemio.
Marked 1 switch rules as full_case in process $proc$spimemio.v:99$478 in module spimemio.
Marked 3 switch rules as full_case in process $proc$simpleuart.v:109$458 in module simpleuart.
Marked 2 switch rules as full_case in process $proc$simpleuart.v:66$449 in module simpleuart.
Marked 1 switch rules as full_case in process $proc$simpleuart.v:55$447 in module simpleuart.
Marked 1 switch rules as full_case in process $proc$pico_ice.v:83$387 in module pico_ice.
Removed a total of 2 dead cases.

7.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 17 redundant assignments.
Promoted 112 assignments to connections.

7.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$246'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$242'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$235'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$231'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$224'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$221'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$218'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$215'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$212'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$210'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$208'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$204'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$197'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$193'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$186'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$183'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$180'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$177'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$174'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$172'.
  Set init value: \Q = 1'0
Found init rule in `\pico_ice.$proc$pico_ice.v:45$393'.
  Set init value: \reset_cnt = 6'000000

7.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1414$243'.
Found async reset \R in `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1273$232'.
Found async reset \S in `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1138$222'.
Found async reset \R in `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1017$216'.
Found async reset \S in `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:803$205'.
Found async reset \R in `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:662$194'.
Found async reset \S in `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:527$184'.
Found async reset \R in `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:406$178'.

7.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~284 debug messages>

7.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$246'.
Creating decoders for process `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1414$243'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$242'.
Creating decoders for process `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1353$236'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$235'.
Creating decoders for process `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1273$232'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$231'.
Creating decoders for process `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1212$225'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$224'.
Creating decoders for process `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1138$222'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$221'.
Creating decoders for process `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1088$219'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$218'.
Creating decoders for process `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1017$216'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$215'.
Creating decoders for process `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:967$213'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$212'.
Creating decoders for process `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:922$211'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$210'.
Creating decoders for process `\SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:882$209'.
Creating decoders for process `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$208'.
Creating decoders for process `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:803$205'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$204'.
Creating decoders for process `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:742$198'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$197'.
Creating decoders for process `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:662$194'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$193'.
Creating decoders for process `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:601$187'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$186'.
Creating decoders for process `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:527$184'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$183'.
Creating decoders for process `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:477$181'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$180'.
Creating decoders for process `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:406$178'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$177'.
Creating decoders for process `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:356$175'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$174'.
Creating decoders for process `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:311$173'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$172'.
Creating decoders for process `\SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:271$171'.
Creating decoders for process `\picosoc_regs.$proc$picosoc.v:236$1278'.
     1/3: $1$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1284
     2/3: $1$memwr$\regs$picosoc.v:237$1277_DATA[31:0]$1283
     3/3: $1$memwr$\regs$picosoc.v:237$1277_ADDR[4:0]$1282
Creating decoders for process `\picorv32_pcpi_fast_mul.$proc$../picorv32.v:2378$1271'.
     1/4: $0\active[3:0] [3:1]
     2/4: $0\active[3:0] [0]
     3/4: $0\rs2[32:0]
     4/4: $0\rs1[32:0]
Creating decoders for process `\picorv32_pcpi_fast_mul.$proc$../picorv32.v:2364$1266'.
     1/4: $0\rd_q[63:0]
     2/4: $0\rd[63:0]
     3/4: $0\rs2_q[32:0]
     4/4: $0\rs1_q[32:0]
Creating decoders for process `\picorv32_pcpi_fast_mul.$proc$../picorv32.v:2348$1264'.
     1/8: $2\instr_mul[0:0]
     2/8: $2\instr_mulhu[0:0]
     3/8: $2\instr_mulhsu[0:0]
     4/8: $2\instr_mulh[0:0]
     5/8: $1\instr_mulhu[0:0]
     6/8: $1\instr_mulhsu[0:0]
     7/8: $1\instr_mulh[0:0]
     8/8: $1\instr_mul[0:0]
Creating decoders for process `\spimemio_xfer.$proc$spimemio.v:535$1240'.
     1/14: $0\last_fetch[0:0]
     2/14: $0\fetch[0:0]
     3/14: $0\xfer_tag[3:0]
     4/14: $0\xfer_rd[0:0]
     5/14: $0\xfer_qspi[0:0]
     6/14: $0\xfer_cont[0:0]
     7/14: $0\dummy_count[3:0]
     8/14: $0\count[3:0]
     9/14: $0\ibuffer[7:0]
    10/14: $0\xfer_ddr[0:0]
    11/14: $0\xfer_dspi[0:0]
    12/14: $0\obuffer[7:0]
    13/14: $0\flash_clk[0:0]
    14/14: $0\flash_csb[0:0]
Creating decoders for process `\spimemio_xfer.$proc$spimemio.v:447$1216'.
     1/33: $5\next_count[3:0]
     2/33: $5\next_obuffer[7:0]
     3/33: $5\next_ibuffer[7:0]
     4/33: $4\next_count[3:0]
     5/33: $4\next_obuffer[7:0]
     6/33: $4\next_ibuffer[7:0]
     7/33: $3\next_count[3:0]
     8/33: $3\next_obuffer[7:0]
     9/33: $3\next_ibuffer[7:0]
    10/33: $2\next_fetch[0:0]
    11/33: $2\next_count[3:0]
    12/33: $2\next_ibuffer[7:0]
    13/33: $2\next_obuffer[7:0]
    14/33: $2\flash_io0_do[0:0]
    15/33: $2\flash_io0_oe[0:0]
    16/33: $2\flash_io3_do[0:0]
    17/33: $2\flash_io3_oe[0:0]
    18/33: $2\flash_io2_do[0:0]
    19/33: $2\flash_io2_oe[0:0]
    20/33: $2\flash_io1_do[0:0]
    21/33: $2\flash_io1_oe[0:0]
    22/33: $1\next_fetch[0:0]
    23/33: $1\next_count[3:0]
    24/33: $1\next_ibuffer[7:0]
    25/33: $1\next_obuffer[7:0]
    26/33: $1\flash_io3_do[0:0]
    27/33: $1\flash_io3_oe[0:0]
    28/33: $1\flash_io2_do[0:0]
    29/33: $1\flash_io2_oe[0:0]
    30/33: $1\flash_io1_do[0:0]
    31/33: $1\flash_io1_oe[0:0]
    32/33: $1\flash_io0_do[0:0]
    33/33: $1\flash_io0_oe[0:0]
Creating decoders for process `\spimemio_xfer.$proc$spimemio.v:436$1207'.
Creating decoders for process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
     1/86: $23\next_irq_pending[2:2]
     2/86: $22\next_irq_pending[2:2]
     3/86: $21\next_irq_pending[2:2]
     4/86: $20\next_irq_pending[2:2]
     5/86: $19\next_irq_pending[2:2]
     6/86: $18\next_irq_pending[2:2]
     7/86: $17\next_irq_pending[2:2]
     8/86: $16\next_irq_pending[0:0]
     9/86: $15\next_irq_pending[0:0]
    10/86: $14\next_irq_pending[31:0] [0]
    11/86: $14\next_irq_pending[31:0] [31:1]
    12/86: $2\next_irq_pending[31:0] [31:2]
    13/86: $3\set_mem_do_rdata[0:0]
    14/86: $2\next_irq_pending[31:0] [1]
    15/86: $3\set_mem_do_wdata[0:0]
    16/86: $2\next_irq_pending[31:0] [0]
    17/86: $4\set_mem_do_rinst[0:0]
    18/86: $3\set_mem_do_rinst[0:0]
    19/86: $4\set_mem_do_wdata[0:0]
    20/86: $12\next_irq_pending[1:1]
    21/86: $11\next_irq_pending[1:1]
    22/86: $10\next_irq_pending[1:1]
    23/86: $4\set_mem_do_rdata[0:0]
    24/86: $8\next_irq_pending[1:1]
    25/86: $7\next_irq_pending[1:1]
    26/86: $6\next_irq_pending[1:1]
    27/86: $5\next_irq_pending[1:1]
    28/86: $4\next_irq_pending[1:1]
    29/86: $13\next_irq_pending[1:1]
    30/86: $5\set_mem_do_rinst[0:0]
    31/86: $9\next_irq_pending[1:1]
    32/86: $3\next_irq_pending[31:0]
    33/86: $3\current_pc[31:0]
    34/86: $2\current_pc[31:0]
    35/86: $2\set_mem_do_wdata[0:0]
    36/86: $2\set_mem_do_rdata[0:0]
    37/86: $2\set_mem_do_rinst[0:0]
    38/86: $1\next_irq_pending[31:0]
    39/86: $1\current_pc[31:0]
    40/86: $1\set_mem_do_wdata[0:0]
    41/86: $1\set_mem_do_rdata[0:0]
    42/86: $1\set_mem_do_rinst[0:0]
    43/86: $0\trace_data[35:0]
    44/86: $0\count_cycle[63:0]
    45/86: $0\pcpi_timeout[0:0]
    46/86: $0\trace_valid[0:0]
    47/86: $0\do_waitirq[0:0]
    48/86: $0\decoder_pseudo_trigger[0:0]
    49/86: $0\decoder_trigger[0:0]
    50/86: $0\alu_wait_2[0:0]
    51/86: $0\alu_wait[0:0]
    52/86: $0\reg_out[31:0]
    53/86: $0\reg_sh[4:0]
    54/86: $0\trap[0:0]
    55/86: $0\pcpi_timeout_counter[3:0]
    56/86: $0\latched_rd[4:0]
    57/86: $0\latched_is_lb[0:0]
    58/86: $0\latched_is_lh[0:0]
    59/86: $0\latched_is_lu[0:0]
    60/86: $0\latched_trace[0:0]
    61/86: $0\latched_compr[0:0]
    62/86: $0\latched_branch[0:0]
    63/86: $0\latched_stalu[0:0]
    64/86: $0\latched_store[0:0]
    65/86: $0\irq_state[1:0]
    66/86: $0\cpu_state[7:0]
    67/86: $0\dbg_rs2val_valid[0:0]
    68/86: $0\dbg_rs1val_valid[0:0]
    69/86: $0\dbg_rs2val[31:0]
    70/86: $0\dbg_rs1val[31:0]
    71/86: $0\mem_do_wdata[0:0]
    72/86: $0\mem_do_rdata[0:0]
    73/86: $0\mem_do_rinst[0:0]
    74/86: $0\mem_do_prefetch[0:0]
    75/86: $0\mem_wordsize[1:0]
    76/86: $0\timer[31:0]
    77/86: $0\irq_mask[31:0]
    78/86: $0\irq_active[0:0]
    79/86: $0\irq_delay[0:0]
    80/86: $0\reg_op2[31:0]
    81/86: $0\reg_op1[31:0]
    82/86: $0\reg_next_pc[31:0]
    83/86: $0\reg_pc[31:0]
    84/86: $0\count_instr[63:0]
    85/86: $0\eoi[31:0]
    86/86: $0\pcpi_valid[0:0]
Creating decoders for process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1387$1002'.
Creating decoders for process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1309$988'.
     1/4: $2\cpuregs_write[0:0]
     2/4: $2\cpuregs_wrdata[31:0]
     3/4: $1\cpuregs_wrdata[31:0]
     4/4: $1\cpuregs_write[0:0]
Creating decoders for process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1295$983'.
     1/2: $2\clear_prefetched_high_word[0:0]
     2/2: $1\clear_prefetched_high_word[0:0]
Creating decoders for process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1293$982'.
Creating decoders for process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1249$960'.
     1/2: $1\alu_out[31:0]
     2/2: $1\alu_out_0[0:0]
Creating decoders for process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1186$948'.
     1/8: $8\dbg_ascii_state[127:0]
     2/8: $7\dbg_ascii_state[127:0]
     3/8: $6\dbg_ascii_state[127:0]
     4/8: $5\dbg_ascii_state[127:0]
     5/8: $4\dbg_ascii_state[127:0]
     6/8: $3\dbg_ascii_state[127:0]
     7/8: $2\dbg_ascii_state[127:0]
     8/8: $1\dbg_ascii_state[127:0]
Creating decoders for process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
     1/77: $0\decoded_rs1[4:0] [4]
     2/77: $0\decoded_imm_j[31:0] [10]
     3/77: $0\decoded_imm_j[31:0] [7]
     4/77: $0\decoded_imm_j[31:0] [6]
     5/77: $0\decoded_imm_j[31:0] [3:1]
     6/77: $0\decoded_imm_j[31:0] [5]
     7/77: $0\decoded_imm_j[31:0] [9:8]
     8/77: $0\decoded_imm_j[31:0] [31:20]
     9/77: $0\decoded_imm_j[31:0] [4]
    10/77: $0\decoded_imm_j[31:0] [11]
    11/77: $0\decoded_imm_j[31:0] [0]
    12/77: $0\decoded_rs1[4:0] [3:0]
    13/77: $0\is_lui_auipc_jal_jalr_addi_add_sub[0:0]
    14/77: $0\is_alu_reg_reg[0:0]
    15/77: $0\is_alu_reg_imm[0:0]
    16/77: $0\is_beq_bne_blt_bge_bltu_bgeu[0:0]
    17/77: $0\is_sll_srl_sra[0:0]
    18/77: $0\is_sb_sh_sw[0:0]
    19/77: $0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
    20/77: $0\is_slli_srli_srai[0:0]
    21/77: $0\is_lb_lh_lw_lbu_lhu[0:0]
    22/77: $0\compressed_instr[0:0]
    23/77: $0\is_compare[0:0]
    24/77: $0\decoded_imm[31:0]
    25/77: $0\decoded_rs2[4:0]
    26/77: $0\decoded_imm_j[31:0] [19:12]
    27/77: $0\decoded_rd[4:0]
    28/77: $0\instr_timer[0:0]
    29/77: $0\instr_waitirq[0:0]
    30/77: $0\instr_maskirq[0:0]
    31/77: $0\instr_retirq[0:0]
    32/77: $0\instr_setq[0:0]
    33/77: $0\instr_getq[0:0]
    34/77: $0\instr_fence[0:0]
    35/77: $0\instr_ecall_ebreak[0:0]
    36/77: $0\instr_rdinstrh[0:0]
    37/77: $0\instr_rdinstr[0:0]
    38/77: $0\instr_rdcycleh[0:0]
    39/77: $0\instr_rdcycle[0:0]
    40/77: $0\instr_and[0:0]
    41/77: $0\instr_or[0:0]
    42/77: $0\instr_sra[0:0]
    43/77: $0\instr_srl[0:0]
    44/77: $0\instr_xor[0:0]
    45/77: $0\instr_sltu[0:0]
    46/77: $0\instr_slt[0:0]
    47/77: $0\instr_sll[0:0]
    48/77: $0\instr_sub[0:0]
    49/77: $0\instr_add[0:0]
    50/77: $0\instr_srai[0:0]
    51/77: $0\instr_srli[0:0]
    52/77: $0\instr_slli[0:0]
    53/77: $0\instr_andi[0:0]
    54/77: $0\instr_ori[0:0]
    55/77: $0\instr_xori[0:0]
    56/77: $0\instr_sltiu[0:0]
    57/77: $0\instr_slti[0:0]
    58/77: $0\instr_addi[0:0]
    59/77: $0\instr_sw[0:0]
    60/77: $0\instr_sh[0:0]
    61/77: $0\instr_sb[0:0]
    62/77: $0\instr_lhu[0:0]
    63/77: $0\instr_lbu[0:0]
    64/77: $0\instr_lw[0:0]
    65/77: $0\instr_lh[0:0]
    66/77: $0\instr_lb[0:0]
    67/77: $0\instr_bgeu[0:0]
    68/77: $0\instr_bltu[0:0]
    69/77: $0\instr_bge[0:0]
    70/77: $0\instr_blt[0:0]
    71/77: $0\instr_bne[0:0]
    72/77: $0\instr_beq[0:0]
    73/77: $0\instr_jalr[0:0]
    74/77: $0\instr_jal[0:0]
    75/77: $0\instr_auipc[0:0]
    76/77: $0\instr_lui[0:0]
    77/77: $0\pcpi_insn[31:0]
Creating decoders for process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:809$683'.
     1/13: $3\dbg_insn_opcode[31:0]
     2/13: $2\dbg_insn_rd[4:0]
     3/13: $2\dbg_insn_rs2[4:0]
     4/13: $2\dbg_insn_rs1[4:0]
     5/13: $2\dbg_insn_opcode[31:0]
     6/13: $2\dbg_insn_imm[31:0]
     7/13: $2\dbg_ascii_instr[63:0]
     8/13: $1\dbg_insn_rd[4:0]
     9/13: $1\dbg_insn_rs2[4:0]
    10/13: $1\dbg_insn_rs1[4:0]
    11/13: $1\dbg_insn_imm[31:0]
    12/13: $1\dbg_ascii_instr[63:0]
    13/13: $1\dbg_insn_opcode[31:0]
Creating decoders for process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:778$679'.
     1/8: $0\cached_insn_rd[4:0]
     2/8: $0\cached_insn_rs2[4:0]
     3/8: $0\cached_insn_rs1[4:0]
     4/8: $0\cached_insn_opcode[31:0]
     5/8: $0\cached_insn_imm[31:0]
     6/8: $0\cached_ascii_instr[63:0]
     7/8: $0\dbg_valid_insn[0:0]
     8/8: $0\dbg_insn_addr[31:0]
Creating decoders for process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:701$678'.
     1/48: $48\new_ascii_instr[63:0]
     2/48: $47\new_ascii_instr[63:0]
     3/48: $46\new_ascii_instr[63:0]
     4/48: $45\new_ascii_instr[63:0]
     5/48: $44\new_ascii_instr[63:0]
     6/48: $43\new_ascii_instr[63:0]
     7/48: $42\new_ascii_instr[63:0]
     8/48: $41\new_ascii_instr[63:0]
     9/48: $40\new_ascii_instr[63:0]
    10/48: $39\new_ascii_instr[63:0]
    11/48: $38\new_ascii_instr[63:0]
    12/48: $37\new_ascii_instr[63:0]
    13/48: $36\new_ascii_instr[63:0]
    14/48: $35\new_ascii_instr[63:0]
    15/48: $34\new_ascii_instr[63:0]
    16/48: $33\new_ascii_instr[63:0]
    17/48: $32\new_ascii_instr[63:0]
    18/48: $31\new_ascii_instr[63:0]
    19/48: $30\new_ascii_instr[63:0]
    20/48: $29\new_ascii_instr[63:0]
    21/48: $28\new_ascii_instr[63:0]
    22/48: $27\new_ascii_instr[63:0]
    23/48: $26\new_ascii_instr[63:0]
    24/48: $25\new_ascii_instr[63:0]
    25/48: $24\new_ascii_instr[63:0]
    26/48: $23\new_ascii_instr[63:0]
    27/48: $22\new_ascii_instr[63:0]
    28/48: $21\new_ascii_instr[63:0]
    29/48: $20\new_ascii_instr[63:0]
    30/48: $19\new_ascii_instr[63:0]
    31/48: $18\new_ascii_instr[63:0]
    32/48: $17\new_ascii_instr[63:0]
    33/48: $16\new_ascii_instr[63:0]
    34/48: $15\new_ascii_instr[63:0]
    35/48: $14\new_ascii_instr[63:0]
    36/48: $13\new_ascii_instr[63:0]
    37/48: $12\new_ascii_instr[63:0]
    38/48: $11\new_ascii_instr[63:0]
    39/48: $10\new_ascii_instr[63:0]
    40/48: $9\new_ascii_instr[63:0]
    41/48: $8\new_ascii_instr[63:0]
    42/48: $7\new_ascii_instr[63:0]
    43/48: $6\new_ascii_instr[63:0]
    44/48: $5\new_ascii_instr[63:0]
    45/48: $4\new_ascii_instr[63:0]
    46/48: $3\new_ascii_instr[63:0]
    47/48: $2\new_ascii_instr[63:0]
    48/48: $1\new_ascii_instr[63:0]
Creating decoders for process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:565$654'.
     1/9: $0\mem_16bit_buffer[15:0]
     2/9: $0\prefetched_high_word[0:0]
     3/9: $0\mem_la_secondword[0:0]
     4/9: $0\mem_state[1:0]
     5/9: $0\mem_wstrb[3:0]
     6/9: $0\mem_wdata[31:0]
     7/9: $0\mem_addr[31:0]
     8/9: $0\mem_instr[0:0]
     9/9: $0\mem_valid[0:0]
Creating decoders for process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1239$1196'.
Creating decoders for process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:430$616'.
     1/9: $0\mem_rdata_q[31:0] [31]
     2/9: $0\mem_rdata_q[31:0] [7]
     3/9: $0\mem_rdata_q[31:0] [24:20]
     4/9: $0\mem_rdata_q[31:0] [19:15]
     5/9: $0\mem_rdata_q[31:0] [6:0]
     6/9: $0\mem_rdata_q[31:0] [14:12]
     7/9: $0\mem_rdata_q[31:0] [11:8]
     8/9: $0\mem_rdata_q[31:0] [30:25]
     9/9: $0\next_insn_opcode[31:0]
Creating decoders for process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:401$613'.
     1/5: $3\mem_rdata_word[31:0]
     2/5: $2\mem_rdata_word[31:0]
     3/5: $1\mem_rdata_word[31:0]
     4/5: $1\mem_la_wstrb[3:0]
     5/5: $1\mem_la_wdata[31:0]
Creating decoders for process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:390$608'.
     1/2: $0\last_mem_valid[0:0]
     2/2: $0\mem_la_firstword_reg[0:0]
Creating decoders for process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:325$534'.
     1/2: $1\pcpi_int_rd[31:0]
     2/2: $1\pcpi_int_wr[0:0]
Creating decoders for process `\spimemio.$proc$spimemio.v:207$500'.
     1/17: $0\buffer[23:0] [23:16]
     2/17: $0\buffer[23:0] [15:8]
     3/17: $0\buffer[23:0] [7:0]
     4/17: $0\xfer_resetn[0:0]
     5/17: $0\state[3:0]
     6/17: $0\rd_inc[0:0]
     7/17: $0\rd_wait[0:0]
     8/17: $0\rd_valid[0:0]
     9/17: $0\rd_addr[23:0]
    10/17: $0\din_valid[0:0]
    11/17: $0\din_rd[0:0]
    12/17: $0\din_ddr[0:0]
    13/17: $0\din_qspi[0:0]
    14/17: $0\din_cont[0:0]
    15/17: $0\din_tag[3:0]
    16/17: $0\din_data[7:0]
    17/17: $0\rdata[31:0]
Creating decoders for process `\spimemio.$proc$spimemio.v:151$482'.
Creating decoders for process `\spimemio.$proc$spimemio.v:99$478'.
     1/10: $0\softreset[0:0]
     2/10: $0\config_do[3:0]
     3/10: $0\config_clk[0:0]
     4/10: $0\config_csb[0:0]
     5/10: $0\config_oe[3:0]
     6/10: $0\config_dummy[3:0]
     7/10: $0\config_cont[0:0]
     8/10: $0\config_qspi[0:0]
     9/10: $0\config_ddr[0:0]
    10/10: $0\config_en[0:0]
Creating decoders for process `\simpleuart.$proc$simpleuart.v:109$458'.
     1/4: $0\send_divcnt[31:0]
     2/4: $0\send_dummy[0:0]
     3/4: $0\send_bitcnt[3:0]
     4/4: $0\send_pattern[9:0]
Creating decoders for process `\simpleuart.$proc$simpleuart.v:66$449'.
     1/5: $0\recv_divcnt[31:0]
     2/5: $0\recv_buf_valid[0:0]
     3/5: $0\recv_buf_data[7:0]
     4/5: $0\recv_pattern[7:0]
     5/5: $0\recv_state[3:0]
Creating decoders for process `\simpleuart.$proc$simpleuart.v:55$447'.
     1/4: $0\cfg_divider[31:0] [31:24]
     2/4: $0\cfg_divider[31:0] [23:16]
     3/4: $0\cfg_divider[31:0] [15:8]
     4/4: $0\cfg_divider[31:0] [7:0]
Creating decoders for process `$paramod$f03d4e23a3a44173f9a2edec4a46578428035902\picosoc.$proc$picosoc.v:208$427'.
Creating decoders for process `$paramod$f03d4e23a3a44173f9a2edec4a46578428035902\picosoc.$proc$picosoc.v:89$394'.
Creating decoders for process `\pico_ice.$proc$pico_ice.v:45$393'.
Creating decoders for process `\pico_ice.$proc$pico_ice.v:83$387'.
     1/6: $0\gpio[31:0] [31:24]
     2/6: $0\gpio[31:0] [23:16]
     3/6: $0\gpio[31:0] [15:8]
     4/6: $0\gpio[31:0] [7:0]
     5/6: $0\iomem_rdata[31:0]
     6/6: $0\iomem_ready[0:0]
Creating decoders for process `\pico_ice.$proc$pico_ice.v:48$384'.

7.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\picorv32_pcpi_fast_mul.\instr_mul' from process `\picorv32_pcpi_fast_mul.$proc$../picorv32.v:2348$1264'.
No latch inferred for signal `\picorv32_pcpi_fast_mul.\instr_mulh' from process `\picorv32_pcpi_fast_mul.$proc$../picorv32.v:2348$1264'.
No latch inferred for signal `\picorv32_pcpi_fast_mul.\instr_mulhsu' from process `\picorv32_pcpi_fast_mul.$proc$../picorv32.v:2348$1264'.
No latch inferred for signal `\picorv32_pcpi_fast_mul.\instr_mulhu' from process `\picorv32_pcpi_fast_mul.$proc$../picorv32.v:2348$1264'.
No latch inferred for signal `\spimemio_xfer.\flash_io0_oe' from process `\spimemio_xfer.$proc$spimemio.v:447$1216'.
No latch inferred for signal `\spimemio_xfer.\flash_io0_do' from process `\spimemio_xfer.$proc$spimemio.v:447$1216'.
No latch inferred for signal `\spimemio_xfer.\flash_io1_oe' from process `\spimemio_xfer.$proc$spimemio.v:447$1216'.
No latch inferred for signal `\spimemio_xfer.\flash_io1_do' from process `\spimemio_xfer.$proc$spimemio.v:447$1216'.
No latch inferred for signal `\spimemio_xfer.\flash_io2_oe' from process `\spimemio_xfer.$proc$spimemio.v:447$1216'.
No latch inferred for signal `\spimemio_xfer.\flash_io2_do' from process `\spimemio_xfer.$proc$spimemio.v:447$1216'.
No latch inferred for signal `\spimemio_xfer.\flash_io3_oe' from process `\spimemio_xfer.$proc$spimemio.v:447$1216'.
No latch inferred for signal `\spimemio_xfer.\flash_io3_do' from process `\spimemio_xfer.$proc$spimemio.v:447$1216'.
No latch inferred for signal `\spimemio_xfer.\next_obuffer' from process `\spimemio_xfer.$proc$spimemio.v:447$1216'.
No latch inferred for signal `\spimemio_xfer.\next_ibuffer' from process `\spimemio_xfer.$proc$spimemio.v:447$1216'.
No latch inferred for signal `\spimemio_xfer.\next_count' from process `\spimemio_xfer.$proc$spimemio.v:447$1216'.
No latch inferred for signal `\spimemio_xfer.\next_fetch' from process `\spimemio_xfer.$proc$spimemio.v:447$1216'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\cpuregs_rs1' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1387$1002'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\cpuregs_rs2' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1387$1002'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\decoded_rs' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1387$1002'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\cpuregs_write' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1309$988'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\cpuregs_wrdata' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1309$988'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\clear_prefetched_high_word' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1295$983'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\alu_out' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1249$960'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\alu_out_0' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1249$960'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\dbg_ascii_state' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1186$948'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\dbg_insn_opcode' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:809$683'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\dbg_ascii_instr' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:809$683'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\dbg_insn_imm' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:809$683'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\dbg_insn_rs1' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:809$683'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\dbg_insn_rs2' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:809$683'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\dbg_insn_rd' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:809$683'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\new_ascii_instr' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:701$678'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\alu_add_sub' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1239$1196'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\alu_shl' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1239$1196'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\alu_shr' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1239$1196'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\alu_eq' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1239$1196'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\alu_ltu' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1239$1196'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\alu_lts' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1239$1196'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\mem_la_wdata' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:401$613'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\mem_la_wstrb' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:401$613'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\mem_rdata_word' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:401$613'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\pcpi_int_wr' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:325$534'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\pcpi_int_rd' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:325$534'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\pcpi_int_wait' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:325$534'.
No latch inferred for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\pcpi_int_ready' from process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:325$534'.
No latch inferred for signal `$paramod$f03d4e23a3a44173f9a2edec4a46578428035902\picosoc.\irq' from process `$paramod$f03d4e23a3a44173f9a2edec4a46578428035902\picosoc.$proc$picosoc.v:89$394'.

7.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1414$243'.
  created $adff cell `$procdff$5079' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1353$236'.
  created $dff cell `$procdff$5080' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1273$232'.
  created $adff cell `$procdff$5081' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1212$225'.
  created $dff cell `$procdff$5082' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1138$222'.
  created $adff cell `$procdff$5083' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1088$219'.
  created $dff cell `$procdff$5084' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1017$216'.
  created $adff cell `$procdff$5085' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:967$213'.
  created $dff cell `$procdff$5086' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:922$211'.
  created $dff cell `$procdff$5087' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:882$209'.
  created $dff cell `$procdff$5088' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:803$205'.
  created $adff cell `$procdff$5089' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:742$198'.
  created $dff cell `$procdff$5090' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:662$194'.
  created $adff cell `$procdff$5091' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:601$187'.
  created $dff cell `$procdff$5092' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:527$184'.
  created $adff cell `$procdff$5093' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:477$181'.
  created $dff cell `$procdff$5094' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:406$178'.
  created $adff cell `$procdff$5095' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:356$175'.
  created $dff cell `$procdff$5096' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:311$173'.
  created $dff cell `$procdff$5097' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:271$171'.
  created $dff cell `$procdff$5098' with positive edge clock.
Creating register for signal `\picosoc_regs.$memwr$\regs$picosoc.v:237$1277_ADDR' using process `\picosoc_regs.$proc$picosoc.v:236$1278'.
  created $dff cell `$procdff$5099' with positive edge clock.
Creating register for signal `\picosoc_regs.$memwr$\regs$picosoc.v:237$1277_DATA' using process `\picosoc_regs.$proc$picosoc.v:236$1278'.
  created $dff cell `$procdff$5100' with positive edge clock.
Creating register for signal `\picosoc_regs.$memwr$\regs$picosoc.v:237$1277_EN' using process `\picosoc_regs.$proc$picosoc.v:236$1278'.
  created $dff cell `$procdff$5101' with positive edge clock.
Creating register for signal `\picorv32_pcpi_fast_mul.\shift_out' using process `\picorv32_pcpi_fast_mul.$proc$../picorv32.v:2378$1271'.
  created $dff cell `$procdff$5102' with positive edge clock.
Creating register for signal `\picorv32_pcpi_fast_mul.\active' using process `\picorv32_pcpi_fast_mul.$proc$../picorv32.v:2378$1271'.
  created $dff cell `$procdff$5103' with positive edge clock.
Creating register for signal `\picorv32_pcpi_fast_mul.\rs1' using process `\picorv32_pcpi_fast_mul.$proc$../picorv32.v:2378$1271'.
  created $dff cell `$procdff$5104' with positive edge clock.
Creating register for signal `\picorv32_pcpi_fast_mul.\rs2' using process `\picorv32_pcpi_fast_mul.$proc$../picorv32.v:2378$1271'.
  created $dff cell `$procdff$5105' with positive edge clock.
Creating register for signal `\picorv32_pcpi_fast_mul.\rs1_q' using process `\picorv32_pcpi_fast_mul.$proc$../picorv32.v:2364$1266'.
  created $dff cell `$procdff$5106' with positive edge clock.
Creating register for signal `\picorv32_pcpi_fast_mul.\rs2_q' using process `\picorv32_pcpi_fast_mul.$proc$../picorv32.v:2364$1266'.
  created $dff cell `$procdff$5107' with positive edge clock.
Creating register for signal `\picorv32_pcpi_fast_mul.\rd' using process `\picorv32_pcpi_fast_mul.$proc$../picorv32.v:2364$1266'.
  created $dff cell `$procdff$5108' with positive edge clock.
Creating register for signal `\picorv32_pcpi_fast_mul.\rd_q' using process `\picorv32_pcpi_fast_mul.$proc$../picorv32.v:2364$1266'.
  created $dff cell `$procdff$5109' with positive edge clock.
Creating register for signal `\picorv32_pcpi_fast_mul.\pcpi_insn_valid_q' using process `\picorv32_pcpi_fast_mul.$proc$../picorv32.v:2364$1266'.
  created $dff cell `$procdff$5110' with positive edge clock.
Creating register for signal `\spimemio_xfer.\flash_csb' using process `\spimemio_xfer.$proc$spimemio.v:535$1240'.
  created $dff cell `$procdff$5111' with positive edge clock.
Creating register for signal `\spimemio_xfer.\flash_clk' using process `\spimemio_xfer.$proc$spimemio.v:535$1240'.
  created $dff cell `$procdff$5112' with positive edge clock.
Creating register for signal `\spimemio_xfer.\obuffer' using process `\spimemio_xfer.$proc$spimemio.v:535$1240'.
  created $dff cell `$procdff$5113' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_dspi' using process `\spimemio_xfer.$proc$spimemio.v:535$1240'.
  created $dff cell `$procdff$5114' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_ddr' using process `\spimemio_xfer.$proc$spimemio.v:535$1240'.
  created $dff cell `$procdff$5115' with positive edge clock.
Creating register for signal `\spimemio_xfer.\ibuffer' using process `\spimemio_xfer.$proc$spimemio.v:535$1240'.
  created $dff cell `$procdff$5116' with positive edge clock.
Creating register for signal `\spimemio_xfer.\count' using process `\spimemio_xfer.$proc$spimemio.v:535$1240'.
  created $dff cell `$procdff$5117' with positive edge clock.
Creating register for signal `\spimemio_xfer.\dummy_count' using process `\spimemio_xfer.$proc$spimemio.v:535$1240'.
  created $dff cell `$procdff$5118' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_cont' using process `\spimemio_xfer.$proc$spimemio.v:535$1240'.
  created $dff cell `$procdff$5119' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_qspi' using process `\spimemio_xfer.$proc$spimemio.v:535$1240'.
  created $dff cell `$procdff$5120' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_rd' using process `\spimemio_xfer.$proc$spimemio.v:535$1240'.
  created $dff cell `$procdff$5121' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_tag' using process `\spimemio_xfer.$proc$spimemio.v:535$1240'.
  created $dff cell `$procdff$5122' with positive edge clock.
Creating register for signal `\spimemio_xfer.\fetch' using process `\spimemio_xfer.$proc$spimemio.v:535$1240'.
  created $dff cell `$procdff$5123' with positive edge clock.
Creating register for signal `\spimemio_xfer.\last_fetch' using process `\spimemio_xfer.$proc$spimemio.v:535$1240'.
  created $dff cell `$procdff$5124' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_ddr_q' using process `\spimemio_xfer.$proc$spimemio.v:436$1207'.
  created $dff cell `$procdff$5125' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_tag_q' using process `\spimemio_xfer.$proc$spimemio.v:436$1207'.
  created $dff cell `$procdff$5126' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\trap' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5127' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\pcpi_valid' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5128' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\eoi' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5129' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\trace_valid' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5130' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\trace_data' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5131' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\count_cycle' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5132' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\count_instr' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5133' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\reg_pc' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5134' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\reg_next_pc' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5135' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\reg_op1' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5136' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\reg_op2' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5137' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\reg_out' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5138' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\reg_sh' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5139' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\irq_delay' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5140' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\irq_active' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5141' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\irq_mask' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5142' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\irq_pending' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5143' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\timer' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5144' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\mem_wordsize' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5145' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\mem_do_prefetch' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5146' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\mem_do_rinst' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5147' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\mem_do_rdata' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5148' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\mem_do_wdata' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5149' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\decoder_trigger' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5150' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\decoder_trigger_q' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5151' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\decoder_pseudo_trigger' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5152' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\decoder_pseudo_trigger_q' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5153' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\dbg_rs1val' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5154' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\dbg_rs2val' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5155' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\dbg_rs1val_valid' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5156' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\dbg_rs2val_valid' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5157' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\cpu_state' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5158' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\irq_state' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5159' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\set_mem_do_rinst' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5160' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\set_mem_do_rdata' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5161' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\set_mem_do_wdata' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5162' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\latched_store' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5163' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\latched_stalu' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5164' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\latched_branch' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5165' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\latched_compr' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5166' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\latched_trace' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5167' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\latched_is_lu' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5168' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\latched_is_lh' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5169' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\latched_is_lb' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5170' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\latched_rd' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5171' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\current_pc' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5172' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\pcpi_timeout_counter' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5173' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\pcpi_timeout' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5174' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\next_irq_pending' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5175' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\do_waitirq' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5176' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\alu_out_q' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5177' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\alu_out_0_q' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5178' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\alu_wait' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5179' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\alu_wait_2' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
  created $dff cell `$procdff$5180' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\clear_prefetched_high_word_q' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1293$982'.
  created $dff cell `$procdff$5181' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\pcpi_insn' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5182' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_lui' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5183' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_auipc' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5184' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_jal' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5185' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_jalr' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5186' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_beq' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5187' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_bne' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5188' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_blt' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5189' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_bge' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5190' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_bltu' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5191' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_bgeu' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5192' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_lb' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5193' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_lh' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5194' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_lw' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5195' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_lbu' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5196' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_lhu' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5197' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_sb' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5198' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_sh' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5199' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_sw' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5200' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_addi' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5201' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_slti' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5202' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_sltiu' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5203' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_xori' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5204' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_ori' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5205' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_andi' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5206' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_slli' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5207' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_srli' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5208' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_srai' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5209' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_add' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5210' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_sub' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5211' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_sll' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5212' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_slt' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5213' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_sltu' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5214' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_xor' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5215' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_srl' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5216' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_sra' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5217' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_or' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5218' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_and' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5219' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_rdcycle' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5220' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_rdcycleh' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5221' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_rdinstr' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5222' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_rdinstrh' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5223' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_ecall_ebreak' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5224' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_fence' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5225' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_getq' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5226' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_setq' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5227' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_retirq' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5228' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_maskirq' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5229' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_waitirq' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5230' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\instr_timer' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5231' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\decoded_rd' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5232' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\decoded_rs1' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5233' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\decoded_rs2' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5234' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\decoded_imm' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5235' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\decoded_imm_j' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5236' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\compressed_instr' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5237' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\is_lui_auipc_jal' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5238' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\is_lb_lh_lw_lbu_lhu' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5239' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\is_slli_srli_srai' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5240' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\is_jalr_addi_slti_sltiu_xori_ori_andi' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5241' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\is_sb_sh_sw' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5242' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\is_sll_srl_sra' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5243' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\is_lui_auipc_jal_jalr_addi_add_sub' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5244' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\is_slti_blt_slt' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5245' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\is_sltiu_bltu_sltu' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5246' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\is_beq_bne_blt_bge_bltu_bgeu' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5247' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\is_lbu_lhu_lw' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5248' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\is_alu_reg_imm' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5249' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\is_alu_reg_reg' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5250' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\is_compare' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
  created $dff cell `$procdff$5251' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\dbg_insn_addr' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:778$679'.
  created $dff cell `$procdff$5252' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\q_ascii_instr' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:778$679'.
  created $dff cell `$procdff$5253' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\q_insn_imm' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:778$679'.
  created $dff cell `$procdff$5254' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\q_insn_opcode' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:778$679'.
  created $dff cell `$procdff$5255' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\q_insn_rs1' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:778$679'.
  created $dff cell `$procdff$5256' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\q_insn_rs2' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:778$679'.
  created $dff cell `$procdff$5257' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\q_insn_rd' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:778$679'.
  created $dff cell `$procdff$5258' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\dbg_next' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:778$679'.
  created $dff cell `$procdff$5259' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\dbg_valid_insn' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:778$679'.
  created $dff cell `$procdff$5260' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\cached_ascii_instr' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:778$679'.
  created $dff cell `$procdff$5261' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\cached_insn_imm' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:778$679'.
  created $dff cell `$procdff$5262' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\cached_insn_opcode' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:778$679'.
  created $dff cell `$procdff$5263' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\cached_insn_rs1' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:778$679'.
  created $dff cell `$procdff$5264' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\cached_insn_rs2' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:778$679'.
  created $dff cell `$procdff$5265' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\cached_insn_rd' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:778$679'.
  created $dff cell `$procdff$5266' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\mem_valid' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:565$654'.
  created $dff cell `$procdff$5267' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\mem_instr' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:565$654'.
  created $dff cell `$procdff$5268' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\mem_addr' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:565$654'.
  created $dff cell `$procdff$5269' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\mem_wdata' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:565$654'.
  created $dff cell `$procdff$5270' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\mem_wstrb' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:565$654'.
  created $dff cell `$procdff$5271' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\mem_state' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:565$654'.
  created $dff cell `$procdff$5272' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\mem_la_secondword' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:565$654'.
  created $dff cell `$procdff$5273' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\prefetched_high_word' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:565$654'.
  created $dff cell `$procdff$5274' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\mem_16bit_buffer' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:565$654'.
  created $dff cell `$procdff$5275' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\next_insn_opcode' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:430$616'.
  created $dff cell `$procdff$5276' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\mem_rdata_q' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:430$616'.
  created $dff cell `$procdff$5277' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\mem_la_firstword_reg' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:390$608'.
  created $dff cell `$procdff$5278' with positive edge clock.
Creating register for signal `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.\last_mem_valid' using process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:390$608'.
  created $dff cell `$procdff$5279' with positive edge clock.
Creating register for signal `\spimemio.\rdata' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5280' with positive edge clock.
Creating register for signal `\spimemio.\xfer_resetn' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5281' with positive edge clock.
Creating register for signal `\spimemio.\din_valid' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5282' with positive edge clock.
Creating register for signal `\spimemio.\din_data' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5283' with positive edge clock.
Creating register for signal `\spimemio.\din_tag' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5284' with positive edge clock.
Creating register for signal `\spimemio.\din_cont' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5285' with positive edge clock.
Creating register for signal `\spimemio.\din_qspi' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5286' with positive edge clock.
Creating register for signal `\spimemio.\din_ddr' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5287' with positive edge clock.
Creating register for signal `\spimemio.\din_rd' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5288' with positive edge clock.
Creating register for signal `\spimemio.\buffer' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5289' with positive edge clock.
Creating register for signal `\spimemio.\rd_addr' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5290' with positive edge clock.
Creating register for signal `\spimemio.\rd_valid' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5291' with positive edge clock.
Creating register for signal `\spimemio.\rd_wait' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5292' with positive edge clock.
Creating register for signal `\spimemio.\rd_inc' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5293' with positive edge clock.
Creating register for signal `\spimemio.\state' using process `\spimemio.$proc$spimemio.v:207$500'.
  created $dff cell `$procdff$5294' with positive edge clock.
Creating register for signal `\spimemio.\xfer_io0_90' using process `\spimemio.$proc$spimemio.v:151$482'.
  created $dff cell `$procdff$5295' with negative edge clock.
Creating register for signal `\spimemio.\xfer_io1_90' using process `\spimemio.$proc$spimemio.v:151$482'.
  created $dff cell `$procdff$5296' with negative edge clock.
Creating register for signal `\spimemio.\xfer_io2_90' using process `\spimemio.$proc$spimemio.v:151$482'.
  created $dff cell `$procdff$5297' with negative edge clock.
Creating register for signal `\spimemio.\xfer_io3_90' using process `\spimemio.$proc$spimemio.v:151$482'.
  created $dff cell `$procdff$5298' with negative edge clock.
Creating register for signal `\spimemio.\softreset' using process `\spimemio.$proc$spimemio.v:99$478'.
  created $dff cell `$procdff$5299' with positive edge clock.
Creating register for signal `\spimemio.\config_en' using process `\spimemio.$proc$spimemio.v:99$478'.
  created $dff cell `$procdff$5300' with positive edge clock.
Creating register for signal `\spimemio.\config_ddr' using process `\spimemio.$proc$spimemio.v:99$478'.
  created $dff cell `$procdff$5301' with positive edge clock.
Creating register for signal `\spimemio.\config_qspi' using process `\spimemio.$proc$spimemio.v:99$478'.
  created $dff cell `$procdff$5302' with positive edge clock.
Creating register for signal `\spimemio.\config_cont' using process `\spimemio.$proc$spimemio.v:99$478'.
  created $dff cell `$procdff$5303' with positive edge clock.
Creating register for signal `\spimemio.\config_dummy' using process `\spimemio.$proc$spimemio.v:99$478'.
  created $dff cell `$procdff$5304' with positive edge clock.
Creating register for signal `\spimemio.\config_oe' using process `\spimemio.$proc$spimemio.v:99$478'.
  created $dff cell `$procdff$5305' with positive edge clock.
Creating register for signal `\spimemio.\config_csb' using process `\spimemio.$proc$spimemio.v:99$478'.
  created $dff cell `$procdff$5306' with positive edge clock.
Creating register for signal `\spimemio.\config_clk' using process `\spimemio.$proc$spimemio.v:99$478'.
  created $dff cell `$procdff$5307' with positive edge clock.
Creating register for signal `\spimemio.\config_do' using process `\spimemio.$proc$spimemio.v:99$478'.
  created $dff cell `$procdff$5308' with positive edge clock.
Creating register for signal `\simpleuart.\send_pattern' using process `\simpleuart.$proc$simpleuart.v:109$458'.
  created $dff cell `$procdff$5309' with positive edge clock.
Creating register for signal `\simpleuart.\send_bitcnt' using process `\simpleuart.$proc$simpleuart.v:109$458'.
  created $dff cell `$procdff$5310' with positive edge clock.
Creating register for signal `\simpleuart.\send_divcnt' using process `\simpleuart.$proc$simpleuart.v:109$458'.
  created $dff cell `$procdff$5311' with positive edge clock.
Creating register for signal `\simpleuart.\send_dummy' using process `\simpleuart.$proc$simpleuart.v:109$458'.
  created $dff cell `$procdff$5312' with positive edge clock.
Creating register for signal `\simpleuart.\recv_state' using process `\simpleuart.$proc$simpleuart.v:66$449'.
  created $dff cell `$procdff$5313' with positive edge clock.
Creating register for signal `\simpleuart.\recv_divcnt' using process `\simpleuart.$proc$simpleuart.v:66$449'.
  created $dff cell `$procdff$5314' with positive edge clock.
Creating register for signal `\simpleuart.\recv_pattern' using process `\simpleuart.$proc$simpleuart.v:66$449'.
  created $dff cell `$procdff$5315' with positive edge clock.
Creating register for signal `\simpleuart.\recv_buf_data' using process `\simpleuart.$proc$simpleuart.v:66$449'.
  created $dff cell `$procdff$5316' with positive edge clock.
Creating register for signal `\simpleuart.\recv_buf_valid' using process `\simpleuart.$proc$simpleuart.v:66$449'.
  created $dff cell `$procdff$5317' with positive edge clock.
Creating register for signal `\simpleuart.\cfg_divider' using process `\simpleuart.$proc$simpleuart.v:55$447'.
  created $dff cell `$procdff$5318' with positive edge clock.
Creating register for signal `$paramod$f03d4e23a3a44173f9a2edec4a46578428035902\picosoc.\ram_ready' using process `$paramod$f03d4e23a3a44173f9a2edec4a46578428035902\picosoc.$proc$picosoc.v:208$427'.
  created $dff cell `$procdff$5319' with positive edge clock.
Creating register for signal `\pico_ice.\iomem_ready' using process `\pico_ice.$proc$pico_ice.v:83$387'.
  created $dff cell `$procdff$5320' with positive edge clock.
Creating register for signal `\pico_ice.\iomem_rdata' using process `\pico_ice.$proc$pico_ice.v:83$387'.
  created $dff cell `$procdff$5321' with positive edge clock.
Creating register for signal `\pico_ice.\gpio' using process `\pico_ice.$proc$pico_ice.v:83$387'.
  created $dff cell `$procdff$5322' with positive edge clock.
Creating register for signal `\pico_ice.\reset_cnt' using process `\pico_ice.$proc$pico_ice.v:48$384'.
  created $dff cell `$procdff$5323' with positive edge clock.

7.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$246'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1414$243'.
Removing empty process `SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1414$243'.
Removing empty process `SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$242'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1353$236'.
Removing empty process `SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1353$236'.
Removing empty process `SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$235'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1273$232'.
Removing empty process `SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1273$232'.
Removing empty process `SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$231'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1212$225'.
Removing empty process `SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1212$225'.
Removing empty process `SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$224'.
Removing empty process `SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1138$222'.
Removing empty process `SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$221'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1088$219'.
Removing empty process `SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1088$219'.
Removing empty process `SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$218'.
Removing empty process `SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1017$216'.
Removing empty process `SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$215'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:967$213'.
Removing empty process `SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:967$213'.
Removing empty process `SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$212'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:922$211'.
Removing empty process `SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:922$211'.
Removing empty process `SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$210'.
Removing empty process `SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:882$209'.
Removing empty process `SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$208'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:803$205'.
Removing empty process `SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:803$205'.
Removing empty process `SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$204'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:742$198'.
Removing empty process `SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:742$198'.
Removing empty process `SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$197'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:662$194'.
Removing empty process `SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:662$194'.
Removing empty process `SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$193'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:601$187'.
Removing empty process `SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:601$187'.
Removing empty process `SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$186'.
Removing empty process `SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:527$184'.
Removing empty process `SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$183'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:477$181'.
Removing empty process `SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:477$181'.
Removing empty process `SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$180'.
Removing empty process `SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:406$178'.
Removing empty process `SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$177'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:356$175'.
Removing empty process `SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:356$175'.
Removing empty process `SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$174'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:311$173'.
Removing empty process `SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:311$173'.
Removing empty process `SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$172'.
Removing empty process `SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:271$171'.
Found and cleaned up 1 empty switch in `\picosoc_regs.$proc$picosoc.v:236$1278'.
Removing empty process `picosoc_regs.$proc$picosoc.v:236$1278'.
Found and cleaned up 4 empty switches in `\picorv32_pcpi_fast_mul.$proc$../picorv32.v:2378$1271'.
Removing empty process `picorv32_pcpi_fast_mul.$proc$../picorv32.v:2378$1271'.
Found and cleaned up 3 empty switches in `\picorv32_pcpi_fast_mul.$proc$../picorv32.v:2364$1266'.
Removing empty process `picorv32_pcpi_fast_mul.$proc$../picorv32.v:2364$1266'.
Found and cleaned up 2 empty switches in `\picorv32_pcpi_fast_mul.$proc$../picorv32.v:2348$1264'.
Removing empty process `picorv32_pcpi_fast_mul.$proc$../picorv32.v:2348$1264'.
Found and cleaned up 4 empty switches in `\spimemio_xfer.$proc$spimemio.v:535$1240'.
Removing empty process `spimemio_xfer.$proc$spimemio.v:535$1240'.
Found and cleaned up 5 empty switches in `\spimemio_xfer.$proc$spimemio.v:447$1216'.
Removing empty process `spimemio_xfer.$proc$spimemio.v:447$1216'.
Removing empty process `spimemio_xfer.$proc$spimemio.v:436$1207'.
Found and cleaned up 61 empty switches in `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
Removing empty process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1402$1016'.
Removing empty process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1387$1002'.
Found and cleaned up 2 empty switches in `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1309$988'.
Removing empty process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1309$988'.
Found and cleaned up 2 empty switches in `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1295$983'.
Removing empty process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1295$983'.
Removing empty process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1293$982'.
Found and cleaned up 2 empty switches in `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1249$960'.
Removing empty process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1249$960'.
Found and cleaned up 8 empty switches in `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1186$948'.
Removing empty process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1186$948'.
Found and cleaned up 22 empty switches in `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
Removing empty process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:858$685'.
Found and cleaned up 3 empty switches in `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:809$683'.
Removing empty process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:809$683'.
Found and cleaned up 5 empty switches in `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:778$679'.
Removing empty process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:778$679'.
Found and cleaned up 48 empty switches in `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:701$678'.
Removing empty process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:701$678'.
Found and cleaned up 16 empty switches in `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:565$654'.
Removing empty process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:565$654'.
Removing empty process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:1239$1196'.
Found and cleaned up 19 empty switches in `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:430$616'.
Removing empty process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:430$616'.
Found and cleaned up 3 empty switches in `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:401$613'.
Removing empty process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:401$613'.
Found and cleaned up 2 empty switches in `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:390$608'.
Removing empty process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:390$608'.
Found and cleaned up 1 empty switch in `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:325$534'.
Removing empty process `$paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.$proc$../picorv32.v:325$534'.
Found and cleaned up 25 empty switches in `\spimemio.$proc$spimemio.v:207$500'.
Removing empty process `spimemio.$proc$spimemio.v:207$500'.
Removing empty process `spimemio.$proc$spimemio.v:151$482'.
Found and cleaned up 5 empty switches in `\spimemio.$proc$spimemio.v:99$478'.
Removing empty process `spimemio.$proc$spimemio.v:99$478'.
Found and cleaned up 5 empty switches in `\simpleuart.$proc$simpleuart.v:109$458'.
Removing empty process `simpleuart.$proc$simpleuart.v:109$458'.
Found and cleaned up 7 empty switches in `\simpleuart.$proc$simpleuart.v:66$449'.
Removing empty process `simpleuart.$proc$simpleuart.v:66$449'.
Found and cleaned up 5 empty switches in `\simpleuart.$proc$simpleuart.v:55$447'.
Removing empty process `simpleuart.$proc$simpleuart.v:55$447'.
Removing empty process `$paramod$f03d4e23a3a44173f9a2edec4a46578428035902\picosoc.$proc$picosoc.v:208$427'.
Removing empty process `$paramod$f03d4e23a3a44173f9a2edec4a46578428035902\picosoc.$proc$picosoc.v:89$394'.
Removing empty process `pico_ice.$proc$pico_ice.v:45$393'.
Found and cleaned up 6 empty switches in `\pico_ice.$proc$pico_ice.v:83$387'.
Removing empty process `pico_ice.$proc$pico_ice.v:83$387'.
Removing empty process `pico_ice.$proc$pico_ice.v:48$384'.
Cleaned up 284 empty switches.

7.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module picosoc_regs.
Optimizing module picorv32_pcpi_fast_mul.
<suppressed ~12 debug messages>
Optimizing module spimemio_xfer.
<suppressed ~33 debug messages>
Optimizing module $paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.
<suppressed ~603 debug messages>
Optimizing module spimemio.
<suppressed ~15 debug messages>
Optimizing module simpleuart.
<suppressed ~17 debug messages>
Optimizing module $paramod\ice40up5k_spram\WORDS=s32'00000000000000001000000000000000.
Optimizing module $paramod$f03d4e23a3a44173f9a2edec4a46578428035902\picosoc.
Optimizing module pico_ice.
<suppressed ~6 debug messages>

7.5. Executing FLATTEN pass (flatten design).
Deleting now unused module picosoc_regs.
Deleting now unused module picorv32_pcpi_fast_mul.
Deleting now unused module spimemio_xfer.
Deleting now unused module $paramod$58b5ddb49ccbc46e8eee6b9755aff07bd20c2ad8\picorv32.
Deleting now unused module spimemio.
Deleting now unused module simpleuart.
Deleting now unused module $paramod\ice40up5k_spram\WORDS=s32'00000000000000001000000000000000.
Deleting now unused module $paramod$f03d4e23a3a44173f9a2edec4a46578428035902\picosoc.
<suppressed ~8 debug messages>

7.6. Executing TRIBUF pass.

7.7. Executing DEMINOUT pass (demote inout ports to input or output).

7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.
<suppressed ~6 debug messages>

7.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..
Removed 281 unused cells and 2091 unused wires.
<suppressed ~345 debug messages>

7.10. Executing CHECK pass (checking for obvious problems).
Checking module pico_ice...
Found and reported 0 problems.

7.11. Executing OPT pass (performing simple optimizations).

7.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.

7.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
<suppressed ~1662 debug messages>
Removed a total of 554 cells.

7.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pico_ice..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\soc.\cpu.$procmux$4606: \soc.cpu.genblk1.pcpi_mul.active [1] -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1756.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1766.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1768.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1774.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1781.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1783.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1789.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1798.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1818.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1824.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1827.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1840.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1847.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1850.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1863.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1875.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1878.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1887.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1890.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1898.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1900.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1903.
    dead port 1/2 on $mux $flatten\soc.\cpu.$procmux$1917.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1919.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1921.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1924.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1937.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1939.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1942.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1954.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1957.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1964.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1966.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1969.
    dead port 1/2 on $mux $flatten\soc.\cpu.$procmux$1992.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1994.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1996.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$1999.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2021.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2023.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2026.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2045.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2047.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2050.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2069.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2071.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2074.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2095.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2098.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2112.
    dead port 1/2 on $mux $flatten\soc.\cpu.$procmux$2115.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2117.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2119.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2122.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2132.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2137.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2140.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2163.
    dead port 1/2 on $mux $flatten\soc.\cpu.$procmux$2166.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2168.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2170.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2173.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2185.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2188.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2231.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2244.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2257.
    dead port 4/8 on $pmux $flatten\soc.\cpu.$procmux$2488.
    dead port 5/8 on $pmux $flatten\soc.\cpu.$procmux$2488.
    dead port 7/11 on $pmux $flatten\soc.\cpu.$procmux$2532.
    dead port 8/11 on $pmux $flatten\soc.\cpu.$procmux$2532.
    dead port 4/8 on $pmux $flatten\soc.\cpu.$procmux$2739.
    dead port 5/8 on $pmux $flatten\soc.\cpu.$procmux$2739.
    dead port 7/12 on $pmux $flatten\soc.\cpu.$procmux$2826.
    dead port 8/12 on $pmux $flatten\soc.\cpu.$procmux$2826.
    dead port 7/12 on $pmux $flatten\soc.\cpu.$procmux$3026.
    dead port 8/12 on $pmux $flatten\soc.\cpu.$procmux$3026.
    dead port 7/11 on $pmux $flatten\soc.\cpu.$procmux$3212.
    dead port 8/11 on $pmux $flatten\soc.\cpu.$procmux$3212.
    dead port 4/8 on $pmux $flatten\soc.\cpu.$procmux$3264.
    dead port 5/8 on $pmux $flatten\soc.\cpu.$procmux$3264.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$3405.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$3414.
    dead port 1/8 on $pmux $flatten\soc.\cpu.$procmux$3429.
    dead port 2/8 on $pmux $flatten\soc.\cpu.$procmux$3429.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$4567.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$4574.
    dead port 2/3 on $pmux $flatten\soc.\cpu.$procmux$4601.
    dead port 3/3 on $pmux $flatten\soc.\cpu.$procmux$4601.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$4606.
    dead port 2/2 on $mux $flatten\soc.\cpu.\genblk1.pcpi_mul.$procmux$1374.
    dead port 2/2 on $mux $flatten\soc.\cpu.\genblk1.pcpi_mul.$procmux$1380.
    dead port 2/2 on $mux $flatten\soc.\cpu.\genblk1.pcpi_mul.$procmux$1387.
    dead port 2/2 on $mux $flatten\soc.\cpu.\genblk1.pcpi_mul.$procmux$1395.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1514.
    dead port 1/4 on $pmux $flatten\soc.\spimemio.\xfer.$procmux$1516.
    dead port 2/4 on $pmux $flatten\soc.\spimemio.\xfer.$procmux$1516.
    dead port 3/4 on $pmux $flatten\soc.\spimemio.\xfer.$procmux$1516.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1520.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1527.
    dead port 1/4 on $pmux $flatten\soc.\spimemio.\xfer.$procmux$1529.
    dead port 2/4 on $pmux $flatten\soc.\spimemio.\xfer.$procmux$1529.
    dead port 3/4 on $pmux $flatten\soc.\spimemio.\xfer.$procmux$1529.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1533.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1553.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1555.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1564.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1566.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1588.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1590.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1600.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1602.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1612.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1622.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1632.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1642.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1652.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1662.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1670.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1678.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1686.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1694.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1704.
    dead port 2/2 on $mux $flatten\soc.\spimemio.\xfer.$procmux$1714.
Removed 124 multiplexer ports.
<suppressed ~269 debug messages>

7.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pico_ice.
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$1830: { $flatten\soc.\cpu.$eq$../picorv32.v:1313$989_Y $flatten\soc.\cpu.$procmux$1814_CMP $flatten\soc.\cpu.$procmux$1813_CMP $auto$opt_reduce.cc:134:opt_pmux$5326 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$1853: { $flatten\soc.\cpu.$eq$../picorv32.v:1313$989_Y $auto$opt_reduce.cc:134:opt_pmux$5328 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2221: { $flatten\soc.\cpu.$procmux$1810_CMP $auto$opt_reduce.cc:134:opt_pmux$5330 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2234: { $auto$opt_reduce.cc:134:opt_pmux$5332 $flatten\soc.\cpu.$procmux$1809_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2247: { $flatten\soc.\cpu.$procmux$1812_CMP $auto$opt_reduce.cc:134:opt_pmux$5334 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2532: { \soc.cpu.is_slli_srli_srai $auto$opt_reduce.cc:134:opt_pmux$5336 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2576: { $flatten\soc.\cpu.$eq$../picorv32.v:1313$989_Y $flatten\soc.\cpu.$procmux$1812_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2716: { $flatten\soc.\cpu.$eq$../picorv32.v:1313$989_Y $flatten\soc.\cpu.$procmux$1814_CMP $flatten\soc.\cpu.$procmux$1813_CMP $flatten\soc.\cpu.$procmux$1812_CMP $auto$opt_reduce.cc:134:opt_pmux$5338 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2739: { \soc.cpu.instr_trap $auto$opt_reduce.cc:134:opt_pmux$5340 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2826: { \soc.cpu.instr_trap $auto$opt_reduce.cc:134:opt_pmux$5344 $flatten\soc.\cpu.$logic_and$../picorv32.v:1696$1102_Y \soc.cpu.is_slli_srli_srai $auto$opt_reduce.cc:134:opt_pmux$5342 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3000: { $flatten\soc.\cpu.$eq$../picorv32.v:1313$989_Y $flatten\soc.\cpu.$procmux$1814_CMP $flatten\soc.\cpu.$procmux$1813_CMP $flatten\soc.\cpu.$procmux$1811_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3026: { \soc.cpu.instr_trap $flatten\soc.\cpu.$logic_and$../picorv32.v:1696$1102_Y $auto$opt_reduce.cc:134:opt_pmux$5348 $auto$opt_reduce.cc:134:opt_pmux$5346 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3212: { $auto$opt_reduce.cc:134:opt_pmux$5352 $auto$opt_reduce.cc:134:opt_pmux$5350 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3264: { \soc.cpu.is_lui_auipc_jal $auto$opt_reduce.cc:134:opt_pmux$5354 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3400: $auto$opt_reduce.cc:134:opt_pmux$5356
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3490: { $flatten\soc.\cpu.$procmux$3487_CMP $flatten\soc.\cpu.$procmux$3505_CMP $flatten\soc.\cpu.$procmux$3483_CMP $auto$opt_reduce.cc:134:opt_pmux$5358 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3508: $auto$opt_reduce.cc:134:opt_pmux$5360
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3576: { $flatten\soc.\cpu.$procmux$3487_CMP $flatten\soc.\cpu.$procmux$3505_CMP $flatten\soc.\cpu.$procmux$3483_CMP $auto$opt_reduce.cc:134:opt_pmux$5362 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3594: { $flatten\soc.\cpu.$procmux$3487_CMP $auto$opt_reduce.cc:134:opt_pmux$5364 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3642: { $auto$opt_reduce.cc:134:opt_pmux$5366 $flatten\soc.\cpu.$procmux$3505_CMP $flatten\soc.\cpu.$procmux$3483_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3663: $auto$opt_reduce.cc:134:opt_pmux$5368
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3784: { $flatten\soc.\cpu.$procmux$3792_CMP $auto$opt_reduce.cc:134:opt_pmux$5370 $flatten\soc.\cpu.$procmux$3505_CMP $flatten\soc.\cpu.$procmux$3483_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3796: $auto$opt_reduce.cc:134:opt_pmux$5372
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3956: $auto$opt_reduce.cc:134:opt_pmux$5374
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4346: { $flatten\soc.\cpu.$procmux$3483_CMP $auto$opt_reduce.cc:134:opt_pmux$5376 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4361: { $flatten\soc.\cpu.$procmux$3483_CMP $auto$opt_reduce.cc:134:opt_pmux$5378 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4379: $auto$opt_reduce.cc:134:opt_pmux$5380
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4392: $auto$opt_reduce.cc:134:opt_pmux$5382
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4417: { $auto$opt_reduce.cc:134:opt_pmux$5384 $flatten\soc.\cpu.$procmux$3505_CMP $flatten\soc.\cpu.$procmux$3483_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4452: { $flatten\soc.\cpu.$procmux$3487_CMP $flatten\soc.\cpu.$procmux$3483_CMP $auto$opt_reduce.cc:134:opt_pmux$5386 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4467: { $flatten\soc.\cpu.$procmux$3505_CMP $flatten\soc.\cpu.$procmux$3483_CMP $auto$opt_reduce.cc:134:opt_pmux$5388 $flatten\soc.\cpu.$procmux$3491_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4494: { $flatten\soc.\cpu.$procmux$3487_CMP $auto$opt_reduce.cc:134:opt_pmux$5390 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4507: $auto$opt_reduce.cc:134:opt_pmux$5392
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4533: { $auto$opt_reduce.cc:134:opt_pmux$5396 $flatten\soc.\cpu.$procmux$3505_CMP $flatten\soc.\cpu.$procmux$3483_CMP $auto$opt_reduce.cc:134:opt_pmux$5394 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4552: { $flatten\soc.\cpu.$procmux$3487_CMP $auto$opt_reduce.cc:134:opt_pmux$5398 }
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.\cpuregs.$procmux$1332:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281
      New ports: A=1'0, B=1'1, Y=$flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0]
      New connections: $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [31:1] = { $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] $flatten\soc.\cpu.\cpuregs.$0$memwr$\regs$picosoc.v:237$1277_EN[31:0]$1281 [0] }
    New ctrl vector for $pmux cell $flatten\soc.\simpleuart.$procmux$4998: $auto$opt_reduce.cc:134:opt_pmux$5400
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.$procmux$4829: { $flatten\soc.\spimemio.$procmux$4672_CMP $auto$opt_reduce.cc:134:opt_pmux$5402 $flatten\soc.\spimemio.$procmux$4658_CMP $flatten\soc.\spimemio.$procmux$4655_CMP $flatten\soc.\spimemio.$procmux$4652_CMP $flatten\soc.\spimemio.$procmux$4649_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\xfer.$procmux$1503: $auto$opt_reduce.cc:134:opt_pmux$5404
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\xfer.$procmux$1648: { $flatten\soc.\spimemio.\xfer.$procmux$1506_CMP $auto$opt_reduce.cc:134:opt_pmux$5406 }
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\xfer.$procmux$1658: { $flatten\soc.\spimemio.\xfer.$procmux$1506_CMP $auto$opt_reduce.cc:134:opt_pmux$5408 }
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\xfer.$procmux$1667: $auto$opt_reduce.cc:134:opt_pmux$5410
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$1808: { $flatten\soc.\cpu.$eq$../picorv32.v:1313$989_Y $auto$opt_reduce.cc:134:opt_pmux$5412 }
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\xfer.$procmux$1675: $auto$opt_reduce.cc:134:opt_pmux$5414
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\xfer.$procmux$1683: $auto$opt_reduce.cc:134:opt_pmux$5416
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\xfer.$procmux$1691: $auto$opt_reduce.cc:134:opt_pmux$5418
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\xfer.$procmux$1700: { $flatten\soc.\spimemio.\xfer.$procmux$1506_CMP $auto$opt_reduce.cc:134:opt_pmux$5420 }
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\xfer.$procmux$1710: { $flatten\soc.\spimemio.\xfer.$procmux$1506_CMP $auto$opt_reduce.cc:134:opt_pmux$5422 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$5335: { $flatten\soc.\cpu.$logic_and$../picorv32.v:1696$1102_Y \soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi \soc.cpu.is_lui_auipc_jal \soc.cpu.instr_timer \soc.cpu.instr_maskirq \soc.cpu.instr_retirq \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$5339: { \soc.cpu.instr_timer \soc.cpu.instr_maskirq \soc.cpu.instr_retirq \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$5343: { \soc.cpu.instr_timer \soc.cpu.instr_maskirq \soc.cpu.instr_retirq \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$5347: { \soc.cpu.is_slli_srli_srai \soc.cpu.instr_timer \soc.cpu.instr_maskirq \soc.cpu.instr_retirq \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$5351: { $flatten\soc.\cpu.$logic_and$../picorv32.v:1696$1102_Y \soc.cpu.is_slli_srli_srai \soc.cpu.instr_timer \soc.cpu.instr_maskirq \soc.cpu.instr_retirq \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$5353: { \soc.cpu.instr_timer \soc.cpu.instr_maskirq \soc.cpu.instr_retirq \soc.cpu.instr_rdinstrh \soc.cpu.instr_rdinstr \soc.cpu.instr_rdcycleh \soc.cpu.instr_rdcycle }
  Optimizing cells in module \pico_ice.
Performed a total of 54 changes.

7.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
<suppressed ~213 debug messages>
Removed a total of 71 cells.

7.11.6. Executing OPT_DFF pass (perform DFF optimizations).

7.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..
Removed 3 unused cells and 731 unused wires.
<suppressed ~8 debug messages>

7.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.

7.11.9. Rerunning OPT passes. (Maybe there is more to do..)

7.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pico_ice..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~276 debug messages>

7.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pico_ice.
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$1830: { $flatten\soc.\cpu.$eq$../picorv32.v:1313$989_Y $auto$opt_reduce.cc:134:opt_pmux$5424 $auto$opt_reduce.cc:134:opt_pmux$5326 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2338: $auto$opt_reduce.cc:134:opt_pmux$5426
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2355: { $flatten\soc.\cpu.$procmux$1812_CMP $auto$opt_reduce.cc:134:opt_pmux$5428 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2785: { $flatten\soc.\cpu.$eq$../picorv32.v:1313$989_Y $flatten\soc.\cpu.$procmux$1814_CMP $flatten\soc.\cpu.$procmux$1813_CMP $flatten\soc.\cpu.$procmux$1812_CMP $flatten\soc.\cpu.$procmux$1811_CMP $auto$opt_reduce.cc:134:opt_pmux$5430 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3373: $auto$opt_reduce.cc:134:opt_pmux$5432
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3678: $auto$opt_reduce.cc:134:opt_pmux$5434
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4390: { $flatten\soc.\cpu.$procmux$3507_CMP $auto$opt_reduce.cc:134:opt_pmux$5436 }
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.$procmux$4634: $auto$opt_reduce.cc:134:opt_pmux$5438
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.$procmux$4736: { $flatten\soc.\spimemio.$procmux$4672_CMP $auto$opt_reduce.cc:134:opt_pmux$5440 $flatten\soc.\spimemio.$procmux$4649_CMP }
  Optimizing cells in module \pico_ice.
Performed a total of 9 changes.

7.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

7.11.13. Executing OPT_DFF pass (perform DFF optimizations).

7.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

7.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.

7.11.16. Rerunning OPT passes. (Maybe there is more to do..)

7.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pico_ice..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~276 debug messages>

7.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pico_ice.
Performed a total of 0 changes.

7.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
Removed a total of 0 cells.

7.11.20. Executing OPT_DFF pass (perform DFF optimizations).

7.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..

7.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.

7.11.23. Finished OPT passes. (There is nothing left to do.)

7.12. Executing FSM pass (extract and optimize FSM).

7.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register pico_ice.soc.cpu.cpu_state.
Not marking pico_ice.soc.cpu.irq_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking pico_ice.soc.cpu.mem_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register pico_ice.soc.cpu.mem_wordsize.
Not marking pico_ice.soc.spimemio.din_tag as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register pico_ice.soc.spimemio.state.

7.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\soc.cpu.cpu_state' from module `\pico_ice'.
  found $dff cell for state register: $flatten\soc.\cpu.$procdff$5158
  root of input selection tree: $flatten\soc.\cpu.$0\cpu_state[7:0]
  found ctrl input: $flatten\soc.\cpu.$logic_and$../picorv32.v:1938$1184_Y
  found ctrl input: $flatten\soc.\cpu.$logic_and$../picorv32.v:1922$1167_Y
  found ctrl input: \soc.cpu.genblk1.pcpi_mul.resetn
  found state code: 8'01000000
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$5426
  found ctrl input: $flatten\soc.\cpu.$procmux$1811_CMP
  found ctrl input: $flatten\soc.\cpu.$procmux$1812_CMP
  found ctrl input: $flatten\soc.\cpu.$procmux$1813_CMP
  found ctrl input: $flatten\soc.\cpu.$procmux$1814_CMP
  found ctrl input: $flatten\soc.\cpu.$eq$../picorv32.v:1313$989_Y
  found ctrl input: $flatten\soc.\cpu.$logic_or$../picorv32.v:1857$1148_Y
  found ctrl input: $flatten\soc.\cpu.$logic_and$../picorv32.v:1872$1152_Y
  found ctrl input: $flatten\soc.\cpu.$eq$../picorv32.v:1831$1130_Y
  found ctrl input: \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
  found ctrl input: \soc.cpu.mem_done
  found ctrl input: \soc.cpu.is_sll_srl_sra
  found ctrl input: \soc.cpu.is_sb_sh_sw
  found ctrl input: \soc.cpu.instr_trap
  found state code: 8'00001000
  found state code: 8'00000100
  found state code: 8'00000010
  found ctrl input: \soc.cpu.genblk1.pcpi_mul.active [1]
  found ctrl input: $flatten\soc.\cpu.$logic_and$../picorv32.v:1605$1084_Y
  found ctrl input: $flatten\soc.\cpu.$logic_and$../picorv32.v:1608$1088_Y
  found state code: 8'10000000
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$5342
  found ctrl input: \soc.cpu.is_slli_srli_srai
  found ctrl input: $flatten\soc.\cpu.$logic_and$../picorv32.v:1696$1102_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$5340
  found state code: 8'00000001
  found ctrl input: $flatten\soc.\cpu.$logic_and$../picorv32.v:1538$1063_Y
  found ctrl input: $flatten\soc.\cpu.$logic_and$../picorv32.v:1548$1071_Y
  found ctrl input: \soc.cpu.decoder_trigger
  found ctrl input: \soc.cpu.instr_jal
  found state code: 8'00100000
  found ctrl input: $flatten\soc.\cpu.$logic_and$../picorv32.v:1930$1177_Y
  found ctrl input: $flatten\soc.\cpu.$logic_and$../picorv32.v:1923$1170_Y
  found ctrl input: $flatten\soc.\cpu.$logic_and$../picorv32.v:1925$1174_Y
  found ctrl output: $flatten\soc.\cpu.$eq$../picorv32.v:1313$989_Y
  found ctrl output: $flatten\soc.\cpu.$procmux$1809_CMP
  found ctrl output: $flatten\soc.\cpu.$procmux$1810_CMP
  found ctrl output: $flatten\soc.\cpu.$procmux$1811_CMP
  found ctrl output: $flatten\soc.\cpu.$procmux$1812_CMP
  found ctrl output: $flatten\soc.\cpu.$procmux$1813_CMP
  found ctrl output: $flatten\soc.\cpu.$procmux$1814_CMP
  found ctrl output: $flatten\soc.\cpu.$procmux$1816_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$5426 $auto$opt_reduce.cc:134:opt_pmux$5342 $auto$opt_reduce.cc:134:opt_pmux$5340 \soc.cpu.genblk1.pcpi_mul.resetn \soc.cpu.genblk1.pcpi_mul.active [1] $flatten\soc.\cpu.$logic_and$../picorv32.v:1938$1184_Y $flatten\soc.\cpu.$logic_and$../picorv32.v:1930$1177_Y $flatten\soc.\cpu.$logic_and$../picorv32.v:1925$1174_Y $flatten\soc.\cpu.$logic_and$../picorv32.v:1923$1170_Y $flatten\soc.\cpu.$logic_and$../picorv32.v:1922$1167_Y $flatten\soc.\cpu.$logic_and$../picorv32.v:1872$1152_Y $flatten\soc.\cpu.$logic_or$../picorv32.v:1857$1148_Y $flatten\soc.\cpu.$eq$../picorv32.v:1831$1130_Y $flatten\soc.\cpu.$logic_and$../picorv32.v:1696$1102_Y $flatten\soc.\cpu.$logic_and$../picorv32.v:1608$1088_Y $flatten\soc.\cpu.$logic_and$../picorv32.v:1605$1084_Y $flatten\soc.\cpu.$logic_and$../picorv32.v:1548$1071_Y $flatten\soc.\cpu.$logic_and$../picorv32.v:1538$1063_Y \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu \soc.cpu.is_sll_srl_sra \soc.cpu.is_sb_sh_sw \soc.cpu.is_slli_srli_srai \soc.cpu.decoder_trigger \soc.cpu.instr_trap \soc.cpu.instr_jal \soc.cpu.mem_done }
  ctrl outputs: { $flatten\soc.\cpu.$procmux$1816_CMP $flatten\soc.\cpu.$procmux$1814_CMP $flatten\soc.\cpu.$procmux$1813_CMP $flatten\soc.\cpu.$procmux$1812_CMP $flatten\soc.\cpu.$procmux$1811_CMP $flatten\soc.\cpu.$procmux$1810_CMP $flatten\soc.\cpu.$procmux$1809_CMP $flatten\soc.\cpu.$0\cpu_state[7:0] $flatten\soc.\cpu.$eq$../picorv32.v:1313$989_Y }
  transition: 8'10000000 26'---0-0---0---------------- -> 8'01000000 16'1000000010000000
  transition: 8'10000000 26'---1-0---0---------------- -> 8'10000000 16'1000000100000000
  transition: 8'10000000 26'---0-00-01---------------- -> 8'01000000 16'1000000010000000
  transition: 8'10000000 26'---1-00-01---------------- -> 8'10000000 16'1000000100000000
  transition: 8'10000000 26'-----00011---------------- -> 8'10000000 16'1000000100000000
  transition: 8'10000000 26'---0-00111---------------- -> 8'01000000 16'1000000010000000
  transition: 8'10000000 26'---1-00111---------------- -> 8'10000000 16'1000000100000000
  transition: 8'10000000 26'-----010-1---------------- -> 8'10000000 16'1000000100000000
  transition: 8'10000000 26'---0-01101---------------- -> 8'01000000 16'1000000010000000
  transition: 8'10000000 26'---1-01101---------------- -> 8'10000000 16'1000000100000000
  transition: 8'10000000 26'---0-01111---------------- -> 8'01000000 16'1000000010000000
  transition: 8'10000000 26'---1-01111---------------- -> 8'10000000 16'1000000100000000
  transition: 8'10000000 26'-----1-0------------------ -> 8'10000000 16'1000000100000000
  transition: 8'10000000 26'---0-1-1-0---------------- -> 8'01000000 16'1000000010000000
  transition: 8'10000000 26'---1-1-1-0---------------- -> 8'10000000 16'1000000100000000
  transition: 8'10000000 26'---0-10101---------------- -> 8'01000000 16'1000000010000000
  transition: 8'10000000 26'---1-10101---------------- -> 8'10000000 16'1000000100000000
  transition: 8'10000000 26'---0-10111---------------- -> 8'01000000 16'1000000010000000
  transition: 8'10000000 26'---1-10111---------------- -> 8'10000000 16'1000000100000000
  transition: 8'10000000 26'---0-11101---------------- -> 8'01000000 16'1000000010000000
  transition: 8'10000000 26'---1-11101---------------- -> 8'10000000 16'1000000100000000
  transition: 8'10000000 26'---0-11111---------------- -> 8'01000000 16'1000000010000000
  transition: 8'10000000 26'---1-11111---------------- -> 8'10000000 16'1000000100000000
  transition: 8'01000000 26'---0-0---0---------------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-0---0------00----0--- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-0---0------00----1-0- -> 8'00100000 16'0000000001000001
  transition: 8'01000000 26'---1-0---0------00----1-1- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-0---0------10-------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-0---0-------1-------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---0-00-01---------------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-00-01------00----0--- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-00-01------00----1-0- -> 8'00100000 16'0000000001000001
  transition: 8'01000000 26'---1-00-01------00----1-1- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-00-01------10-------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-00-01-------1-------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'-----00011---------------- -> 8'10000000 16'0000000100000001
  transition: 8'01000000 26'---0-00111---------------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-00111------00----0--- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-00111------00----1-0- -> 8'00100000 16'0000000001000001
  transition: 8'01000000 26'---1-00111------00----1-1- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-00111------10-------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-00111-------1-------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'-----010-1---------------- -> 8'10000000 16'0000000100000001
  transition: 8'01000000 26'---0-01101---------------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-01101------00----0--- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-01101------00----1-0- -> 8'00100000 16'0000000001000001
  transition: 8'01000000 26'---1-01101------00----1-1- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-01101------10-------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-01101-------1-------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---0-01111---------------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-01111------00----0--- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-01111------00----1-0- -> 8'00100000 16'0000000001000001
  transition: 8'01000000 26'---1-01111------00----1-1- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-01111------10-------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-01111-------1-------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'-----1-0------------------ -> 8'10000000 16'0000000100000001
  transition: 8'01000000 26'---0-1-1-0---------------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-1-1-0------00----0--- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-1-1-0------00----1-0- -> 8'00100000 16'0000000001000001
  transition: 8'01000000 26'---1-1-1-0------00----1-1- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-1-1-0------10-------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-1-1-0-------1-------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---0-10101---------------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-10101------00----0--- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-10101------00----1-0- -> 8'00100000 16'0000000001000001
  transition: 8'01000000 26'---1-10101------00----1-1- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-10101------10-------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-10101-------1-------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---0-10111---------------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-10111------00----0--- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-10111------00----1-0- -> 8'00100000 16'0000000001000001
  transition: 8'01000000 26'---1-10111------00----1-1- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-10111------10-------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-10111-------1-------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---0-11101---------------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-11101------00----0--- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-11101------00----1-0- -> 8'00100000 16'0000000001000001
  transition: 8'01000000 26'---1-11101------00----1-1- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-11101------10-------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-11101-------1-------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---0-11111---------------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-11111------00----0--- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-11111------00----1-0- -> 8'00100000 16'0000000001000001
  transition: 8'01000000 26'---1-11111------00----1-1- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-11111------10-------- -> 8'01000000 16'0000000010000001
  transition: 8'01000000 26'---1-11111-------1-------- -> 8'01000000 16'0000000010000001
  transition: 8'00100000 26'---0-0---0---------------- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'-001-0---0---0-----000-0-- -> 8'00001000 16'0100000000010000
  transition: 8'00100000 26'-001-0---0---0------10---- -> 8'00000010 16'0100000000000100
  transition: 8'00100000 26'-001-0---0---0-----1-0---- -> 8'00000100 16'0100000000001000
  transition: 8'00100000 26'---100---0-----0-------1-- -> 8'00100000 16'0100000001000000
  transition: 8'00100000 26'---100---0----01-------1-- -> 8'10000000 16'0100000100000000
  transition: 8'00100000 26'---100---0----11-------1-- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'---110---0-------------1-- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'--11-0---0---------------- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'---1-0---0---1------------ -> 8'00000001 16'0100000000000010
  transition: 8'00100000 26'---1-0---0-----------1---- -> 8'00000100 16'0100000000001000
  transition: 8'00100000 26'-1-1-0---0---------------- -> 8'00001000 16'0100000000010000
  transition: 8'00100000 26'---0-00-01---------------- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'-001-00-01---0-----000-0-- -> 8'00001000 16'0100000000010000
  transition: 8'00100000 26'-001-00-01---0------10---- -> 8'00000010 16'0100000000000100
  transition: 8'00100000 26'-001-00-01---0-----1-0---- -> 8'00000100 16'0100000000001000
  transition: 8'00100000 26'---1000-01-----0-------1-- -> 8'00100000 16'0100000001000000
  transition: 8'00100000 26'---1000-01----01-------1-- -> 8'10000000 16'0100000100000000
  transition: 8'00100000 26'---1000-01----11-------1-- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'---1100-01-------------1-- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'--11-00-01---------------- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'---1-00-01---1------------ -> 8'00000001 16'0100000000000010
  transition: 8'00100000 26'---1-00-01-----------1---- -> 8'00000100 16'0100000000001000
  transition: 8'00100000 26'-1-1-00-01---------------- -> 8'00001000 16'0100000000010000
  transition: 8'00100000 26'-----00011---------------- -> 8'10000000 16'0100000100000000
  transition: 8'00100000 26'---0-00111---------------- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'-001-00111---0-----000-0-- -> 8'00001000 16'0100000000010000
  transition: 8'00100000 26'-001-00111---0------10---- -> 8'00000010 16'0100000000000100
  transition: 8'00100000 26'-001-00111---0-----1-0---- -> 8'00000100 16'0100000000001000
  transition: 8'00100000 26'---1000111-----0-------1-- -> 8'00100000 16'0100000001000000
  transition: 8'00100000 26'---1000111----01-------1-- -> 8'10000000 16'0100000100000000
  transition: 8'00100000 26'---1000111----11-------1-- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'---1100111-------------1-- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'--11-00111---------------- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'---1-00111---1------------ -> 8'00000001 16'0100000000000010
  transition: 8'00100000 26'---1-00111-----------1---- -> 8'00000100 16'0100000000001000
  transition: 8'00100000 26'-1-1-00111---------------- -> 8'00001000 16'0100000000010000
  transition: 8'00100000 26'-----010-1---------------- -> 8'10000000 16'0100000100000000
  transition: 8'00100000 26'---0-01101---------------- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'-001-01101---0-----000-0-- -> 8'00001000 16'0100000000010000
  transition: 8'00100000 26'-001-01101---0------10---- -> 8'00000010 16'0100000000000100
  transition: 8'00100000 26'-001-01101---0-----1-0---- -> 8'00000100 16'0100000000001000
  transition: 8'00100000 26'---1001101-----0-------1-- -> 8'00100000 16'0100000001000000
  transition: 8'00100000 26'---1001101----01-------1-- -> 8'10000000 16'0100000100000000
  transition: 8'00100000 26'---1001101----11-------1-- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'---1101101-------------1-- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'--11-01101---------------- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'---1-01101---1------------ -> 8'00000001 16'0100000000000010
  transition: 8'00100000 26'---1-01101-----------1---- -> 8'00000100 16'0100000000001000
  transition: 8'00100000 26'-1-1-01101---------------- -> 8'00001000 16'0100000000010000
  transition: 8'00100000 26'---0-01111---------------- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'-001-01111---0-----000-0-- -> 8'00001000 16'0100000000010000
  transition: 8'00100000 26'-001-01111---0------10---- -> 8'00000010 16'0100000000000100
  transition: 8'00100000 26'-001-01111---0-----1-0---- -> 8'00000100 16'0100000000001000
  transition: 8'00100000 26'---1001111-----0-------1-- -> 8'00100000 16'0100000001000000
  transition: 8'00100000 26'---1001111----01-------1-- -> 8'10000000 16'0100000100000000
  transition: 8'00100000 26'---1001111----11-------1-- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'---1101111-------------1-- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'--11-01111---------------- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'---1-01111---1------------ -> 8'00000001 16'0100000000000010
  transition: 8'00100000 26'---1-01111-----------1---- -> 8'00000100 16'0100000000001000
  transition: 8'00100000 26'-1-1-01111---------------- -> 8'00001000 16'0100000000010000
  transition: 8'00100000 26'-----1-0------------------ -> 8'10000000 16'0100000100000000
  transition: 8'00100000 26'---0-1-1-0---------------- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'-001-1-1-0---0-----000-0-- -> 8'00001000 16'0100000000010000
  transition: 8'00100000 26'-001-1-1-0---0------10---- -> 8'00000010 16'0100000000000100
  transition: 8'00100000 26'-001-1-1-0---0-----1-0---- -> 8'00000100 16'0100000000001000
  transition: 8'00100000 26'---101-1-0-----0-------1-- -> 8'00100000 16'0100000001000000
  transition: 8'00100000 26'---101-1-0----01-------1-- -> 8'10000000 16'0100000100000000
  transition: 8'00100000 26'---101-1-0----11-------1-- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'---111-1-0-------------1-- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'--11-1-1-0---------------- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'---1-1-1-0---1------------ -> 8'00000001 16'0100000000000010
  transition: 8'00100000 26'---1-1-1-0-----------1---- -> 8'00000100 16'0100000000001000
  transition: 8'00100000 26'-1-1-1-1-0---------------- -> 8'00001000 16'0100000000010000
  transition: 8'00100000 26'---0-10101---------------- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'-001-10101---0-----000-0-- -> 8'00001000 16'0100000000010000
  transition: 8'00100000 26'-001-10101---0------10---- -> 8'00000010 16'0100000000000100
  transition: 8'00100000 26'-001-10101---0-----1-0---- -> 8'00000100 16'0100000000001000
  transition: 8'00100000 26'---1010101-----0-------1-- -> 8'00100000 16'0100000001000000
  transition: 8'00100000 26'---1010101----01-------1-- -> 8'10000000 16'0100000100000000
  transition: 8'00100000 26'---1010101----11-------1-- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'---1110101-------------1-- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'--11-10101---------------- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'---1-10101---1------------ -> 8'00000001 16'0100000000000010
  transition: 8'00100000 26'---1-10101-----------1---- -> 8'00000100 16'0100000000001000
  transition: 8'00100000 26'-1-1-10101---------------- -> 8'00001000 16'0100000000010000
  transition: 8'00100000 26'---0-10111---------------- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'-001-10111---0-----000-0-- -> 8'00001000 16'0100000000010000
  transition: 8'00100000 26'-001-10111---0------10---- -> 8'00000010 16'0100000000000100
  transition: 8'00100000 26'-001-10111---0-----1-0---- -> 8'00000100 16'0100000000001000
  transition: 8'00100000 26'---1010111-----0-------1-- -> 8'00100000 16'0100000001000000
  transition: 8'00100000 26'---1010111----01-------1-- -> 8'10000000 16'0100000100000000
  transition: 8'00100000 26'---1010111----11-------1-- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'---1110111-------------1-- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'--11-10111---------------- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'---1-10111---1------------ -> 8'00000001 16'0100000000000010
  transition: 8'00100000 26'---1-10111-----------1---- -> 8'00000100 16'0100000000001000
  transition: 8'00100000 26'-1-1-10111---------------- -> 8'00001000 16'0100000000010000
  transition: 8'00100000 26'---0-11101---------------- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'-001-11101---0-----000-0-- -> 8'00001000 16'0100000000010000
  transition: 8'00100000 26'-001-11101---0------10---- -> 8'00000010 16'0100000000000100
  transition: 8'00100000 26'-001-11101---0-----1-0---- -> 8'00000100 16'0100000000001000
  transition: 8'00100000 26'---1011101-----0-------1-- -> 8'00100000 16'0100000001000000
  transition: 8'00100000 26'---1011101----01-------1-- -> 8'10000000 16'0100000100000000
  transition: 8'00100000 26'---1011101----11-------1-- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'---1111101-------------1-- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'--11-11101---------------- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'---1-11101---1------------ -> 8'00000001 16'0100000000000010
  transition: 8'00100000 26'---1-11101-----------1---- -> 8'00000100 16'0100000000001000
  transition: 8'00100000 26'-1-1-11101---------------- -> 8'00001000 16'0100000000010000
  transition: 8'00100000 26'---0-11111---------------- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'-001-11111---0-----000-0-- -> 8'00001000 16'0100000000010000
  transition: 8'00100000 26'-001-11111---0------10---- -> 8'00000010 16'0100000000000100
  transition: 8'00100000 26'-001-11111---0-----1-0---- -> 8'00000100 16'0100000000001000
  transition: 8'00100000 26'---1011111-----0-------1-- -> 8'00100000 16'0100000001000000
  transition: 8'00100000 26'---1011111----01-------1-- -> 8'10000000 16'0100000100000000
  transition: 8'00100000 26'---1011111----11-------1-- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'---1111111-------------1-- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'--11-11111---------------- -> 8'01000000 16'0100000010000000
  transition: 8'00100000 26'---1-11111---1------------ -> 8'00000001 16'0100000000000010
  transition: 8'00100000 26'---1-11111-----------1---- -> 8'00000100 16'0100000000001000
  transition: 8'00100000 26'-1-1-11111---------------- -> 8'00001000 16'0100000000010000
  transition: 8'00001000 26'---0-0---0---------------- -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---1-0---0--------0------- -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---1-0---0--------1------0 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 26'---1-0---0--------1------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---0-00-01---------------- -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---1-00-01--------0------- -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---1-00-01--------1------0 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 26'---1-00-01--------1------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'-----00011---------------- -> 8'10000000 16'0001000100000000
  transition: 8'00001000 26'---0-00111---------------- -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---1-00111--------0------- -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---1-00111--------1------0 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 26'---1-00111--------1------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'-----010-1---------------- -> 8'10000000 16'0001000100000000
  transition: 8'00001000 26'---0-01101---------------- -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---1-01101--------0------- -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---1-01101--------1------0 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 26'---1-01101--------1------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---0-01111---------------- -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---1-01111--------0------- -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---1-01111--------1------0 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 26'---1-01111--------1------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'-----1-0------------------ -> 8'10000000 16'0001000100000000
  transition: 8'00001000 26'---0-1-1-0---------------- -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---1-1-1-0--------0------- -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---1-1-1-0--------1------0 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 26'---1-1-1-0--------1------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---0-10101---------------- -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---1-10101--------0------- -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---1-10101--------1------0 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 26'---1-10101--------1------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---0-10111---------------- -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---1-10111--------0------- -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---1-10111--------1------0 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 26'---1-10111--------1------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---0-11101---------------- -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---1-11101--------0------- -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---1-11101--------1------0 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 26'---1-11101--------1------1 -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---0-11111---------------- -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---1-11111--------0------- -> 8'01000000 16'0001000010000000
  transition: 8'00001000 26'---1-11111--------1------0 -> 8'00001000 16'0001000000010000
  transition: 8'00001000 26'---1-11111--------1------1 -> 8'01000000 16'0001000010000000
  transition: 8'00000100 26'---0-0---0---------------- -> 8'01000000 16'0000100010000000
  transition: 8'00000100 26'---1-0---0--0------------- -> 8'00000100 16'0000100000001000
  transition: 8'00000100 26'---1-0---0--1------------- -> 8'01000000 16'0000100010000000
  transition: 8'00000100 26'---0-00-01---------------- -> 8'01000000 16'0000100010000000
  transition: 8'00000100 26'---1-00-01--0------------- -> 8'00000100 16'0000100000001000
  transition: 8'00000100 26'---1-00-01--1------------- -> 8'01000000 16'0000100010000000
  transition: 8'00000100 26'-----00011---------------- -> 8'10000000 16'0000100100000000
  transition: 8'00000100 26'---0-00111---------------- -> 8'01000000 16'0000100010000000
  transition: 8'00000100 26'---1-00111--0------------- -> 8'00000100 16'0000100000001000
  transition: 8'00000100 26'---1-00111--1------------- -> 8'01000000 16'0000100010000000
  transition: 8'00000100 26'-----010-1---------------- -> 8'10000000 16'0000100100000000
  transition: 8'00000100 26'---0-01101---------------- -> 8'01000000 16'0000100010000000
  transition: 8'00000100 26'---1-01101--0------------- -> 8'00000100 16'0000100000001000
  transition: 8'00000100 26'---1-01101--1------------- -> 8'01000000 16'0000100010000000
  transition: 8'00000100 26'---0-01111---------------- -> 8'01000000 16'0000100010000000
  transition: 8'00000100 26'---1-01111--0------------- -> 8'00000100 16'0000100000001000
  transition: 8'00000100 26'---1-01111--1------------- -> 8'01000000 16'0000100010000000
  transition: 8'00000100 26'-----1-0------------------ -> 8'10000000 16'0000100100000000
  transition: 8'00000100 26'---0-1-1-0---------------- -> 8'01000000 16'0000100010000000
  transition: 8'00000100 26'---1-1-1-0--0------------- -> 8'00000100 16'0000100000001000
  transition: 8'00000100 26'---1-1-1-0--1------------- -> 8'01000000 16'0000100010000000
  transition: 8'00000100 26'---0-10101---------------- -> 8'01000000 16'0000100010000000
  transition: 8'00000100 26'---1-10101--0------------- -> 8'00000100 16'0000100000001000
  transition: 8'00000100 26'---1-10101--1------------- -> 8'01000000 16'0000100010000000
  transition: 8'00000100 26'---0-10111---------------- -> 8'01000000 16'0000100010000000
  transition: 8'00000100 26'---1-10111--0------------- -> 8'00000100 16'0000100000001000
  transition: 8'00000100 26'---1-10111--1------------- -> 8'01000000 16'0000100010000000
  transition: 8'00000100 26'---0-11101---------------- -> 8'01000000 16'0000100010000000
  transition: 8'00000100 26'---1-11101--0------------- -> 8'00000100 16'0000100000001000
  transition: 8'00000100 26'---1-11101--1------------- -> 8'01000000 16'0000100010000000
  transition: 8'00000100 26'---0-11111---------------- -> 8'01000000 16'0000100010000000
  transition: 8'00000100 26'---1-11111--0------------- -> 8'00000100 16'0000100000001000
  transition: 8'00000100 26'---1-11111--1------------- -> 8'01000000 16'0000100010000000
  transition: 8'00000010 26'---0-0---0---------------- -> 8'01000000 16'0000010010000000
  transition: 8'00000010 26'---1-0---0-0-------------- -> 8'00000010 16'0000010000000100
  transition: 8'00000010 26'---1-0---001-------------- -> 8'00000010 16'0000010000000100
  transition: 8'00000010 26'---1-0---011-------------- -> 8'01000000 16'0000010010000000
  transition: 8'00000010 26'---0-00-01---------------- -> 8'01000000 16'0000010010000000
  transition: 8'00000010 26'---1-00-01-0-------------- -> 8'00000010 16'0000010000000100
  transition: 8'00000010 26'---1-00-0101-------------- -> 8'00000010 16'0000010000000100
  transition: 8'00000010 26'---1-00-0111-------------- -> 8'01000000 16'0000010010000000
  transition: 8'00000010 26'-----00011---------------- -> 8'10000000 16'0000010100000000
  transition: 8'00000010 26'---0-00111---------------- -> 8'01000000 16'0000010010000000
  transition: 8'00000010 26'---1-00111-0-------------- -> 8'00000010 16'0000010000000100
  transition: 8'00000010 26'---1-0011101-------------- -> 8'00000010 16'0000010000000100
  transition: 8'00000010 26'---1-0011111-------------- -> 8'01000000 16'0000010010000000
  transition: 8'00000010 26'-----010-1---------------- -> 8'10000000 16'0000010100000000
  transition: 8'00000010 26'---0-01101---------------- -> 8'01000000 16'0000010010000000
  transition: 8'00000010 26'---1-01101-0-------------- -> 8'00000010 16'0000010000000100
  transition: 8'00000010 26'---1-0110101-------------- -> 8'00000010 16'0000010000000100
  transition: 8'00000010 26'---1-0110111-------------- -> 8'01000000 16'0000010010000000
  transition: 8'00000010 26'---0-01111---------------- -> 8'01000000 16'0000010010000000
  transition: 8'00000010 26'---1-01111-0-------------- -> 8'00000010 16'0000010000000100
  transition: 8'00000010 26'---1-0111101-------------- -> 8'00000010 16'0000010000000100
  transition: 8'00000010 26'---1-0111111-------------- -> 8'01000000 16'0000010010000000
  transition: 8'00000010 26'-----1-0------------------ -> 8'10000000 16'0000010100000000
  transition: 8'00000010 26'---0-1-1-0---------------- -> 8'01000000 16'0000010010000000
  transition: 8'00000010 26'---1-1-1-0-0-------------- -> 8'00000010 16'0000010000000100
  transition: 8'00000010 26'---1-1-1-001-------------- -> 8'00000010 16'0000010000000100
  transition: 8'00000010 26'---1-1-1-011-------------- -> 8'01000000 16'0000010010000000
  transition: 8'00000010 26'---0-10101---------------- -> 8'01000000 16'0000010010000000
  transition: 8'00000010 26'---1-10101-0-------------- -> 8'00000010 16'0000010000000100
  transition: 8'00000010 26'---1-1010101-------------- -> 8'00000010 16'0000010000000100
  transition: 8'00000010 26'---1-1010111-------------- -> 8'01000000 16'0000010010000000
  transition: 8'00000010 26'---0-10111---------------- -> 8'01000000 16'0000010010000000
  transition: 8'00000010 26'---1-10111-0-------------- -> 8'00000010 16'0000010000000100
  transition: 8'00000010 26'---1-1011101-------------- -> 8'00000010 16'0000010000000100
  transition: 8'00000010 26'---1-1011111-------------- -> 8'01000000 16'0000010010000000
  transition: 8'00000010 26'---0-11101---------------- -> 8'01000000 16'0000010010000000
  transition: 8'00000010 26'---1-11101-0-------------- -> 8'00000010 16'0000010000000100
  transition: 8'00000010 26'---1-1110101-------------- -> 8'00000010 16'0000010000000100
  transition: 8'00000010 26'---1-1110111-------------- -> 8'01000000 16'0000010010000000
  transition: 8'00000010 26'---0-11111---------------- -> 8'01000000 16'0000010010000000
  transition: 8'00000010 26'---1-11111-0-------------- -> 8'00000010 16'0000010000000100
  transition: 8'00000010 26'---1-1111101-------------- -> 8'00000010 16'0000010000000100
  transition: 8'00000010 26'---1-1111111-------------- -> 8'01000000 16'0000010010000000
  transition: 8'00000001 26'---0-0---0---------------- -> 8'01000000 16'0000001010000000
  transition: 8'00000001 26'---1-0---0-0-------------- -> 8'00000001 16'0000001000000010
  transition: 8'00000001 26'---1-0---001-------------- -> 8'00000001 16'0000001000000010
  transition: 8'00000001 26'---1-0---011-------------- -> 8'01000000 16'0000001010000000
  transition: 8'00000001 26'---0-00-01---------------- -> 8'01000000 16'0000001010000000
  transition: 8'00000001 26'---1-00-01-0-------------- -> 8'00000001 16'0000001000000010
  transition: 8'00000001 26'---1-00-0101-------------- -> 8'00000001 16'0000001000000010
  transition: 8'00000001 26'---1-00-0111-------------- -> 8'01000000 16'0000001010000000
  transition: 8'00000001 26'-----00011---------------- -> 8'10000000 16'0000001100000000
  transition: 8'00000001 26'---0-00111---------------- -> 8'01000000 16'0000001010000000
  transition: 8'00000001 26'---1-00111-0-------------- -> 8'00000001 16'0000001000000010
  transition: 8'00000001 26'---1-0011101-------------- -> 8'00000001 16'0000001000000010
  transition: 8'00000001 26'---1-0011111-------------- -> 8'01000000 16'0000001010000000
  transition: 8'00000001 26'-----010-1---------------- -> 8'10000000 16'0000001100000000
  transition: 8'00000001 26'---0-01101---------------- -> 8'01000000 16'0000001010000000
  transition: 8'00000001 26'---1-01101-0-------------- -> 8'00000001 16'0000001000000010
  transition: 8'00000001 26'---1-0110101-------------- -> 8'00000001 16'0000001000000010
  transition: 8'00000001 26'---1-0110111-------------- -> 8'01000000 16'0000001010000000
  transition: 8'00000001 26'---0-01111---------------- -> 8'01000000 16'0000001010000000
  transition: 8'00000001 26'---1-01111-0-------------- -> 8'00000001 16'0000001000000010
  transition: 8'00000001 26'---1-0111101-------------- -> 8'00000001 16'0000001000000010
  transition: 8'00000001 26'---1-0111111-------------- -> 8'01000000 16'0000001010000000
  transition: 8'00000001 26'-----1-0------------------ -> 8'10000000 16'0000001100000000
  transition: 8'00000001 26'---0-1-1-0---------------- -> 8'01000000 16'0000001010000000
  transition: 8'00000001 26'---1-1-1-0-0-------------- -> 8'00000001 16'0000001000000010
  transition: 8'00000001 26'---1-1-1-001-------------- -> 8'00000001 16'0000001000000010
  transition: 8'00000001 26'---1-1-1-011-------------- -> 8'01000000 16'0000001010000000
  transition: 8'00000001 26'---0-10101---------------- -> 8'01000000 16'0000001010000000
  transition: 8'00000001 26'---1-10101-0-------------- -> 8'00000001 16'0000001000000010
  transition: 8'00000001 26'---1-1010101-------------- -> 8'00000001 16'0000001000000010
  transition: 8'00000001 26'---1-1010111-------------- -> 8'01000000 16'0000001010000000
  transition: 8'00000001 26'---0-10111---------------- -> 8'01000000 16'0000001010000000
  transition: 8'00000001 26'---1-10111-0-------------- -> 8'00000001 16'0000001000000010
  transition: 8'00000001 26'---1-1011101-------------- -> 8'00000001 16'0000001000000010
  transition: 8'00000001 26'---1-1011111-------------- -> 8'01000000 16'0000001010000000
  transition: 8'00000001 26'---0-11101---------------- -> 8'01000000 16'0000001010000000
  transition: 8'00000001 26'---1-11101-0-------------- -> 8'00000001 16'0000001000000010
  transition: 8'00000001 26'---1-1110101-------------- -> 8'00000001 16'0000001000000010
  transition: 8'00000001 26'---1-1110111-------------- -> 8'01000000 16'0000001010000000
  transition: 8'00000001 26'---0-11111---------------- -> 8'01000000 16'0000001010000000
  transition: 8'00000001 26'---1-11111-0-------------- -> 8'00000001 16'0000001000000010
  transition: 8'00000001 26'---1-1111101-------------- -> 8'00000001 16'0000001000000010
  transition: 8'00000001 26'---1-1111111-------------- -> 8'01000000 16'0000001010000000
Extracting FSM `\soc.cpu.mem_wordsize' from module `\pico_ice'.
  found $dff cell for state register: $flatten\soc.\cpu.$procdff$5145
  root of input selection tree: $flatten\soc.\cpu.$0\mem_wordsize[1:0]
  found ctrl input: \soc.cpu.genblk1.pcpi_mul.resetn
  found ctrl input: $flatten\soc.\cpu.$procmux$1809_CMP
  found ctrl input: $flatten\soc.\cpu.$procmux$1810_CMP
  found ctrl input: $flatten\soc.\cpu.$eq$../picorv32.v:1313$989_Y
  found ctrl input: $flatten\soc.\cpu.$logic_or$../picorv32.v:1857$1148_Y
  found ctrl input: \soc.cpu.mem_do_rdata
  found ctrl input: \soc.cpu.instr_lw
  found ctrl input: $flatten\soc.\cpu.$logic_or$../picorv32.v:1887$1157_Y
  found ctrl input: $flatten\soc.\cpu.$logic_or$../picorv32.v:1886$1156_Y
  found state code: 2'00
  found state code: 2'01
  found state code: 2'10
  found ctrl input: \soc.cpu.mem_do_wdata
  found ctrl input: \soc.cpu.instr_sw
  found ctrl input: \soc.cpu.instr_sh
  found ctrl input: \soc.cpu.instr_sb
  found ctrl output: $flatten\soc.\cpu.$eq$../picorv32.v:1923$1168_Y
  found ctrl output: $flatten\soc.\cpu.$eq$../picorv32.v:1930$1175_Y
  found ctrl output: $flatten\soc.\cpu.$procmux$4568_CMP
  ctrl inputs: { \soc.cpu.genblk1.pcpi_mul.resetn $flatten\soc.\cpu.$procmux$1810_CMP $flatten\soc.\cpu.$procmux$1809_CMP $flatten\soc.\cpu.$logic_or$../picorv32.v:1887$1157_Y $flatten\soc.\cpu.$logic_or$../picorv32.v:1886$1156_Y $flatten\soc.\cpu.$logic_or$../picorv32.v:1857$1148_Y $flatten\soc.\cpu.$eq$../picorv32.v:1313$989_Y \soc.cpu.instr_sw \soc.cpu.instr_sh \soc.cpu.instr_sb \soc.cpu.instr_lw \soc.cpu.mem_do_wdata \soc.cpu.mem_do_rdata }
  ctrl outputs: { $flatten\soc.\cpu.$procmux$4568_CMP $flatten\soc.\cpu.$eq$../picorv32.v:1930$1175_Y $flatten\soc.\cpu.$eq$../picorv32.v:1923$1168_Y $flatten\soc.\cpu.$0\mem_wordsize[1:0] }
  transition:       2'00 13'0------------ ->       2'00 5'00100
  transition:       2'00 13'100---0------ ->       2'00 5'00100
  transition:       2'00 13'1-----1------ ->       2'00 5'00100
  transition:       2'00 13'11---0------- ->       2'00 5'00100
  transition:       2'00 13'11---1-000-0- ->       2'00 5'00100
  transition:       2'00 13'11---1---1-0- ->       2'10 5'00110
  transition:       2'00 13'11---1--1--0- ->       2'01 5'00101
  transition:       2'00 13'11---1-1---0- ->       2'00 5'00100
  transition:       2'00 13'11---1-----1- ->       2'00 5'00100
  transition:       2'00 13'1-1--0------- ->       2'00 5'00100
  transition:       2'00 13'1-1001----0-0 ->       2'00 5'00100
  transition:       2'00 13'1-1-11------0 ->       2'10 5'00110
  transition:       2'00 13'1-11-1------0 ->       2'01 5'00101
  transition:       2'00 13'1-1--1----1-0 ->       2'00 5'00100
  transition:       2'00 13'1-1--1------1 ->       2'00 5'00100
  transition:       2'10 13'0------------ ->       2'10 5'10010
  transition:       2'10 13'100---0------ ->       2'10 5'10010
  transition:       2'10 13'1-----1------ ->       2'00 5'10000
  transition:       2'10 13'11---0------- ->       2'10 5'10010
  transition:       2'10 13'11---1-000-0- ->       2'10 5'10010
  transition:       2'10 13'11---1---1-0- ->       2'10 5'10010
  transition:       2'10 13'11---1--1--0- ->       2'01 5'10001
  transition:       2'10 13'11---1-1---0- ->       2'00 5'10000
  transition:       2'10 13'11---1-----1- ->       2'10 5'10010
  transition:       2'10 13'1-1--0------- ->       2'10 5'10010
  transition:       2'10 13'1-1001----0-0 ->       2'10 5'10010
  transition:       2'10 13'1-1-11------0 ->       2'10 5'10010
  transition:       2'10 13'1-11-1------0 ->       2'01 5'10001
  transition:       2'10 13'1-1--1----1-0 ->       2'00 5'10000
  transition:       2'10 13'1-1--1------1 ->       2'10 5'10010
  transition:       2'01 13'0------------ ->       2'01 5'01001
  transition:       2'01 13'100---0------ ->       2'01 5'01001
  transition:       2'01 13'1-----1------ ->       2'00 5'01000
  transition:       2'01 13'11---0------- ->       2'01 5'01001
  transition:       2'01 13'11---1-000-0- ->       2'01 5'01001
  transition:       2'01 13'11---1---1-0- ->       2'10 5'01010
  transition:       2'01 13'11---1--1--0- ->       2'01 5'01001
  transition:       2'01 13'11---1-1---0- ->       2'00 5'01000
  transition:       2'01 13'11---1-----1- ->       2'01 5'01001
  transition:       2'01 13'1-1--0------- ->       2'01 5'01001
  transition:       2'01 13'1-1001----0-0 ->       2'01 5'01001
  transition:       2'01 13'1-1-11------0 ->       2'10 5'01010
  transition:       2'01 13'1-11-1------0 ->       2'01 5'01001
  transition:       2'01 13'1-1--1----1-0 ->       2'00 5'01000
  transition:       2'01 13'1-1--1------1 ->       2'01 5'01001
Extracting FSM `\soc.spimemio.state' from module `\pico_ice'.
  found $dff cell for state register: $flatten\soc.\spimemio.$procdff$5294
  root of input selection tree: $flatten\soc.\spimemio.$0\state[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: $flatten\soc.\spimemio.$logic_or$spimemio.v:211$502_Y
  found ctrl input: \soc.spimemio.jump
  found ctrl input: $flatten\soc.\spimemio.$procmux$4649_CMP
  found ctrl input: $flatten\soc.\spimemio.$procmux$4652_CMP
  found ctrl input: $flatten\soc.\spimemio.$procmux$4655_CMP
  found ctrl input: $flatten\soc.\spimemio.$procmux$4658_CMP
  found ctrl input: $flatten\soc.\spimemio.$procmux$4661_CMP
  found ctrl input: $flatten\soc.\spimemio.$procmux$4664_CMP
  found ctrl input: $flatten\soc.\spimemio.$procmux$4667_CMP
  found ctrl input: $flatten\soc.\spimemio.$procmux$4672_CMP
  found ctrl input: $flatten\soc.\spimemio.$procmux$4675_CMP
  found ctrl input: $flatten\soc.\spimemio.$procmux$4635_CMP
  found ctrl input: $flatten\soc.\spimemio.$procmux$4681_CMP
  found ctrl input: $flatten\soc.\spimemio.$procmux$4638_CMP
  found ctrl input: $flatten\soc.\spimemio.$procmux$4687_CMP
  found ctrl input: $flatten\soc.\spimemio.$logic_or$spimemio.v:350$520_Y
  found ctrl input: \soc.spimemio.xfer.din_ready
  found state code: 4'1001
  found state code: 4'1100
  found state code: 4'1011
  found state code: 4'1010
  found ctrl input: $flatten\soc.\spimemio.$logic_or$spimemio.v:310$516_Y
  found state code: 4'1000
  found state code: 4'0111
  found ctrl input: $flatten\soc.\spimemio.$logic_and$spimemio.v:282$515_Y
  found state code: 4'0110
  found state code: 4'0101
  found ctrl input: \soc.spimemio.dout_valid
  found state code: 4'0100
  found state code: 4'0011
  found state code: 4'0010
  found state code: 4'0001
  found ctrl input: \soc.spimemio.config_cont
  found state code: 4'0000
  found ctrl output: $flatten\soc.\spimemio.$procmux$4635_CMP
  found ctrl output: $flatten\soc.\spimemio.$procmux$4638_CMP
  found ctrl output: $flatten\soc.\spimemio.$procmux$4649_CMP
  found ctrl output: $flatten\soc.\spimemio.$procmux$4652_CMP
  found ctrl output: $flatten\soc.\spimemio.$procmux$4655_CMP
  found ctrl output: $flatten\soc.\spimemio.$procmux$4658_CMP
  found ctrl output: $flatten\soc.\spimemio.$procmux$4661_CMP
  found ctrl output: $flatten\soc.\spimemio.$procmux$4664_CMP
  found ctrl output: $flatten\soc.\spimemio.$procmux$4667_CMP
  found ctrl output: $flatten\soc.\spimemio.$procmux$4672_CMP
  found ctrl output: $flatten\soc.\spimemio.$procmux$4675_CMP
  found ctrl output: $flatten\soc.\spimemio.$procmux$4681_CMP
  found ctrl output: $flatten\soc.\spimemio.$procmux$4687_CMP
  ctrl inputs: { \soc.spimemio.xfer.din_ready $flatten\soc.\spimemio.$logic_or$spimemio.v:350$520_Y $flatten\soc.\spimemio.$logic_or$spimemio.v:310$516_Y $flatten\soc.\spimemio.$logic_and$spimemio.v:282$515_Y $flatten\soc.\spimemio.$logic_or$spimemio.v:211$502_Y \soc.spimemio.config_cont \soc.spimemio.jump \soc.spimemio.dout_valid }
  ctrl outputs: { $flatten\soc.\spimemio.$procmux$4687_CMP $flatten\soc.\spimemio.$procmux$4681_CMP $flatten\soc.\spimemio.$procmux$4675_CMP $flatten\soc.\spimemio.$procmux$4672_CMP $flatten\soc.\spimemio.$procmux$4667_CMP $flatten\soc.\spimemio.$procmux$4664_CMP $flatten\soc.\spimemio.$procmux$4661_CMP $flatten\soc.\spimemio.$procmux$4658_CMP $flatten\soc.\spimemio.$procmux$4655_CMP $flatten\soc.\spimemio.$procmux$4652_CMP $flatten\soc.\spimemio.$procmux$4649_CMP $flatten\soc.\spimemio.$procmux$4638_CMP $flatten\soc.\spimemio.$procmux$4635_CMP $flatten\soc.\spimemio.$0\state[3:0] }
  transition:     4'0000 8'0---0-0- ->     4'0000 17'10000000000000000
  transition:     4'0000 8'1---0-0- ->     4'0001 17'10000000000000001
  transition:     4'0000 8'----001- ->     4'0100 17'10000000000000100
  transition:     4'0000 8'----011- ->     4'0101 17'10000000000000101
  transition:     4'0000 8'----1--- ->     4'0000 17'10000000000000000
  transition:     4'1000 8'0---0-0- ->     4'1000 17'00000010000001000
  transition:     4'1000 8'1---0-0- ->     4'1001 17'00000010000001001
  transition:     4'1000 8'----001- ->     4'0100 17'00000010000000100
  transition:     4'1000 8'----011- ->     4'0101 17'00000010000000101
  transition:     4'1000 8'----1--- ->     4'0000 17'00000010000000000
  transition:     4'0100 8'0---0-0- ->     4'0100 17'00100000000000100
  transition:     4'0100 8'1---0-0- ->     4'0101 17'00100000000000101
  transition:     4'0100 8'----001- ->     4'0100 17'00100000000000100
  transition:     4'0100 8'----011- ->     4'0101 17'00100000000000101
  transition:     4'0100 8'----1--- ->     4'0000 17'00100000000000000
  transition:     4'1100 8'-0--0-0- ->     4'1100 17'00000000001001100
  transition:     4'1100 8'01--0-0- ->     4'1100 17'00000000001001100
  transition:     4'1100 8'11--0-0- ->     4'1001 17'00000000001001001
  transition:     4'1100 8'----001- ->     4'0100 17'00000000001000100
  transition:     4'1100 8'----011- ->     4'0101 17'00000000001000101
  transition:     4'1100 8'----1--- ->     4'0000 17'00000000001000000
  transition:     4'0010 8'0---0-0- ->     4'0010 17'01000000000000010
  transition:     4'0010 8'1---0-0- ->     4'0011 17'01000000000000011
  transition:     4'0010 8'----001- ->     4'0100 17'01000000000000100
  transition:     4'0010 8'----011- ->     4'0101 17'01000000000000101
  transition:     4'0010 8'----1--- ->     4'0000 17'01000000000000000
  transition:     4'1010 8'0---0-0- ->     4'1010 17'00000000100001010
  transition:     4'1010 8'1---0-0- ->     4'1011 17'00000000100001011
  transition:     4'1010 8'----001- ->     4'0100 17'00000000100000100
  transition:     4'1010 8'----011- ->     4'0101 17'00000000100000101
  transition:     4'1010 8'----1--- ->     4'0000 17'00000000100000000
  transition:     4'0110 8'0---0-0- ->     4'0110 17'00001000000000110
  transition:     4'0110 8'1---0-0- ->     4'0111 17'00001000000000111
  transition:     4'0110 8'----001- ->     4'0100 17'00001000000000100
  transition:     4'0110 8'----011- ->     4'0101 17'00001000000000101
  transition:     4'0110 8'----1--- ->     4'0000 17'00001000000000000
  transition:     4'0001 8'----0-00 ->     4'0001 17'00000000000100001
  transition:     4'0001 8'----0-01 ->     4'0010 17'00000000000100010
  transition:     4'0001 8'----001- ->     4'0100 17'00000000000100100
  transition:     4'0001 8'----011- ->     4'0101 17'00000000000100101
  transition:     4'0001 8'----1--- ->     4'0000 17'00000000000100000
  transition:     4'1001 8'0---0-0- ->     4'1001 17'00000001000001001
  transition:     4'1001 8'1---0-0- ->     4'1010 17'00000001000001010
  transition:     4'1001 8'----001- ->     4'0100 17'00000001000000100
  transition:     4'1001 8'----011- ->     4'0101 17'00000001000000101
  transition:     4'1001 8'----1--- ->     4'0000 17'00000001000000000
  transition:     4'0101 8'---00-0- ->     4'0101 17'00010000000000101
  transition:     4'0101 8'0--10-0- ->     4'0101 17'00010000000000101
  transition:     4'0101 8'1--10-0- ->     4'0110 17'00010000000000110
  transition:     4'0101 8'----001- ->     4'0100 17'00010000000000100
  transition:     4'0101 8'----011- ->     4'0101 17'00010000000000101
  transition:     4'0101 8'----1--- ->     4'0000 17'00010000000000000
  transition:     4'0011 8'----0-00 ->     4'0011 17'00000000000010011
  transition:     4'0011 8'----0-01 ->     4'0100 17'00000000000010100
  transition:     4'0011 8'----001- ->     4'0100 17'00000000000010100
  transition:     4'0011 8'----011- ->     4'0101 17'00000000000010101
  transition:     4'0011 8'----1--- ->     4'0000 17'00000000000010000
  transition:     4'1011 8'0---0-0- ->     4'1011 17'00000000010001011
  transition:     4'1011 8'1---0-0- ->     4'1100 17'00000000010001100
  transition:     4'1011 8'----001- ->     4'0100 17'00000000010000100
  transition:     4'1011 8'----011- ->     4'0101 17'00000000010000101
  transition:     4'1011 8'----1--- ->     4'0000 17'00000000010000000
  transition:     4'0111 8'0---0-0- ->     4'0111 17'00000100000000111
  transition:     4'0111 8'1-0-0-0- ->     4'1001 17'00000100000001001
  transition:     4'0111 8'1-1-0-0- ->     4'1000 17'00000100000001000
  transition:     4'0111 8'----001- ->     4'0100 17'00000100000000100
  transition:     4'0111 8'----011- ->     4'0101 17'00000100000000101
  transition:     4'0111 8'----1--- ->     4'0000 17'00000100000000000

7.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\soc.spimemio.state$5456' from module `\pico_ice'.
Optimizing FSM `$fsm$\soc.cpu.mem_wordsize$5451' from module `\pico_ice'.
Optimizing FSM `$fsm$\soc.cpu.cpu_state$5441' from module `\pico_ice'.
  Merging pattern 26'---1-10101---------------- and 26'---1-10111---------------- from group (0 0 16'1000000100000000).
  Merging pattern 26'---1-01101---------------- and 26'---1-01111---------------- from group (0 0 16'1000000100000000).
  Merging pattern 26'---1-11101---------------- and 26'---1-11111---------------- from group (0 0 16'1000000100000000).
  Merging pattern 26'---1-10111---------------- and 26'---1-10101---------------- from group (0 0 16'1000000100000000).
  Merging pattern 26'---1-01111---------------- and 26'---1-01101---------------- from group (0 0 16'1000000100000000).
  Merging pattern 26'---1-11111---------------- and 26'---1-11101---------------- from group (0 0 16'1000000100000000).
  Merging pattern 26'---1-101-1---------------- and 26'---1-111-1---------------- from group (0 0 16'1000000100000000).
  Merging pattern 26'---1-111-1---------------- and 26'---1-101-1---------------- from group (0 0 16'1000000100000000).
  Merging pattern 26'---1-1-1-0---------------- and 26'---1-1-1-1---------------- from group (0 0 16'1000000100000000).
  Merging pattern 26'---1-1-1-1---------------- and 26'---1-1-1-0---------------- from group (0 0 16'1000000100000000).
  Merging pattern 26'---0-10101---------------- and 26'---0-10111---------------- from group (0 1 16'1000000010000000).
  Merging pattern 26'---0-01101---------------- and 26'---0-01111---------------- from group (0 1 16'1000000010000000).
  Merging pattern 26'---0-11101---------------- and 26'---0-11111---------------- from group (0 1 16'1000000010000000).
  Merging pattern 26'---0-10111---------------- and 26'---0-10101---------------- from group (0 1 16'1000000010000000).
  Merging pattern 26'---0-01111---------------- and 26'---0-01101---------------- from group (0 1 16'1000000010000000).
  Merging pattern 26'---0-11111---------------- and 26'---0-11101---------------- from group (0 1 16'1000000010000000).
  Merging pattern 26'---0-101-1---------------- and 26'---0-111-1---------------- from group (0 1 16'1000000010000000).
  Merging pattern 26'---0-111-1---------------- and 26'---0-101-1---------------- from group (0 1 16'1000000010000000).
  Merging pattern 26'---0-1-1-0---------------- and 26'---0-1-1-1---------------- from group (0 1 16'1000000010000000).
  Merging pattern 26'---0-1-1-1---------------- and 26'---0-1-1-0---------------- from group (0 1 16'1000000010000000).
  Merging pattern 26'---1-10101------00----1-1- and 26'---1-10111------00----1-1- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-01101------00----1-1- and 26'---1-01111------00----1-1- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-11101------00----1-1- and 26'---1-11111------00----1-1- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-10111------00----1-1- and 26'---1-10101------00----1-1- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-01111------00----1-1- and 26'---1-01101------00----1-1- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-11111------00----1-1- and 26'---1-11101------00----1-1- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-10101------00----0--- and 26'---1-10111------00----0--- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-01101------00----0--- and 26'---1-01111------00----0--- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-11101------00----0--- and 26'---1-11111------00----0--- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-10111------00----0--- and 26'---1-10101------00----0--- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-01111------00----0--- and 26'---1-01101------00----0--- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-11111------00----0--- and 26'---1-11101------00----0--- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-10101------10-------- and 26'---1-10111------10-------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-01101------10-------- and 26'---1-01111------10-------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-11101------10-------- and 26'---1-11111------10-------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-10111------10-------- and 26'---1-10101------10-------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-01111------10-------- and 26'---1-01101------10-------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-11111------10-------- and 26'---1-11101------10-------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-10101-------1-------- and 26'---1-10111-------1-------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-01101-------1-------- and 26'---1-01111-------1-------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-11101-------1-------- and 26'---1-11111-------1-------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-10111-------1-------- and 26'---1-10101-------1-------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-01111-------1-------- and 26'---1-01101-------1-------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-11111-------1-------- and 26'---1-11101-------1-------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---0-10101---------------- and 26'---0-10111---------------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---0-01101---------------- and 26'---0-01111---------------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---0-11101---------------- and 26'---0-11111---------------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---0-10111---------------- and 26'---0-10101---------------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---0-01111---------------- and 26'---0-01101---------------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---0-11111---------------- and 26'---0-11101---------------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-101-1------00----1-1- and 26'---1-111-1------00----1-1- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-111-1------00----1-1- and 26'---1-101-1------00----1-1- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-101-1------00----0--- and 26'---1-111-1------00----0--- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-111-1------00----0--- and 26'---1-101-1------00----0--- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-101-1------10-------- and 26'---1-111-1------10-------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-111-1------10-------- and 26'---1-101-1------10-------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-101-1-------1-------- and 26'---1-111-1-------1-------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-111-1-------1-------- and 26'---1-101-1-------1-------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---0-101-1---------------- and 26'---0-111-1---------------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---0-111-1---------------- and 26'---0-101-1---------------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-1-1-0------00----1-1- and 26'---1-1-1-1------00----1-1- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-1-1-1------00----1-1- and 26'---1-1-1-0------00----1-1- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-1-1-0------00----0--- and 26'---1-1-1-1------00----0--- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-1-1-1------00----0--- and 26'---1-1-1-0------00----0--- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-1-1-0------10-------- and 26'---1-1-1-1------10-------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-1-1-1------10-------- and 26'---1-1-1-0------10-------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-1-1-0-------1-------- and 26'---1-1-1-1-------1-------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-1-1-1-------1-------- and 26'---1-1-1-0-------1-------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---0-1-1-0---------------- and 26'---0-1-1-1---------------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---0-1-1-1---------------- and 26'---0-1-1-0---------------- from group (1 1 16'0000000010000001).
  Merging pattern 26'---1-10101------00----1-0- and 26'---1-10111------00----1-0- from group (1 2 16'0000000001000001).
  Merging pattern 26'---1-01101------00----1-0- and 26'---1-01111------00----1-0- from group (1 2 16'0000000001000001).
  Merging pattern 26'---1-11101------00----1-0- and 26'---1-11111------00----1-0- from group (1 2 16'0000000001000001).
  Merging pattern 26'---1-10111------00----1-0- and 26'---1-10101------00----1-0- from group (1 2 16'0000000001000001).
  Merging pattern 26'---1-01111------00----1-0- and 26'---1-01101------00----1-0- from group (1 2 16'0000000001000001).
  Merging pattern 26'---1-11111------00----1-0- and 26'---1-11101------00----1-0- from group (1 2 16'0000000001000001).
  Merging pattern 26'---1-101-1------00----1-0- and 26'---1-111-1------00----1-0- from group (1 2 16'0000000001000001).
  Merging pattern 26'---1-111-1------00----1-0- and 26'---1-101-1------00----1-0- from group (1 2 16'0000000001000001).
  Merging pattern 26'---1-1-1-0------00----1-0- and 26'---1-1-1-1------00----1-0- from group (1 2 16'0000000001000001).
  Merging pattern 26'---1-1-1-1------00----1-0- and 26'---1-1-1-0------00----1-0- from group (1 2 16'0000000001000001).
  Merging pattern 26'---1010101----01-------1-- and 26'---1010111----01-------1-- from group (2 0 16'0100000100000000).
  Merging pattern 26'---1001101----01-------1-- and 26'---1001111----01-------1-- from group (2 0 16'0100000100000000).
  Merging pattern 26'---1011101----01-------1-- and 26'---1011111----01-------1-- from group (2 0 16'0100000100000000).
  Merging pattern 26'---1010111----01-------1-- and 26'---1010101----01-------1-- from group (2 0 16'0100000100000000).
  Merging pattern 26'---1001111----01-------1-- and 26'---1001101----01-------1-- from group (2 0 16'0100000100000000).
  Merging pattern 26'---1011111----01-------1-- and 26'---1011101----01-------1-- from group (2 0 16'0100000100000000).
  Merging pattern 26'---10101-1----01-------1-- and 26'---10111-1----01-------1-- from group (2 0 16'0100000100000000).
  Merging pattern 26'---10111-1----01-------1-- and 26'---10101-1----01-------1-- from group (2 0 16'0100000100000000).
  Merging pattern 26'---101-1-0----01-------1-- and 26'---101-1-1----01-------1-- from group (2 0 16'0100000100000000).
  Merging pattern 26'---101-1-1----01-------1-- and 26'---101-1-0----01-------1-- from group (2 0 16'0100000100000000).
  Merging pattern 26'---1010101----11-------1-- and 26'---1010111----11-------1-- from group (2 1 16'0100000010000000).
  Merging pattern 26'---1001101----11-------1-- and 26'---1001111----11-------1-- from group (2 1 16'0100000010000000).
  Merging pattern 26'---1011101----11-------1-- and 26'---1011111----11-------1-- from group (2 1 16'0100000010000000).
  Merging pattern 26'---1010111----11-------1-- and 26'---1010101----11-------1-- from group (2 1 16'0100000010000000).
  Merging pattern 26'---1001111----11-------1-- and 26'---1001101----11-------1-- from group (2 1 16'0100000010000000).
  Merging pattern 26'---1011111----11-------1-- and 26'---1011101----11-------1-- from group (2 1 16'0100000010000000).
  Merging pattern 26'---1110101-------------1-- and 26'---1110111-------------1-- from group (2 1 16'0100000010000000).
  Merging pattern 26'---1101101-------------1-- and 26'---1101111-------------1-- from group (2 1 16'0100000010000000).
  Merging pattern 26'---1111101-------------1-- and 26'---1111111-------------1-- from group (2 1 16'0100000010000000).
  Merging pattern 26'---1110111-------------1-- and 26'---1110101-------------1-- from group (2 1 16'0100000010000000).
  Merging pattern 26'---1101111-------------1-- and 26'---1101101-------------1-- from group (2 1 16'0100000010000000).
  Merging pattern 26'---1111111-------------1-- and 26'---1111101-------------1-- from group (2 1 16'0100000010000000).
  Merging pattern 26'---0-10101---------------- and 26'---0-10111---------------- from group (2 1 16'0100000010000000).
  Merging pattern 26'--11-10101---------------- and 26'--11-10111---------------- from group (2 1 16'0100000010000000).
  Merging pattern 26'---0-01101---------------- and 26'---0-01111---------------- from group (2 1 16'0100000010000000).
  Merging pattern 26'--11-01101---------------- and 26'--11-01111---------------- from group (2 1 16'0100000010000000).
  Merging pattern 26'---0-11101---------------- and 26'---0-11111---------------- from group (2 1 16'0100000010000000).
  Merging pattern 26'--11-11101---------------- and 26'--11-11111---------------- from group (2 1 16'0100000010000000).
  Merging pattern 26'---0-10111---------------- and 26'---0-10101---------------- from group (2 1 16'0100000010000000).
  Merging pattern 26'--11-10111---------------- and 26'--11-10101---------------- from group (2 1 16'0100000010000000).
  Merging pattern 26'---0-01111---------------- and 26'---0-01101---------------- from group (2 1 16'0100000010000000).
  Merging pattern 26'--11-01111---------------- and 26'--11-01101---------------- from group (2 1 16'0100000010000000).
  Merging pattern 26'---0-11111---------------- and 26'---0-11101---------------- from group (2 1 16'0100000010000000).
  Merging pattern 26'--11-11111---------------- and 26'--11-11101---------------- from group (2 1 16'0100000010000000).
  Merging pattern 26'---10101-1----11-------1-- and 26'---10111-1----11-------1-- from group (2 1 16'0100000010000000).
  Merging pattern 26'---10111-1----11-------1-- and 26'---10101-1----11-------1-- from group (2 1 16'0100000010000000).
  Merging pattern 26'---11101-1-------------1-- and 26'---11111-1-------------1-- from group (2 1 16'0100000010000000).
  Merging pattern 26'---11111-1-------------1-- and 26'---11101-1-------------1-- from group (2 1 16'0100000010000000).
  Merging pattern 26'---0-101-1---------------- and 26'---0-111-1---------------- from group (2 1 16'0100000010000000).
  Merging pattern 26'--11-101-1---------------- and 26'--11-111-1---------------- from group (2 1 16'0100000010000000).
  Merging pattern 26'---0-111-1---------------- and 26'---0-101-1---------------- from group (2 1 16'0100000010000000).
  Merging pattern 26'--11-111-1---------------- and 26'--11-101-1---------------- from group (2 1 16'0100000010000000).
  Merging pattern 26'---101-1-0----11-------1-- and 26'---101-1-1----11-------1-- from group (2 1 16'0100000010000000).
  Merging pattern 26'---101-1-1----11-------1-- and 26'---101-1-0----11-------1-- from group (2 1 16'0100000010000000).
  Merging pattern 26'---111-1-0-------------1-- and 26'---111-1-1-------------1-- from group (2 1 16'0100000010000000).
  Merging pattern 26'---111-1-1-------------1-- and 26'---111-1-0-------------1-- from group (2 1 16'0100000010000000).
  Merging pattern 26'---0-1-1-0---------------- and 26'---0-1-1-1---------------- from group (2 1 16'0100000010000000).
  Merging pattern 26'--11-1-1-0---------------- and 26'--11-1-1-1---------------- from group (2 1 16'0100000010000000).
  Merging pattern 26'---0-1-1-1---------------- and 26'---0-1-1-0---------------- from group (2 1 16'0100000010000000).
  Merging pattern 26'--11-1-1-1---------------- and 26'--11-1-1-0---------------- from group (2 1 16'0100000010000000).
  Merging pattern 26'---1010101-----0-------1-- and 26'---1010111-----0-------1-- from group (2 2 16'0100000001000000).
  Merging pattern 26'---1001101-----0-------1-- and 26'---1001111-----0-------1-- from group (2 2 16'0100000001000000).
  Merging pattern 26'---1011101-----0-------1-- and 26'---1011111-----0-------1-- from group (2 2 16'0100000001000000).
  Merging pattern 26'---1010111-----0-------1-- and 26'---1010101-----0-------1-- from group (2 2 16'0100000001000000).
  Merging pattern 26'---1001111-----0-------1-- and 26'---1001101-----0-------1-- from group (2 2 16'0100000001000000).
  Merging pattern 26'---1011111-----0-------1-- and 26'---1011101-----0-------1-- from group (2 2 16'0100000001000000).
  Merging pattern 26'---10101-1-----0-------1-- and 26'---10111-1-----0-------1-- from group (2 2 16'0100000001000000).
  Merging pattern 26'---10111-1-----0-------1-- and 26'---10101-1-----0-------1-- from group (2 2 16'0100000001000000).
  Merging pattern 26'---101-1-0-----0-------1-- and 26'---101-1-1-----0-------1-- from group (2 2 16'0100000001000000).
  Merging pattern 26'---101-1-1-----0-------1-- and 26'---101-1-0-----0-------1-- from group (2 2 16'0100000001000000).
  Merging pattern 26'-001-10101---0-----000-0-- and 26'-001-10111---0-----000-0-- from group (2 3 16'0100000000010000).
  Merging pattern 26'-001-01101---0-----000-0-- and 26'-001-01111---0-----000-0-- from group (2 3 16'0100000000010000).
  Merging pattern 26'-001-11101---0-----000-0-- and 26'-001-11111---0-----000-0-- from group (2 3 16'0100000000010000).
  Merging pattern 26'-001-10111---0-----000-0-- and 26'-001-10101---0-----000-0-- from group (2 3 16'0100000000010000).
  Merging pattern 26'-001-01111---0-----000-0-- and 26'-001-01101---0-----000-0-- from group (2 3 16'0100000000010000).
  Merging pattern 26'-001-11111---0-----000-0-- and 26'-001-11101---0-----000-0-- from group (2 3 16'0100000000010000).
  Merging pattern 26'-1-1-10101---------------- and 26'-1-1-10111---------------- from group (2 3 16'0100000000010000).
  Merging pattern 26'-1-1-01101---------------- and 26'-1-1-01111---------------- from group (2 3 16'0100000000010000).
  Merging pattern 26'-1-1-11101---------------- and 26'-1-1-11111---------------- from group (2 3 16'0100000000010000).
  Merging pattern 26'-1-1-10111---------------- and 26'-1-1-10101---------------- from group (2 3 16'0100000000010000).
  Merging pattern 26'-1-1-01111---------------- and 26'-1-1-01101---------------- from group (2 3 16'0100000000010000).
  Merging pattern 26'-1-1-11111---------------- and 26'-1-1-11101---------------- from group (2 3 16'0100000000010000).
  Merging pattern 26'-001-101-1---0-----000-0-- and 26'-001-111-1---0-----000-0-- from group (2 3 16'0100000000010000).
  Merging pattern 26'-001-111-1---0-----000-0-- and 26'-001-101-1---0-----000-0-- from group (2 3 16'0100000000010000).
  Merging pattern 26'-1-1-101-1---------------- and 26'-1-1-111-1---------------- from group (2 3 16'0100000000010000).
  Merging pattern 26'-1-1-111-1---------------- and 26'-1-1-101-1---------------- from group (2 3 16'0100000000010000).
  Merging pattern 26'-001-1-1-0---0-----000-0-- and 26'-001-1-1-1---0-----000-0-- from group (2 3 16'0100000000010000).
  Merging pattern 26'-001-1-1-1---0-----000-0-- and 26'-001-1-1-0---0-----000-0-- from group (2 3 16'0100000000010000).
  Merging pattern 26'-1-1-1-1-0---------------- and 26'-1-1-1-1-1---------------- from group (2 3 16'0100000000010000).
  Merging pattern 26'-1-1-1-1-1---------------- and 26'-1-1-1-1-0---------------- from group (2 3 16'0100000000010000).
  Merging pattern 26'-001-10101---0-----1-0---- and 26'-001-10111---0-----1-0---- from group (2 4 16'0100000000001000).
  Merging pattern 26'-001-01101---0-----1-0---- and 26'-001-01111---0-----1-0---- from group (2 4 16'0100000000001000).
  Merging pattern 26'-001-11101---0-----1-0---- and 26'-001-11111---0-----1-0---- from group (2 4 16'0100000000001000).
  Merging pattern 26'-001-10111---0-----1-0---- and 26'-001-10101---0-----1-0---- from group (2 4 16'0100000000001000).
  Merging pattern 26'-001-01111---0-----1-0---- and 26'-001-01101---0-----1-0---- from group (2 4 16'0100000000001000).
  Merging pattern 26'-001-11111---0-----1-0---- and 26'-001-11101---0-----1-0---- from group (2 4 16'0100000000001000).
  Merging pattern 26'---1-10101-----------1---- and 26'---1-10111-----------1---- from group (2 4 16'0100000000001000).
  Merging pattern 26'---1-01101-----------1---- and 26'---1-01111-----------1---- from group (2 4 16'0100000000001000).
  Merging pattern 26'---1-11101-----------1---- and 26'---1-11111-----------1---- from group (2 4 16'0100000000001000).
  Merging pattern 26'---1-10111-----------1---- and 26'---1-10101-----------1---- from group (2 4 16'0100000000001000).
  Merging pattern 26'---1-01111-----------1---- and 26'---1-01101-----------1---- from group (2 4 16'0100000000001000).
  Merging pattern 26'---1-11111-----------1---- and 26'---1-11101-----------1---- from group (2 4 16'0100000000001000).
  Merging pattern 26'-001-101-1---0-----1-0---- and 26'-001-111-1---0-----1-0---- from group (2 4 16'0100000000001000).
  Merging pattern 26'-001-111-1---0-----1-0---- and 26'-001-101-1---0-----1-0---- from group (2 4 16'0100000000001000).
  Merging pattern 26'---1-101-1-----------1---- and 26'---1-111-1-----------1---- from group (2 4 16'0100000000001000).
  Merging pattern 26'---1-111-1-----------1---- and 26'---1-101-1-----------1---- from group (2 4 16'0100000000001000).
  Merging pattern 26'-001-1-1-0---0-----1-0---- and 26'-001-1-1-1---0-----1-0---- from group (2 4 16'0100000000001000).
  Merging pattern 26'-001-1-1-1---0-----1-0---- and 26'-001-1-1-0---0-----1-0---- from group (2 4 16'0100000000001000).
  Merging pattern 26'---1-1-1-0-----------1---- and 26'---1-1-1-1-----------1---- from group (2 4 16'0100000000001000).
  Merging pattern 26'---1-1-1-1-----------1---- and 26'---1-1-1-0-----------1---- from group (2 4 16'0100000000001000).
  Merging pattern 26'-001-10101---0------10---- and 26'-001-10111---0------10---- from group (2 5 16'0100000000000100).
  Merging pattern 26'-001-01101---0------10---- and 26'-001-01111---0------10---- from group (2 5 16'0100000000000100).
  Merging pattern 26'-001-11101---0------10---- and 26'-001-11111---0------10---- from group (2 5 16'0100000000000100).
  Merging pattern 26'-001-10111---0------10---- and 26'-001-10101---0------10---- from group (2 5 16'0100000000000100).
  Merging pattern 26'-001-01111---0------10---- and 26'-001-01101---0------10---- from group (2 5 16'0100000000000100).
  Merging pattern 26'-001-11111---0------10---- and 26'-001-11101---0------10---- from group (2 5 16'0100000000000100).
  Merging pattern 26'-001-101-1---0------10---- and 26'-001-111-1---0------10---- from group (2 5 16'0100000000000100).
  Merging pattern 26'-001-111-1---0------10---- and 26'-001-101-1---0------10---- from group (2 5 16'0100000000000100).
  Merging pattern 26'-001-1-1-0---0------10---- and 26'-001-1-1-1---0------10---- from group (2 5 16'0100000000000100).
  Merging pattern 26'-001-1-1-1---0------10---- and 26'-001-1-1-0---0------10---- from group (2 5 16'0100000000000100).
  Merging pattern 26'---1-10101---1------------ and 26'---1-10111---1------------ from group (2 6 16'0100000000000010).
  Merging pattern 26'---1-01101---1------------ and 26'---1-01111---1------------ from group (2 6 16'0100000000000010).
  Merging pattern 26'---1-11101---1------------ and 26'---1-11111---1------------ from group (2 6 16'0100000000000010).
  Merging pattern 26'---1-10111---1------------ and 26'---1-10101---1------------ from group (2 6 16'0100000000000010).
  Merging pattern 26'---1-01111---1------------ and 26'---1-01101---1------------ from group (2 6 16'0100000000000010).
  Merging pattern 26'---1-11111---1------------ and 26'---1-11101---1------------ from group (2 6 16'0100000000000010).
  Merging pattern 26'---1-101-1---1------------ and 26'---1-111-1---1------------ from group (2 6 16'0100000000000010).
  Merging pattern 26'---1-111-1---1------------ and 26'---1-101-1---1------------ from group (2 6 16'0100000000000010).
  Merging pattern 26'---1-1-1-0---1------------ and 26'---1-1-1-1---1------------ from group (2 6 16'0100000000000010).
  Merging pattern 26'---1-1-1-1---1------------ and 26'---1-1-1-0---1------------ from group (2 6 16'0100000000000010).
  Merging pattern 26'---1-10101--------1------1 and 26'---1-10111--------1------1 from group (3 1 16'0001000010000000).
  Merging pattern 26'---1-01101--------1------1 and 26'---1-01111--------1------1 from group (3 1 16'0001000010000000).
  Merging pattern 26'---1-11101--------1------1 and 26'---1-11111--------1------1 from group (3 1 16'0001000010000000).
  Merging pattern 26'---1-10111--------1------1 and 26'---1-10101--------1------1 from group (3 1 16'0001000010000000).
  Merging pattern 26'---1-01111--------1------1 and 26'---1-01101--------1------1 from group (3 1 16'0001000010000000).
  Merging pattern 26'---1-11111--------1------1 and 26'---1-11101--------1------1 from group (3 1 16'0001000010000000).
  Merging pattern 26'---1-10101--------0------- and 26'---1-10111--------0------- from group (3 1 16'0001000010000000).
  Merging pattern 26'---1-01101--------0------- and 26'---1-01111--------0------- from group (3 1 16'0001000010000000).
  Merging pattern 26'---1-11101--------0------- and 26'---1-11111--------0------- from group (3 1 16'0001000010000000).
  Merging pattern 26'---1-10111--------0------- and 26'---1-10101--------0------- from group (3 1 16'0001000010000000).
  Merging pattern 26'---1-01111--------0------- and 26'---1-01101--------0------- from group (3 1 16'0001000010000000).
  Merging pattern 26'---1-11111--------0------- and 26'---1-11101--------0------- from group (3 1 16'0001000010000000).
  Merging pattern 26'---0-10101---------------- and 26'---0-10111---------------- from group (3 1 16'0001000010000000).
  Merging pattern 26'---0-01101---------------- and 26'---0-01111---------------- from group (3 1 16'0001000010000000).
  Merging pattern 26'---0-11101---------------- and 26'---0-11111---------------- from group (3 1 16'0001000010000000).
  Merging pattern 26'---0-10111---------------- and 26'---0-10101---------------- from group (3 1 16'0001000010000000).
  Merging pattern 26'---0-01111---------------- and 26'---0-01101---------------- from group (3 1 16'0001000010000000).
  Merging pattern 26'---0-11111---------------- and 26'---0-11101---------------- from group (3 1 16'0001000010000000).
  Merging pattern 26'---1-101-1--------1------1 and 26'---1-111-1--------1------1 from group (3 1 16'0001000010000000).
  Merging pattern 26'---1-111-1--------1------1 and 26'---1-101-1--------1------1 from group (3 1 16'0001000010000000).
  Merging pattern 26'---1-101-1--------0------- and 26'---1-111-1--------0------- from group (3 1 16'0001000010000000).
  Merging pattern 26'---1-111-1--------0------- and 26'---1-101-1--------0------- from group (3 1 16'0001000010000000).
  Merging pattern 26'---0-101-1---------------- and 26'---0-111-1---------------- from group (3 1 16'0001000010000000).
  Merging pattern 26'---0-111-1---------------- and 26'---0-101-1---------------- from group (3 1 16'0001000010000000).
  Merging pattern 26'---1-1-1-0--------1------1 and 26'---1-1-1-1--------1------1 from group (3 1 16'0001000010000000).
  Merging pattern 26'---1-1-1-1--------1------1 and 26'---1-1-1-0--------1------1 from group (3 1 16'0001000010000000).
  Merging pattern 26'---1-1-1-0--------0------- and 26'---1-1-1-1--------0------- from group (3 1 16'0001000010000000).
  Merging pattern 26'---1-1-1-1--------0------- and 26'---1-1-1-0--------0------- from group (3 1 16'0001000010000000).
  Merging pattern 26'---0-1-1-0---------------- and 26'---0-1-1-1---------------- from group (3 1 16'0001000010000000).
  Merging pattern 26'---0-1-1-1---------------- and 26'---0-1-1-0---------------- from group (3 1 16'0001000010000000).
  Merging pattern 26'---1-10101--------1------0 and 26'---1-10111--------1------0 from group (3 3 16'0001000000010000).
  Merging pattern 26'---1-01101--------1------0 and 26'---1-01111--------1------0 from group (3 3 16'0001000000010000).
  Merging pattern 26'---1-11101--------1------0 and 26'---1-11111--------1------0 from group (3 3 16'0001000000010000).
  Merging pattern 26'---1-10111--------1------0 and 26'---1-10101--------1------0 from group (3 3 16'0001000000010000).
  Merging pattern 26'---1-01111--------1------0 and 26'---1-01101--------1------0 from group (3 3 16'0001000000010000).
  Merging pattern 26'---1-11111--------1------0 and 26'---1-11101--------1------0 from group (3 3 16'0001000000010000).
  Merging pattern 26'---1-101-1--------1------0 and 26'---1-111-1--------1------0 from group (3 3 16'0001000000010000).
  Merging pattern 26'---1-111-1--------1------0 and 26'---1-101-1--------1------0 from group (3 3 16'0001000000010000).
  Merging pattern 26'---1-1-1-0--------1------0 and 26'---1-1-1-1--------1------0 from group (3 3 16'0001000000010000).
  Merging pattern 26'---1-1-1-1--------1------0 and 26'---1-1-1-0--------1------0 from group (3 3 16'0001000000010000).
  Merging pattern 26'---1-10101--1------------- and 26'---1-10111--1------------- from group (4 1 16'0000100010000000).
  Merging pattern 26'---1-01101--1------------- and 26'---1-01111--1------------- from group (4 1 16'0000100010000000).
  Merging pattern 26'---1-11101--1------------- and 26'---1-11111--1------------- from group (4 1 16'0000100010000000).
  Merging pattern 26'---1-10111--1------------- and 26'---1-10101--1------------- from group (4 1 16'0000100010000000).
  Merging pattern 26'---1-01111--1------------- and 26'---1-01101--1------------- from group (4 1 16'0000100010000000).
  Merging pattern 26'---1-11111--1------------- and 26'---1-11101--1------------- from group (4 1 16'0000100010000000).
  Merging pattern 26'---0-10101---------------- and 26'---0-10111---------------- from group (4 1 16'0000100010000000).
  Merging pattern 26'---0-01101---------------- and 26'---0-01111---------------- from group (4 1 16'0000100010000000).
  Merging pattern 26'---0-11101---------------- and 26'---0-11111---------------- from group (4 1 16'0000100010000000).
  Merging pattern 26'---0-10111---------------- and 26'---0-10101---------------- from group (4 1 16'0000100010000000).
  Merging pattern 26'---0-01111---------------- and 26'---0-01101---------------- from group (4 1 16'0000100010000000).
  Merging pattern 26'---0-11111---------------- and 26'---0-11101---------------- from group (4 1 16'0000100010000000).
  Merging pattern 26'---1-101-1--1------------- and 26'---1-111-1--1------------- from group (4 1 16'0000100010000000).
  Merging pattern 26'---1-111-1--1------------- and 26'---1-101-1--1------------- from group (4 1 16'0000100010000000).
  Merging pattern 26'---0-101-1---------------- and 26'---0-111-1---------------- from group (4 1 16'0000100010000000).
  Merging pattern 26'---0-111-1---------------- and 26'---0-101-1---------------- from group (4 1 16'0000100010000000).
  Merging pattern 26'---1-1-1-0--1------------- and 26'---1-1-1-1--1------------- from group (4 1 16'0000100010000000).
  Merging pattern 26'---1-1-1-1--1------------- and 26'---1-1-1-0--1------------- from group (4 1 16'0000100010000000).
  Merging pattern 26'---0-1-1-0---------------- and 26'---0-1-1-1---------------- from group (4 1 16'0000100010000000).
  Merging pattern 26'---0-1-1-1---------------- and 26'---0-1-1-0---------------- from group (4 1 16'0000100010000000).
  Merging pattern 26'---1-10101--0------------- and 26'---1-10111--0------------- from group (4 4 16'0000100000001000).
  Merging pattern 26'---1-01101--0------------- and 26'---1-01111--0------------- from group (4 4 16'0000100000001000).
  Merging pattern 26'---1-11101--0------------- and 26'---1-11111--0------------- from group (4 4 16'0000100000001000).
  Merging pattern 26'---1-10111--0------------- and 26'---1-10101--0------------- from group (4 4 16'0000100000001000).
  Merging pattern 26'---1-01111--0------------- and 26'---1-01101--0------------- from group (4 4 16'0000100000001000).
  Merging pattern 26'---1-11111--0------------- and 26'---1-11101--0------------- from group (4 4 16'0000100000001000).
  Merging pattern 26'---1-101-1--0------------- and 26'---1-111-1--0------------- from group (4 4 16'0000100000001000).
  Merging pattern 26'---1-111-1--0------------- and 26'---1-101-1--0------------- from group (4 4 16'0000100000001000).
  Merging pattern 26'---1-1-1-0--0------------- and 26'---1-1-1-1--0------------- from group (4 4 16'0000100000001000).
  Merging pattern 26'---1-1-1-1--0------------- and 26'---1-1-1-0--0------------- from group (4 4 16'0000100000001000).
  Merging pattern 26'---1-1010111-------------- and 26'---1-1011111-------------- from group (5 1 16'0000010010000000).
  Merging pattern 26'---1-0110111-------------- and 26'---1-0111111-------------- from group (5 1 16'0000010010000000).
  Merging pattern 26'---1-1110111-------------- and 26'---1-1111111-------------- from group (5 1 16'0000010010000000).
  Merging pattern 26'---1-1011111-------------- and 26'---1-1010111-------------- from group (5 1 16'0000010010000000).
  Merging pattern 26'---1-0111111-------------- and 26'---1-0110111-------------- from group (5 1 16'0000010010000000).
  Merging pattern 26'---1-1111111-------------- and 26'---1-1110111-------------- from group (5 1 16'0000010010000000).
  Merging pattern 26'---0-10101---------------- and 26'---0-10111---------------- from group (5 1 16'0000010010000000).
  Merging pattern 26'---0-01101---------------- and 26'---0-01111---------------- from group (5 1 16'0000010010000000).
  Merging pattern 26'---0-11101---------------- and 26'---0-11111---------------- from group (5 1 16'0000010010000000).
  Merging pattern 26'---0-10111---------------- and 26'---0-10101---------------- from group (5 1 16'0000010010000000).
  Merging pattern 26'---0-01111---------------- and 26'---0-01101---------------- from group (5 1 16'0000010010000000).
  Merging pattern 26'---0-11111---------------- and 26'---0-11101---------------- from group (5 1 16'0000010010000000).
  Merging pattern 26'---1-101-111-------------- and 26'---1-111-111-------------- from group (5 1 16'0000010010000000).
  Merging pattern 26'---1-111-111-------------- and 26'---1-101-111-------------- from group (5 1 16'0000010010000000).
  Merging pattern 26'---0-101-1---------------- and 26'---0-111-1---------------- from group (5 1 16'0000010010000000).
  Merging pattern 26'---0-111-1---------------- and 26'---0-101-1---------------- from group (5 1 16'0000010010000000).
  Merging pattern 26'---1-1-1-011-------------- and 26'---1-1-1-111-------------- from group (5 1 16'0000010010000000).
  Merging pattern 26'---1-1-1-111-------------- and 26'---1-1-1-011-------------- from group (5 1 16'0000010010000000).
  Merging pattern 26'---0-1-1-0---------------- and 26'---0-1-1-1---------------- from group (5 1 16'0000010010000000).
  Merging pattern 26'---0-1-1-1---------------- and 26'---0-1-1-0---------------- from group (5 1 16'0000010010000000).
  Merging pattern 26'---1-10101-0-------------- and 26'---1-10111-0-------------- from group (5 5 16'0000010000000100).
  Merging pattern 26'---1-01101-0-------------- and 26'---1-01111-0-------------- from group (5 5 16'0000010000000100).
  Merging pattern 26'---1-11101-0-------------- and 26'---1-11111-0-------------- from group (5 5 16'0000010000000100).
  Merging pattern 26'---1-10111-0-------------- and 26'---1-10101-0-------------- from group (5 5 16'0000010000000100).
  Merging pattern 26'---1-01111-0-------------- and 26'---1-01101-0-------------- from group (5 5 16'0000010000000100).
  Merging pattern 26'---1-11111-0-------------- and 26'---1-11101-0-------------- from group (5 5 16'0000010000000100).
  Merging pattern 26'---1-1010101-------------- and 26'---1-1011101-------------- from group (5 5 16'0000010000000100).
  Merging pattern 26'---1-0110101-------------- and 26'---1-0111101-------------- from group (5 5 16'0000010000000100).
  Merging pattern 26'---1-1110101-------------- and 26'---1-1111101-------------- from group (5 5 16'0000010000000100).
  Merging pattern 26'---1-1011101-------------- and 26'---1-1010101-------------- from group (5 5 16'0000010000000100).
  Merging pattern 26'---1-0111101-------------- and 26'---1-0110101-------------- from group (5 5 16'0000010000000100).
  Merging pattern 26'---1-1111101-------------- and 26'---1-1110101-------------- from group (5 5 16'0000010000000100).
  Merging pattern 26'---1-101-1-0-------------- and 26'---1-111-1-0-------------- from group (5 5 16'0000010000000100).
  Merging pattern 26'---1-111-1-0-------------- and 26'---1-101-1-0-------------- from group (5 5 16'0000010000000100).
  Merging pattern 26'---1-101-101-------------- and 26'---1-111-101-------------- from group (5 5 16'0000010000000100).
  Merging pattern 26'---1-111-101-------------- and 26'---1-101-101-------------- from group (5 5 16'0000010000000100).
  Merging pattern 26'---1-1-1-0-0-------------- and 26'---1-1-1-1-0-------------- from group (5 5 16'0000010000000100).
  Merging pattern 26'---1-1-1-1-0-------------- and 26'---1-1-1-0-0-------------- from group (5 5 16'0000010000000100).
  Merging pattern 26'---1-1-1-001-------------- and 26'---1-1-1-101-------------- from group (5 5 16'0000010000000100).
  Merging pattern 26'---1-1-1-101-------------- and 26'---1-1-1-001-------------- from group (5 5 16'0000010000000100).
  Merging pattern 26'---1-1010111-------------- and 26'---1-1011111-------------- from group (6 1 16'0000001010000000).
  Merging pattern 26'---1-0110111-------------- and 26'---1-0111111-------------- from group (6 1 16'0000001010000000).
  Merging pattern 26'---1-1110111-------------- and 26'---1-1111111-------------- from group (6 1 16'0000001010000000).
  Merging pattern 26'---1-1011111-------------- and 26'---1-1010111-------------- from group (6 1 16'0000001010000000).
  Merging pattern 26'---1-0111111-------------- and 26'---1-0110111-------------- from group (6 1 16'0000001010000000).
  Merging pattern 26'---1-1111111-------------- and 26'---1-1110111-------------- from group (6 1 16'0000001010000000).
  Merging pattern 26'---0-10101---------------- and 26'---0-10111---------------- from group (6 1 16'0000001010000000).
  Merging pattern 26'---0-01101---------------- and 26'---0-01111---------------- from group (6 1 16'0000001010000000).
  Merging pattern 26'---0-11101---------------- and 26'---0-11111---------------- from group (6 1 16'0000001010000000).
  Merging pattern 26'---0-10111---------------- and 26'---0-10101---------------- from group (6 1 16'0000001010000000).
  Merging pattern 26'---0-01111---------------- and 26'---0-01101---------------- from group (6 1 16'0000001010000000).
  Merging pattern 26'---0-11111---------------- and 26'---0-11101---------------- from group (6 1 16'0000001010000000).
  Merging pattern 26'---1-101-111-------------- and 26'---1-111-111-------------- from group (6 1 16'0000001010000000).
  Merging pattern 26'---1-111-111-------------- and 26'---1-101-111-------------- from group (6 1 16'0000001010000000).
  Merging pattern 26'---0-101-1---------------- and 26'---0-111-1---------------- from group (6 1 16'0000001010000000).
  Merging pattern 26'---0-111-1---------------- and 26'---0-101-1---------------- from group (6 1 16'0000001010000000).
  Merging pattern 26'---1-1-1-011-------------- and 26'---1-1-1-111-------------- from group (6 1 16'0000001010000000).
  Merging pattern 26'---1-1-1-111-------------- and 26'---1-1-1-011-------------- from group (6 1 16'0000001010000000).
  Merging pattern 26'---0-1-1-0---------------- and 26'---0-1-1-1---------------- from group (6 1 16'0000001010000000).
  Merging pattern 26'---0-1-1-1---------------- and 26'---0-1-1-0---------------- from group (6 1 16'0000001010000000).
  Merging pattern 26'---1-10101-0-------------- and 26'---1-10111-0-------------- from group (6 6 16'0000001000000010).
  Merging pattern 26'---1-01101-0-------------- and 26'---1-01111-0-------------- from group (6 6 16'0000001000000010).
  Merging pattern 26'---1-11101-0-------------- and 26'---1-11111-0-------------- from group (6 6 16'0000001000000010).
  Merging pattern 26'---1-10111-0-------------- and 26'---1-10101-0-------------- from group (6 6 16'0000001000000010).
  Merging pattern 26'---1-01111-0-------------- and 26'---1-01101-0-------------- from group (6 6 16'0000001000000010).
  Merging pattern 26'---1-11111-0-------------- and 26'---1-11101-0-------------- from group (6 6 16'0000001000000010).
  Merging pattern 26'---1-1010101-------------- and 26'---1-1011101-------------- from group (6 6 16'0000001000000010).
  Merging pattern 26'---1-0110101-------------- and 26'---1-0111101-------------- from group (6 6 16'0000001000000010).
  Merging pattern 26'---1-1110101-------------- and 26'---1-1111101-------------- from group (6 6 16'0000001000000010).
  Merging pattern 26'---1-1011101-------------- and 26'---1-1010101-------------- from group (6 6 16'0000001000000010).
  Merging pattern 26'---1-0111101-------------- and 26'---1-0110101-------------- from group (6 6 16'0000001000000010).
  Merging pattern 26'---1-1111101-------------- and 26'---1-1110101-------------- from group (6 6 16'0000001000000010).
  Merging pattern 26'---1-101-1-0-------------- and 26'---1-111-1-0-------------- from group (6 6 16'0000001000000010).
  Merging pattern 26'---1-111-1-0-------------- and 26'---1-101-1-0-------------- from group (6 6 16'0000001000000010).
  Merging pattern 26'---1-101-101-------------- and 26'---1-111-101-------------- from group (6 6 16'0000001000000010).
  Merging pattern 26'---1-111-101-------------- and 26'---1-101-101-------------- from group (6 6 16'0000001000000010).
  Merging pattern 26'---1-1-1-0-0-------------- and 26'---1-1-1-1-0-------------- from group (6 6 16'0000001000000010).
  Merging pattern 26'---1-1-1-1-0-------------- and 26'---1-1-1-0-0-------------- from group (6 6 16'0000001000000010).
  Merging pattern 26'---1-1-1-001-------------- and 26'---1-1-1-101-------------- from group (6 6 16'0000001000000010).
  Merging pattern 26'---1-1-1-101-------------- and 26'---1-1-1-001-------------- from group (6 6 16'0000001000000010).
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$5426.

7.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..
Removed 78 unused cells and 78 unused wires.
<suppressed ~79 debug messages>

7.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\soc.cpu.cpu_state$5441' from module `\pico_ice'.
  Removing unused output signal $flatten\soc.\cpu.$0\cpu_state[7:0] [0].
  Removing unused output signal $flatten\soc.\cpu.$0\cpu_state[7:0] [1].
  Removing unused output signal $flatten\soc.\cpu.$0\cpu_state[7:0] [2].
  Removing unused output signal $flatten\soc.\cpu.$0\cpu_state[7:0] [3].
  Removing unused output signal $flatten\soc.\cpu.$0\cpu_state[7:0] [4].
  Removing unused output signal $flatten\soc.\cpu.$0\cpu_state[7:0] [5].
  Removing unused output signal $flatten\soc.\cpu.$0\cpu_state[7:0] [6].
  Removing unused output signal $flatten\soc.\cpu.$0\cpu_state[7:0] [7].
Optimizing FSM `$fsm$\soc.cpu.mem_wordsize$5451' from module `\pico_ice'.
  Removing unused output signal $flatten\soc.\cpu.$0\mem_wordsize[1:0] [0].
  Removing unused output signal $flatten\soc.\cpu.$0\mem_wordsize[1:0] [1].
Optimizing FSM `$fsm$\soc.spimemio.state$5456' from module `\pico_ice'.
  Removing unused output signal $flatten\soc.\spimemio.$0\state[3:0] [0].
  Removing unused output signal $flatten\soc.\spimemio.$0\state[3:0] [1].
  Removing unused output signal $flatten\soc.\spimemio.$0\state[3:0] [2].
  Removing unused output signal $flatten\soc.\spimemio.$0\state[3:0] [3].

7.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\soc.cpu.cpu_state$5441' from module `\pico_ice' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  10000000 -> ------1
  01000000 -> -----1-
  00100000 -> ----1--
  00001000 -> ---1---
  00000100 -> --1----
  00000010 -> -1-----
  00000001 -> 1------
Recoding FSM `$fsm$\soc.cpu.mem_wordsize$5451' from module `\pico_ice' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\soc.spimemio.state$5456' from module `\pico_ice' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ------------1
  1000 -> -----------1-
  0100 -> ----------1--
  1100 -> ---------1---
  0010 -> --------1----
  1010 -> -------1-----
  0110 -> ------1------
  0001 -> -----1-------
  1001 -> ----1--------
  0101 -> ---1---------
  0011 -> --1----------
  1011 -> -1-----------
  0111 -> 1------------

7.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\soc.cpu.cpu_state$5441' from module `pico_ice':
-------------------------------------

  Information on FSM $fsm$\soc.cpu.cpu_state$5441 (\soc.cpu.cpu_state):

  Number of input signals:   25
  Number of output signals:   8
  Number of state bits:       7

  Input signals:
    0: \soc.cpu.mem_done
    1: \soc.cpu.instr_jal
    2: \soc.cpu.instr_trap
    3: \soc.cpu.decoder_trigger
    4: \soc.cpu.is_slli_srli_srai
    5: \soc.cpu.is_sb_sh_sw
    6: \soc.cpu.is_sll_srl_sra
    7: \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
    8: $flatten\soc.\cpu.$logic_and$../picorv32.v:1538$1063_Y
    9: $flatten\soc.\cpu.$logic_and$../picorv32.v:1548$1071_Y
   10: $flatten\soc.\cpu.$logic_and$../picorv32.v:1605$1084_Y
   11: $flatten\soc.\cpu.$logic_and$../picorv32.v:1608$1088_Y
   12: $flatten\soc.\cpu.$logic_and$../picorv32.v:1696$1102_Y
   13: $flatten\soc.\cpu.$eq$../picorv32.v:1831$1130_Y
   14: $flatten\soc.\cpu.$logic_or$../picorv32.v:1857$1148_Y
   15: $flatten\soc.\cpu.$logic_and$../picorv32.v:1872$1152_Y
   16: $flatten\soc.\cpu.$logic_and$../picorv32.v:1922$1167_Y
   17: $flatten\soc.\cpu.$logic_and$../picorv32.v:1923$1170_Y
   18: $flatten\soc.\cpu.$logic_and$../picorv32.v:1925$1174_Y
   19: $flatten\soc.\cpu.$logic_and$../picorv32.v:1930$1177_Y
   20: $flatten\soc.\cpu.$logic_and$../picorv32.v:1938$1184_Y
   21: \soc.cpu.genblk1.pcpi_mul.active [1]
   22: \soc.cpu.genblk1.pcpi_mul.resetn
   23: $auto$opt_reduce.cc:134:opt_pmux$5340
   24: $auto$opt_reduce.cc:134:opt_pmux$5342

  Output signals:
    0: $flatten\soc.\cpu.$eq$../picorv32.v:1313$989_Y
    1: $flatten\soc.\cpu.$procmux$1809_CMP
    2: $flatten\soc.\cpu.$procmux$1810_CMP
    3: $flatten\soc.\cpu.$procmux$1811_CMP
    4: $flatten\soc.\cpu.$procmux$1812_CMP
    5: $flatten\soc.\cpu.$procmux$1813_CMP
    6: $flatten\soc.\cpu.$procmux$1814_CMP
    7: $flatten\soc.\cpu.$procmux$1816_CMP

  State encoding:
    0:  7'------1
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 25'--1-0---0----------------   ->     0 8'10000000
      1:     0 25'--1-00-01----------------   ->     0 8'10000000
      2:     0 25'----00011----------------   ->     0 8'10000000
      3:     0 25'--1-00111----------------   ->     0 8'10000000
      4:     0 25'----010-1----------------   ->     0 8'10000000
      5:     0 25'--1-011-1----------------   ->     0 8'10000000
      6:     0 25'----1-0------------------   ->     0 8'10000000
      7:     0 25'--1-1-1------------------   ->     0 8'10000000
      8:     0 25'--0-0---0----------------   ->     1 8'10000000
      9:     0 25'--0-00-01----------------   ->     1 8'10000000
     10:     0 25'--0-00111----------------   ->     1 8'10000000
     11:     0 25'--0-011-1----------------   ->     1 8'10000000
     12:     0 25'--0-1-1------------------   ->     1 8'10000000
     13:     1 25'----00011----------------   ->     0 8'00000001
     14:     1 25'----010-1----------------   ->     0 8'00000001
     15:     1 25'----1-0------------------   ->     0 8'00000001
     16:     1 25'--1-0---0------00----1-1-   ->     1 8'00000001
     17:     1 25'--1-00-01------00----1-1-   ->     1 8'00000001
     18:     1 25'--1-00111------00----1-1-   ->     1 8'00000001
     19:     1 25'--1-011-1------00----1-1-   ->     1 8'00000001
     20:     1 25'--1-1-1--------00----1-1-   ->     1 8'00000001
     21:     1 25'--1-0---0------00----0---   ->     1 8'00000001
     22:     1 25'--1-00-01------00----0---   ->     1 8'00000001
     23:     1 25'--1-00111------00----0---   ->     1 8'00000001
     24:     1 25'--1-011-1------00----0---   ->     1 8'00000001
     25:     1 25'--1-1-1--------00----0---   ->     1 8'00000001
     26:     1 25'--1-0---0------10--------   ->     1 8'00000001
     27:     1 25'--1-00-01------10--------   ->     1 8'00000001
     28:     1 25'--1-00111------10--------   ->     1 8'00000001
     29:     1 25'--1-011-1------10--------   ->     1 8'00000001
     30:     1 25'--1-1-1--------10--------   ->     1 8'00000001
     31:     1 25'--1-0---0-------1--------   ->     1 8'00000001
     32:     1 25'--1-00-01-------1--------   ->     1 8'00000001
     33:     1 25'--1-00111-------1--------   ->     1 8'00000001
     34:     1 25'--1-011-1-------1--------   ->     1 8'00000001
     35:     1 25'--1-1-1---------1--------   ->     1 8'00000001
     36:     1 25'--0-0---0----------------   ->     1 8'00000001
     37:     1 25'--0-00-01----------------   ->     1 8'00000001
     38:     1 25'--0-00111----------------   ->     1 8'00000001
     39:     1 25'--0-011-1----------------   ->     1 8'00000001
     40:     1 25'--0-1-1------------------   ->     1 8'00000001
     41:     1 25'--1-0---0------00----1-0-   ->     2 8'00000001
     42:     1 25'--1-00-01------00----1-0-   ->     2 8'00000001
     43:     1 25'--1-00111------00----1-0-   ->     2 8'00000001
     44:     1 25'--1-011-1------00----1-0-   ->     2 8'00000001
     45:     1 25'--1-1-1--------00----1-0-   ->     2 8'00000001
     46:     2 25'--100---0----01-------1--   ->     0 8'01000000
     47:     2 25'--1000-01----01-------1--   ->     0 8'01000000
     48:     2 25'--1000111----01-------1--   ->     0 8'01000000
     49:     2 25'--10011-1----01-------1--   ->     0 8'01000000
     50:     2 25'--101-1------01-------1--   ->     0 8'01000000
     51:     2 25'----00011----------------   ->     0 8'01000000
     52:     2 25'----010-1----------------   ->     0 8'01000000
     53:     2 25'----1-0------------------   ->     0 8'01000000
     54:     2 25'--100---0----11-------1--   ->     1 8'01000000
     55:     2 25'--1000-01----11-------1--   ->     1 8'01000000
     56:     2 25'--1000111----11-------1--   ->     1 8'01000000
     57:     2 25'--10011-1----11-------1--   ->     1 8'01000000
     58:     2 25'--101-1------11-------1--   ->     1 8'01000000
     59:     2 25'--110---0-------------1--   ->     1 8'01000000
     60:     2 25'--1100-01-------------1--   ->     1 8'01000000
     61:     2 25'--1100111-------------1--   ->     1 8'01000000
     62:     2 25'--11011-1-------------1--   ->     1 8'01000000
     63:     2 25'--111-1---------------1--   ->     1 8'01000000
     64:     2 25'--0-0---0----------------   ->     1 8'01000000
     65:     2 25'-11-0---0----------------   ->     1 8'01000000
     66:     2 25'--0-00-01----------------   ->     1 8'01000000
     67:     2 25'-11-00-01----------------   ->     1 8'01000000
     68:     2 25'--0-00111----------------   ->     1 8'01000000
     69:     2 25'-11-00111----------------   ->     1 8'01000000
     70:     2 25'--0-011-1----------------   ->     1 8'01000000
     71:     2 25'-11-011-1----------------   ->     1 8'01000000
     72:     2 25'--0-1-1------------------   ->     1 8'01000000
     73:     2 25'-11-1-1------------------   ->     1 8'01000000
     74:     2 25'--100---0-----0-------1--   ->     2 8'01000000
     75:     2 25'--1000-01-----0-------1--   ->     2 8'01000000
     76:     2 25'--1000111-----0-------1--   ->     2 8'01000000
     77:     2 25'--10011-1-----0-------1--   ->     2 8'01000000
     78:     2 25'--101-1-------0-------1--   ->     2 8'01000000
     79:     2 25'001-0---0---0-----000-0--   ->     3 8'01000000
     80:     2 25'001-00-01---0-----000-0--   ->     3 8'01000000
     81:     2 25'001-00111---0-----000-0--   ->     3 8'01000000
     82:     2 25'001-011-1---0-----000-0--   ->     3 8'01000000
     83:     2 25'001-1-1-----0-----000-0--   ->     3 8'01000000
     84:     2 25'1-1-0---0----------------   ->     3 8'01000000
     85:     2 25'1-1-00-01----------------   ->     3 8'01000000
     86:     2 25'1-1-00111----------------   ->     3 8'01000000
     87:     2 25'1-1-011-1----------------   ->     3 8'01000000
     88:     2 25'1-1-1-1------------------   ->     3 8'01000000
     89:     2 25'001-0---0---0-----1-0----   ->     4 8'01000000
     90:     2 25'001-00-01---0-----1-0----   ->     4 8'01000000
     91:     2 25'001-00111---0-----1-0----   ->     4 8'01000000
     92:     2 25'001-011-1---0-----1-0----   ->     4 8'01000000
     93:     2 25'001-1-1-----0-----1-0----   ->     4 8'01000000
     94:     2 25'--1-0---0-----------1----   ->     4 8'01000000
     95:     2 25'--1-00-01-----------1----   ->     4 8'01000000
     96:     2 25'--1-00111-----------1----   ->     4 8'01000000
     97:     2 25'--1-011-1-----------1----   ->     4 8'01000000
     98:     2 25'--1-1-1-------------1----   ->     4 8'01000000
     99:     2 25'001-0---0---0------10----   ->     5 8'01000000
    100:     2 25'001-00-01---0------10----   ->     5 8'01000000
    101:     2 25'001-00111---0------10----   ->     5 8'01000000
    102:     2 25'001-011-1---0------10----   ->     5 8'01000000
    103:     2 25'001-1-1-----0------10----   ->     5 8'01000000
    104:     2 25'--1-0---0---1------------   ->     6 8'01000000
    105:     2 25'--1-00-01---1------------   ->     6 8'01000000
    106:     2 25'--1-00111---1------------   ->     6 8'01000000
    107:     2 25'--1-011-1---1------------   ->     6 8'01000000
    108:     2 25'--1-1-1-----1------------   ->     6 8'01000000
    109:     3 25'----00011----------------   ->     0 8'00010000
    110:     3 25'----010-1----------------   ->     0 8'00010000
    111:     3 25'----1-0------------------   ->     0 8'00010000
    112:     3 25'--1-0---0--------1------1   ->     1 8'00010000
    113:     3 25'--1-00-01--------1------1   ->     1 8'00010000
    114:     3 25'--1-00111--------1------1   ->     1 8'00010000
    115:     3 25'--1-011-1--------1------1   ->     1 8'00010000
    116:     3 25'--1-1-1----------1------1   ->     1 8'00010000
    117:     3 25'--1-0---0--------0-------   ->     1 8'00010000
    118:     3 25'--1-00-01--------0-------   ->     1 8'00010000
    119:     3 25'--1-00111--------0-------   ->     1 8'00010000
    120:     3 25'--1-011-1--------0-------   ->     1 8'00010000
    121:     3 25'--1-1-1----------0-------   ->     1 8'00010000
    122:     3 25'--0-0---0----------------   ->     1 8'00010000
    123:     3 25'--0-00-01----------------   ->     1 8'00010000
    124:     3 25'--0-00111----------------   ->     1 8'00010000
    125:     3 25'--0-011-1----------------   ->     1 8'00010000
    126:     3 25'--0-1-1------------------   ->     1 8'00010000
    127:     3 25'--1-0---0--------1------0   ->     3 8'00010000
    128:     3 25'--1-00-01--------1------0   ->     3 8'00010000
    129:     3 25'--1-00111--------1------0   ->     3 8'00010000
    130:     3 25'--1-011-1--------1------0   ->     3 8'00010000
    131:     3 25'--1-1-1----------1------0   ->     3 8'00010000
    132:     4 25'----00011----------------   ->     0 8'00001000
    133:     4 25'----010-1----------------   ->     0 8'00001000
    134:     4 25'----1-0------------------   ->     0 8'00001000
    135:     4 25'--1-0---0--1-------------   ->     1 8'00001000
    136:     4 25'--1-00-01--1-------------   ->     1 8'00001000
    137:     4 25'--1-00111--1-------------   ->     1 8'00001000
    138:     4 25'--1-011-1--1-------------   ->     1 8'00001000
    139:     4 25'--1-1-1----1-------------   ->     1 8'00001000
    140:     4 25'--0-0---0----------------   ->     1 8'00001000
    141:     4 25'--0-00-01----------------   ->     1 8'00001000
    142:     4 25'--0-00111----------------   ->     1 8'00001000
    143:     4 25'--0-011-1----------------   ->     1 8'00001000
    144:     4 25'--0-1-1------------------   ->     1 8'00001000
    145:     4 25'--1-0---0--0-------------   ->     4 8'00001000
    146:     4 25'--1-00-01--0-------------   ->     4 8'00001000
    147:     4 25'--1-00111--0-------------   ->     4 8'00001000
    148:     4 25'--1-011-1--0-------------   ->     4 8'00001000
    149:     4 25'--1-1-1----0-------------   ->     4 8'00001000
    150:     5 25'----00011----------------   ->     0 8'00000100
    151:     5 25'----010-1----------------   ->     0 8'00000100
    152:     5 25'----1-0------------------   ->     0 8'00000100
    153:     5 25'--1-0---011--------------   ->     1 8'00000100
    154:     5 25'--1-00-0111--------------   ->     1 8'00000100
    155:     5 25'--1-0011111--------------   ->     1 8'00000100
    156:     5 25'--1-011-111--------------   ->     1 8'00000100
    157:     5 25'--1-1-1--11--------------   ->     1 8'00000100
    158:     5 25'--0-0---0----------------   ->     1 8'00000100
    159:     5 25'--0-00-01----------------   ->     1 8'00000100
    160:     5 25'--0-00111----------------   ->     1 8'00000100
    161:     5 25'--0-011-1----------------   ->     1 8'00000100
    162:     5 25'--0-1-1------------------   ->     1 8'00000100
    163:     5 25'--1-0---0-0--------------   ->     5 8'00000100
    164:     5 25'--1-00-01-0--------------   ->     5 8'00000100
    165:     5 25'--1-00111-0--------------   ->     5 8'00000100
    166:     5 25'--1-011-1-0--------------   ->     5 8'00000100
    167:     5 25'--1-1-1---0--------------   ->     5 8'00000100
    168:     5 25'--1-0---001--------------   ->     5 8'00000100
    169:     5 25'--1-00-0101--------------   ->     5 8'00000100
    170:     5 25'--1-0011101--------------   ->     5 8'00000100
    171:     5 25'--1-011-101--------------   ->     5 8'00000100
    172:     5 25'--1-1-1--01--------------   ->     5 8'00000100
    173:     6 25'----00011----------------   ->     0 8'00000010
    174:     6 25'----010-1----------------   ->     0 8'00000010
    175:     6 25'----1-0------------------   ->     0 8'00000010
    176:     6 25'--1-0---011--------------   ->     1 8'00000010
    177:     6 25'--1-00-0111--------------   ->     1 8'00000010
    178:     6 25'--1-0011111--------------   ->     1 8'00000010
    179:     6 25'--1-011-111--------------   ->     1 8'00000010
    180:     6 25'--1-1-1--11--------------   ->     1 8'00000010
    181:     6 25'--0-0---0----------------   ->     1 8'00000010
    182:     6 25'--0-00-01----------------   ->     1 8'00000010
    183:     6 25'--0-00111----------------   ->     1 8'00000010
    184:     6 25'--0-011-1----------------   ->     1 8'00000010
    185:     6 25'--0-1-1------------------   ->     1 8'00000010
    186:     6 25'--1-0---0-0--------------   ->     6 8'00000010
    187:     6 25'--1-00-01-0--------------   ->     6 8'00000010
    188:     6 25'--1-00111-0--------------   ->     6 8'00000010
    189:     6 25'--1-011-1-0--------------   ->     6 8'00000010
    190:     6 25'--1-1-1---0--------------   ->     6 8'00000010
    191:     6 25'--1-0---001--------------   ->     6 8'00000010
    192:     6 25'--1-00-0101--------------   ->     6 8'00000010
    193:     6 25'--1-0011101--------------   ->     6 8'00000010
    194:     6 25'--1-011-101--------------   ->     6 8'00000010
    195:     6 25'--1-1-1--01--------------   ->     6 8'00000010

-------------------------------------

FSM `$fsm$\soc.cpu.mem_wordsize$5451' from module `pico_ice':
-------------------------------------

  Information on FSM $fsm$\soc.cpu.mem_wordsize$5451 (\soc.cpu.mem_wordsize):

  Number of input signals:   13
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \soc.cpu.mem_do_rdata
    1: \soc.cpu.mem_do_wdata
    2: \soc.cpu.instr_lw
    3: \soc.cpu.instr_sb
    4: \soc.cpu.instr_sh
    5: \soc.cpu.instr_sw
    6: $flatten\soc.\cpu.$eq$../picorv32.v:1313$989_Y
    7: $flatten\soc.\cpu.$logic_or$../picorv32.v:1857$1148_Y
    8: $flatten\soc.\cpu.$logic_or$../picorv32.v:1886$1156_Y
    9: $flatten\soc.\cpu.$logic_or$../picorv32.v:1887$1157_Y
   10: $flatten\soc.\cpu.$procmux$1809_CMP
   11: $flatten\soc.\cpu.$procmux$1810_CMP
   12: \soc.cpu.genblk1.pcpi_mul.resetn

  Output signals:
    0: $flatten\soc.\cpu.$eq$../picorv32.v:1923$1168_Y
    1: $flatten\soc.\cpu.$eq$../picorv32.v:1930$1175_Y
    2: $flatten\soc.\cpu.$procmux$4568_CMP

  State encoding:
    0:      3'--1
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'1-1001----0-0   ->     0 3'001
      1:     0 13'1-1--1----1-0   ->     0 3'001
      2:     0 13'1-1--1------1   ->     0 3'001
      3:     0 13'11---1-000-0-   ->     0 3'001
      4:     0 13'11---1-1---0-   ->     0 3'001
      5:     0 13'11---1-----1-   ->     0 3'001
      6:     0 13'100---0------   ->     0 3'001
      7:     0 13'1-----1------   ->     0 3'001
      8:     0 13'1-1--0-------   ->     0 3'001
      9:     0 13'11---0-------   ->     0 3'001
     10:     0 13'0------------   ->     0 3'001
     11:     0 13'1-1-11------0   ->     1 3'001
     12:     0 13'11---1---1-0-   ->     1 3'001
     13:     0 13'1-11-1------0   ->     2 3'001
     14:     0 13'11---1--1--0-   ->     2 3'001
     15:     1 13'1-1--1----1-0   ->     0 3'100
     16:     1 13'11---1-1---0-   ->     0 3'100
     17:     1 13'1-----1------   ->     0 3'100
     18:     1 13'1-1001----0-0   ->     1 3'100
     19:     1 13'1-1-11------0   ->     1 3'100
     20:     1 13'1-1--1------1   ->     1 3'100
     21:     1 13'11---1-000-0-   ->     1 3'100
     22:     1 13'11---1---1-0-   ->     1 3'100
     23:     1 13'11---1-----1-   ->     1 3'100
     24:     1 13'100---0------   ->     1 3'100
     25:     1 13'1-1--0-------   ->     1 3'100
     26:     1 13'11---0-------   ->     1 3'100
     27:     1 13'0------------   ->     1 3'100
     28:     1 13'1-11-1------0   ->     2 3'100
     29:     1 13'11---1--1--0-   ->     2 3'100
     30:     2 13'1-1--1----1-0   ->     0 3'010
     31:     2 13'11---1-1---0-   ->     0 3'010
     32:     2 13'1-----1------   ->     0 3'010
     33:     2 13'1-1-11------0   ->     1 3'010
     34:     2 13'11---1---1-0-   ->     1 3'010
     35:     2 13'1-1001----0-0   ->     2 3'010
     36:     2 13'1-11-1------0   ->     2 3'010
     37:     2 13'1-1--1------1   ->     2 3'010
     38:     2 13'11---1-000-0-   ->     2 3'010
     39:     2 13'11---1--1--0-   ->     2 3'010
     40:     2 13'11---1-----1-   ->     2 3'010
     41:     2 13'100---0------   ->     2 3'010
     42:     2 13'1-1--0-------   ->     2 3'010
     43:     2 13'11---0-------   ->     2 3'010
     44:     2 13'0------------   ->     2 3'010

-------------------------------------

FSM `$fsm$\soc.spimemio.state$5456' from module `pico_ice':
-------------------------------------

  Information on FSM $fsm$\soc.spimemio.state$5456 (\soc.spimemio.state):

  Number of input signals:    8
  Number of output signals:  13
  Number of state bits:      13

  Input signals:
    0: \soc.spimemio.dout_valid
    1: \soc.spimemio.jump
    2: \soc.spimemio.config_cont
    3: $flatten\soc.\spimemio.$logic_or$spimemio.v:211$502_Y
    4: $flatten\soc.\spimemio.$logic_and$spimemio.v:282$515_Y
    5: $flatten\soc.\spimemio.$logic_or$spimemio.v:310$516_Y
    6: $flatten\soc.\spimemio.$logic_or$spimemio.v:350$520_Y
    7: \soc.spimemio.xfer.din_ready

  Output signals:
    0: $flatten\soc.\spimemio.$procmux$4635_CMP
    1: $flatten\soc.\spimemio.$procmux$4638_CMP
    2: $flatten\soc.\spimemio.$procmux$4649_CMP
    3: $flatten\soc.\spimemio.$procmux$4652_CMP
    4: $flatten\soc.\spimemio.$procmux$4655_CMP
    5: $flatten\soc.\spimemio.$procmux$4658_CMP
    6: $flatten\soc.\spimemio.$procmux$4661_CMP
    7: $flatten\soc.\spimemio.$procmux$4664_CMP
    8: $flatten\soc.\spimemio.$procmux$4667_CMP
    9: $flatten\soc.\spimemio.$procmux$4672_CMP
   10: $flatten\soc.\spimemio.$procmux$4675_CMP
   11: $flatten\soc.\spimemio.$procmux$4681_CMP
   12: $flatten\soc.\spimemio.$procmux$4687_CMP

  State encoding:
    0: 13'------------1  <RESET STATE>
    1: 13'-----------1-
    2: 13'----------1--
    3: 13'---------1---
    4: 13'--------1----
    5: 13'-------1-----
    6: 13'------1------
    7: 13'-----1-------
    8: 13'----1--------
    9: 13'---1---------
   10: 13'--1----------
   11: 13'-1-----------
   12: 13'1------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 8'0---0-0-   ->     0 13'1000000000000
      1:     0 8'----1---   ->     0 13'1000000000000
      2:     0 8'----001-   ->     2 13'1000000000000
      3:     0 8'1---0-0-   ->     7 13'1000000000000
      4:     0 8'----011-   ->     9 13'1000000000000
      5:     1 8'----1---   ->     0 13'0000001000000
      6:     1 8'0---0-0-   ->     1 13'0000001000000
      7:     1 8'----001-   ->     2 13'0000001000000
      8:     1 8'1---0-0-   ->     8 13'0000001000000
      9:     1 8'----011-   ->     9 13'0000001000000
     10:     2 8'----1---   ->     0 13'0010000000000
     11:     2 8'0---0-0-   ->     2 13'0010000000000
     12:     2 8'----001-   ->     2 13'0010000000000
     13:     2 8'1---0-0-   ->     9 13'0010000000000
     14:     2 8'----011-   ->     9 13'0010000000000
     15:     3 8'----1---   ->     0 13'0000000000100
     16:     3 8'----001-   ->     2 13'0000000000100
     17:     3 8'-0--0-0-   ->     3 13'0000000000100
     18:     3 8'01--0-0-   ->     3 13'0000000000100
     19:     3 8'11--0-0-   ->     8 13'0000000000100
     20:     3 8'----011-   ->     9 13'0000000000100
     21:     4 8'----1---   ->     0 13'0100000000000
     22:     4 8'----001-   ->     2 13'0100000000000
     23:     4 8'0---0-0-   ->     4 13'0100000000000
     24:     4 8'----011-   ->     9 13'0100000000000
     25:     4 8'1---0-0-   ->    10 13'0100000000000
     26:     5 8'----1---   ->     0 13'0000000010000
     27:     5 8'----001-   ->     2 13'0000000010000
     28:     5 8'0---0-0-   ->     5 13'0000000010000
     29:     5 8'----011-   ->     9 13'0000000010000
     30:     5 8'1---0-0-   ->    11 13'0000000010000
     31:     6 8'----1---   ->     0 13'0000100000000
     32:     6 8'----001-   ->     2 13'0000100000000
     33:     6 8'0---0-0-   ->     6 13'0000100000000
     34:     6 8'----011-   ->     9 13'0000100000000
     35:     6 8'1---0-0-   ->    12 13'0000100000000
     36:     7 8'----1---   ->     0 13'0000000000010
     37:     7 8'----001-   ->     2 13'0000000000010
     38:     7 8'----0-01   ->     4 13'0000000000010
     39:     7 8'----0-00   ->     7 13'0000000000010
     40:     7 8'----011-   ->     9 13'0000000000010
     41:     8 8'----1---   ->     0 13'0000000100000
     42:     8 8'----001-   ->     2 13'0000000100000
     43:     8 8'1---0-0-   ->     5 13'0000000100000
     44:     8 8'0---0-0-   ->     8 13'0000000100000
     45:     8 8'----011-   ->     9 13'0000000100000
     46:     9 8'----1---   ->     0 13'0001000000000
     47:     9 8'----001-   ->     2 13'0001000000000
     48:     9 8'1--10-0-   ->     6 13'0001000000000
     49:     9 8'---00-0-   ->     9 13'0001000000000
     50:     9 8'0--10-0-   ->     9 13'0001000000000
     51:     9 8'----011-   ->     9 13'0001000000000
     52:    10 8'----1---   ->     0 13'0000000000001
     53:    10 8'----0-01   ->     2 13'0000000000001
     54:    10 8'----001-   ->     2 13'0000000000001
     55:    10 8'----011-   ->     9 13'0000000000001
     56:    10 8'----0-00   ->    10 13'0000000000001
     57:    11 8'----1---   ->     0 13'0000000001000
     58:    11 8'----001-   ->     2 13'0000000001000
     59:    11 8'1---0-0-   ->     3 13'0000000001000
     60:    11 8'----011-   ->     9 13'0000000001000
     61:    11 8'0---0-0-   ->    11 13'0000000001000
     62:    12 8'----1---   ->     0 13'0000010000000
     63:    12 8'1-1-0-0-   ->     1 13'0000010000000
     64:    12 8'----001-   ->     2 13'0000010000000
     65:    12 8'1-0-0-0-   ->     8 13'0000010000000
     66:    12 8'----011-   ->     9 13'0000010000000
     67:    12 8'0---0-0-   ->    12 13'0000010000000

-------------------------------------

7.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\soc.cpu.cpu_state$5441' from module `\pico_ice'.
Mapping FSM `$fsm$\soc.cpu.mem_wordsize$5451' from module `\pico_ice'.
Mapping FSM `$fsm$\soc.spimemio.state$5456' from module `\pico_ice'.

7.13. Executing OPT pass (performing simple optimizations).

7.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.
<suppressed ~19 debug messages>

7.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
<suppressed ~144 debug messages>
Removed a total of 48 cells.

7.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pico_ice..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 4/7 on $pmux $flatten\soc.\cpu.$procmux$2468.
    dead port 1/2 on $mux $flatten\soc.\cpu.$procmux$2481.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2481.
    dead port 2/4 on $pmux $flatten\soc.\cpu.$procmux$2528.
    dead port 3/6 on $pmux $flatten\soc.\cpu.$procmux$2716.
    dead port 1/2 on $mux $flatten\soc.\cpu.$procmux$2732.
    dead port 2/2 on $mux $flatten\soc.\cpu.$procmux$2732.
    dead port 2/5 on $pmux $flatten\soc.\cpu.$procmux$3000.
    dead port 1/4 on $pmux $flatten\soc.\cpu.$procmux$3010.
    dead port 2/4 on $pmux $flatten\soc.\cpu.$procmux$3010.
    dead port 3/4 on $pmux $flatten\soc.\cpu.$procmux$3010.
    dead port 4/4 on $pmux $flatten\soc.\cpu.$procmux$3010.
    dead port 1/3 on $pmux $flatten\soc.\cpu.$procmux$3209.
Removed 13 multiplexer ports.
<suppressed ~266 debug messages>

7.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pico_ice.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$5411: { \soc.cpu.cpu_state [6:2] \soc.cpu.cpu_state [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$5333: { \soc.cpu.cpu_state [6:4] \soc.cpu.cpu_state [2:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$5331: \soc.cpu.cpu_state [5:0]
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$5329: { \soc.cpu.cpu_state [6] \soc.cpu.cpu_state [4:0] }
  Optimizing cells in module \pico_ice.
Performed a total of 4 changes.

7.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
Removed a total of 0 cells.

7.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$5322 ($dff) from module pico_ice (D = { $procmux$5043_Y $procmux$5050_Y $procmux$5057_Y $procmux$5064_Y }, Q = \gpio, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6304 ($sdff) from module pico_ice (D = \soc.cpu.mem_wdata [7:0], Q = \gpio [7:0]).
Adding EN signal on $auto$ff.cc:266:slice$6304 ($sdff) from module pico_ice (D = \soc.cpu.mem_wdata [15:8], Q = \gpio [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$6304 ($sdff) from module pico_ice (D = \soc.cpu.mem_wdata [23:16], Q = \gpio [23:16]).
Adding EN signal on $auto$ff.cc:266:slice$6304 ($sdff) from module pico_ice (D = \soc.cpu.mem_wdata [31:24], Q = \gpio [31:24]).
Adding EN signal on $procdff$5321 ($dff) from module pico_ice (D = \gpio, Q = \iomem_rdata).
Adding EN signal on $procdff$5320 ($dff) from module pico_ice (D = $procmux$5074_Y, Q = \iomem_ready).
Adding SRST signal on $flatten\soc.\spimemio.\xfer.$procdff$5124 ($dff) from module pico_ice (D = \soc.spimemio.xfer.fetch, Q = \soc.spimemio.xfer.last_fetch, rval = 1'1).
Adding SRST signal on $flatten\soc.\spimemio.\xfer.$procdff$5123 ($dff) from module pico_ice (D = \soc.spimemio.xfer.next_fetch, Q = \soc.spimemio.xfer.fetch, rval = 1'1).
Adding SRST signal on $flatten\soc.\spimemio.\xfer.$procdff$5122 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.\xfer.$procmux$1415_Y, Q = \soc.spimemio.xfer.xfer_tag, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$6325 ($sdff) from module pico_ice (D = \soc.spimemio.din_tag, Q = \soc.spimemio.xfer.xfer_tag).
Adding SRST signal on $flatten\soc.\spimemio.\xfer.$procdff$5121 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.\xfer.$procmux$1420_Y, Q = \soc.spimemio.xfer.xfer_rd, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6327 ($sdff) from module pico_ice (D = \soc.spimemio.din_rd, Q = \soc.spimemio.xfer.xfer_rd).
Adding SRST signal on $flatten\soc.\spimemio.\xfer.$procdff$5120 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.\xfer.$procmux$1425_Y, Q = \soc.spimemio.xfer.xfer_qspi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6329 ($sdff) from module pico_ice (D = \soc.spimemio.din_qspi, Q = \soc.spimemio.xfer.xfer_qspi).
Adding SRST signal on $flatten\soc.\spimemio.\xfer.$procdff$5118 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.\xfer.$procmux$1438_Y, Q = \soc.spimemio.xfer.dummy_count, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$6331 ($sdff) from module pico_ice (D = $flatten\soc.\spimemio.\xfer.$procmux$1438_Y, Q = \soc.spimemio.xfer.dummy_count).
Adding SRST signal on $flatten\soc.\spimemio.\xfer.$procdff$5117 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.\xfer.$procmux$1448_Y [3], Q = \soc.spimemio.xfer.count [3], rval = 1'0).
Adding SRST signal on $flatten\soc.\spimemio.\xfer.$procdff$5117 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.\xfer.$procmux$1446_Y [2:0], Q = \soc.spimemio.xfer.count [2:0], rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$6336 ($sdff) from module pico_ice (D = $flatten\soc.\spimemio.\xfer.$2\next_count[3:0] [2:0], Q = \soc.spimemio.xfer.count [2:0]).
Adding EN signal on $auto$ff.cc:266:slice$6335 ($sdff) from module pico_ice (D = $flatten\soc.\spimemio.\xfer.$procmux$1448_Y [3], Q = \soc.spimemio.xfer.count [3]).
Adding EN signal on $flatten\soc.\spimemio.\xfer.$procdff$5116 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.\xfer.$2\next_ibuffer[7:0], Q = \soc.spimemio.xfer.ibuffer).
Adding SRST signal on $flatten\soc.\spimemio.\xfer.$procdff$5115 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.\xfer.$procmux$1461_Y, Q = \soc.spimemio.xfer.xfer_ddr, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6372 ($sdff) from module pico_ice (D = \soc.spimemio.xfer.din_ddr, Q = \soc.spimemio.xfer.xfer_ddr).
Adding SRST signal on $flatten\soc.\spimemio.\xfer.$procdff$5114 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.\xfer.$procmux$1466_Y, Q = \soc.spimemio.xfer.xfer_dspi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6374 ($sdff) from module pico_ice (D = \soc.spimemio.xfer.din_dspi, Q = \soc.spimemio.xfer.xfer_dspi).
Adding EN signal on $flatten\soc.\spimemio.\xfer.$procdff$5113 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.\xfer.$procmux$1476_Y, Q = \soc.spimemio.xfer.obuffer).
Adding SRST signal on $flatten\soc.\spimemio.\xfer.$procdff$5112 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.\xfer.$procmux$1484_Y, Q = \soc.spimemio.xfer.flash_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6393 ($sdff) from module pico_ice (D = $flatten\soc.\spimemio.\xfer.$procmux$1484_Y, Q = \soc.spimemio.xfer.flash_clk).
Adding SRST signal on $flatten\soc.\spimemio.\xfer.$procdff$5111 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.\xfer.$procmux$1491_Y, Q = \soc.spimemio.xfer.flash_csb, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6401 ($sdff) from module pico_ice (D = 1'0, Q = \soc.spimemio.xfer.flash_csb).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5308 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4879_Y, Q = \soc.spimemio.config_do, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$6403 ($sdff) from module pico_ice (D = \soc.cpu.mem_wdata [3:0], Q = \soc.spimemio.config_do).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5307 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4884_Y, Q = \soc.spimemio.config_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6405 ($sdff) from module pico_ice (D = \soc.cpu.mem_wdata [4], Q = \soc.spimemio.config_clk).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5306 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4889_Y, Q = \soc.spimemio.config_csb, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6407 ($sdff) from module pico_ice (D = \soc.cpu.mem_wdata [5], Q = \soc.spimemio.config_csb).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5305 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4894_Y, Q = \soc.spimemio.config_oe, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$6409 ($sdff) from module pico_ice (D = \soc.cpu.mem_wdata [11:8], Q = \soc.spimemio.config_oe).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5304 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4899_Y, Q = \soc.spimemio.config_dummy, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$6411 ($sdff) from module pico_ice (D = \soc.cpu.mem_wdata [19:16], Q = \soc.spimemio.config_dummy).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5303 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4904_Y, Q = \soc.spimemio.config_cont, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6413 ($sdff) from module pico_ice (D = \soc.cpu.mem_wdata [20], Q = \soc.spimemio.config_cont).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5302 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4909_Y, Q = \soc.spimemio.config_qspi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6415 ($sdff) from module pico_ice (D = \soc.cpu.mem_wdata [21], Q = \soc.spimemio.config_qspi).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5301 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4914_Y, Q = \soc.spimemio.config_ddr, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6417 ($sdff) from module pico_ice (D = \soc.cpu.mem_wdata [22], Q = \soc.spimemio.config_ddr).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5300 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4919_Y, Q = \soc.spimemio.config_en, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6419 ($sdff) from module pico_ice (D = \soc.cpu.mem_wdata [31], Q = \soc.spimemio.config_en).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5299 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.$logic_or$spimemio.v:100$480_Y, Q = \soc.spimemio.softreset, rval = 1'1).
Adding EN signal on $flatten\soc.\spimemio.$procdff$5293 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4708_Y, Q = \soc.spimemio.rd_inc).
Adding SRST signal on $auto$ff.cc:266:slice$6422 ($dffe) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4696_Y, Q = \soc.spimemio.rd_inc, rval = 1'0).
Adding EN signal on $flatten\soc.\spimemio.$procdff$5292 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4715_Y, Q = \soc.spimemio.rd_wait).
Adding SRST signal on $auto$ff.cc:266:slice$6432 ($dffe) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4713_Y, Q = \soc.spimemio.rd_wait, rval = 1'0).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5291 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4720_Y, Q = \soc.spimemio.rd_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6440 ($sdff) from module pico_ice (D = 1'1, Q = \soc.spimemio.rd_valid).
Adding EN signal on $flatten\soc.\spimemio.$procdff$5290 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.$ternary$spimemio.v:226$513_Y [23:0], Q = \soc.spimemio.rd_addr).
Adding EN signal on $flatten\soc.\spimemio.$procdff$5289 ($dff) from module pico_ice (D = \soc.spimemio.xfer.ibuffer, Q = \soc.spimemio.buffer [7:0]).
Adding EN signal on $flatten\soc.\spimemio.$procdff$5289 ($dff) from module pico_ice (D = \soc.spimemio.xfer.ibuffer, Q = \soc.spimemio.buffer [15:8]).
Adding EN signal on $flatten\soc.\spimemio.$procdff$5289 ($dff) from module pico_ice (D = \soc.spimemio.xfer.ibuffer, Q = \soc.spimemio.buffer [23:16]).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5288 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4779_Y, Q = \soc.spimemio.din_rd, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6464 ($sdff) from module pico_ice (D = 1'1, Q = \soc.spimemio.din_rd).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5287 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4800_Y, Q = \soc.spimemio.din_ddr, rval = 1'0).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5286 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4819_Y, Q = \soc.spimemio.din_qspi, rval = 1'0).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5284 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4829_Y, Q = \soc.spimemio.din_tag, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$6472 ($sdff) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4829_Y, Q = \soc.spimemio.din_tag).
Adding EN signal on $flatten\soc.\spimemio.$procdff$5283 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4848_Y, Q = \soc.spimemio.din_data).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5282 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4736_Y, Q = \soc.spimemio.din_valid, rval = 1'0).
Adding SRST signal on $flatten\soc.\spimemio.$procdff$5281 ($dff) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4634_Y, Q = \soc.spimemio.xfer_resetn, rval = 1'0).
Adding EN signal on $flatten\soc.\spimemio.$procdff$5280 ($dff) from module pico_ice (D = { \soc.spimemio.xfer.ibuffer \soc.spimemio.buffer }, Q = \soc.spimemio.rdata).
Adding SRST signal on $flatten\soc.\simpleuart.$procdff$5318 ($dff) from module pico_ice (D = { $flatten\soc.\simpleuart.$procmux$5021_Y $flatten\soc.\simpleuart.$procmux$5026_Y $flatten\soc.\simpleuart.$procmux$5031_Y $flatten\soc.\simpleuart.$procmux$5036_Y }, Q = \soc.simpleuart.cfg_divider, rval = 1).
Adding EN signal on $auto$ff.cc:266:slice$6500 ($sdff) from module pico_ice (D = \soc.cpu.mem_wdata [7:0], Q = \soc.simpleuart.cfg_divider [7:0]).
Adding EN signal on $auto$ff.cc:266:slice$6500 ($sdff) from module pico_ice (D = \soc.cpu.mem_wdata [15:8], Q = \soc.simpleuart.cfg_divider [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$6500 ($sdff) from module pico_ice (D = \soc.cpu.mem_wdata [23:16], Q = \soc.simpleuart.cfg_divider [23:16]).
Adding EN signal on $auto$ff.cc:266:slice$6500 ($sdff) from module pico_ice (D = \soc.cpu.mem_wdata [31:24], Q = \soc.simpleuart.cfg_divider [31:24]).
Adding SRST signal on $flatten\soc.\simpleuart.$procdff$5317 ($dff) from module pico_ice (D = $flatten\soc.\simpleuart.$procmux$4982_Y, Q = \soc.simpleuart.recv_buf_valid, rval = 1'0).
Adding SRST signal on $flatten\soc.\simpleuart.$procdff$5316 ($dff) from module pico_ice (D = $flatten\soc.\simpleuart.$procmux$4990_Y, Q = \soc.simpleuart.recv_buf_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$6506 ($sdff) from module pico_ice (D = \soc.simpleuart.recv_pattern, Q = \soc.simpleuart.recv_buf_data).
Adding SRST signal on $flatten\soc.\simpleuart.$procdff$5315 ($dff) from module pico_ice (D = $flatten\soc.\simpleuart.$procmux$4998_Y, Q = \soc.simpleuart.recv_pattern, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$6510 ($sdff) from module pico_ice (D = { \ser_rx \soc.simpleuart.recv_pattern [7:1] }, Q = \soc.simpleuart.recv_pattern).
Adding SRST signal on $flatten\soc.\simpleuart.$procdff$5314 ($dff) from module pico_ice (D = $flatten\soc.\simpleuart.$procmux$4968_Y, Q = \soc.simpleuart.recv_divcnt, rval = 0).
Adding SRST signal on $flatten\soc.\simpleuart.$procdff$5313 ($dff) from module pico_ice (D = $flatten\soc.\simpleuart.$procmux$5010_Y, Q = \soc.simpleuart.recv_state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$6517 ($sdff) from module pico_ice (D = $flatten\soc.\simpleuart.$procmux$5010_Y, Q = \soc.simpleuart.recv_state).
Adding SRST signal on $flatten\soc.\simpleuart.$procdff$5312 ($dff) from module pico_ice (D = $flatten\soc.\simpleuart.$procmux$4938_Y, Q = \soc.simpleuart.send_dummy, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6529 ($sdff) from module pico_ice (D = $flatten\soc.\simpleuart.$procmux$4938_Y, Q = \soc.simpleuart.send_dummy).
Adding SRST signal on $flatten\soc.\simpleuart.$procdff$5311 ($dff) from module pico_ice (D = $flatten\soc.\simpleuart.$add$simpleuart.v:112$460_Y, Q = \soc.simpleuart.send_divcnt, rval = 0).
Adding SRST signal on $flatten\soc.\simpleuart.$procdff$5310 ($dff) from module pico_ice (D = $flatten\soc.\simpleuart.$procmux$4949_Y, Q = \soc.simpleuart.send_bitcnt, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$6538 ($sdff) from module pico_ice (D = $flatten\soc.\simpleuart.$procmux$4949_Y, Q = \soc.simpleuart.send_bitcnt).
Adding SRST signal on $flatten\soc.\simpleuart.$procdff$5309 ($dff) from module pico_ice (D = $flatten\soc.\simpleuart.$procmux$4954_Y [9], Q = \soc.simpleuart.send_pattern [9], rval = 1'1).
Adding SRST signal on $flatten\soc.\simpleuart.$procdff$5309 ($dff) from module pico_ice (D = $flatten\soc.\simpleuart.$procmux$4957_Y [8:0], Q = \soc.simpleuart.send_pattern [8:0], rval = 9'111111111).
Adding EN signal on $auto$ff.cc:266:slice$6547 ($sdff) from module pico_ice (D = $flatten\soc.\simpleuart.$procmux$4957_Y [8:0], Q = \soc.simpleuart.send_pattern [8:0]).
Adding EN signal on $auto$ff.cc:266:slice$6542 ($sdff) from module pico_ice (D = 1'1, Q = \soc.simpleuart.send_pattern [9]).
Adding EN signal on $flatten\soc.\cpu.\genblk1.pcpi_mul.$procdff$5105 ($dff) from module pico_ice (D = $flatten\soc.\cpu.\genblk1.pcpi_mul.$procmux$1349_Y, Q = \soc.cpu.genblk1.pcpi_mul.rs2).
Adding SRST signal on $auto$ff.cc:266:slice$6556 ($dffe) from module pico_ice (D = \soc.cpu.reg_op2 [31], Q = \soc.cpu.genblk1.pcpi_mul.rs2 [32], rval = 1'0).
Adding EN signal on $flatten\soc.\cpu.\genblk1.pcpi_mul.$procdff$5104 ($dff) from module pico_ice (D = $flatten\soc.\cpu.\genblk1.pcpi_mul.$procmux$1355_Y, Q = \soc.cpu.genblk1.pcpi_mul.rs1).
Adding SRST signal on $auto$ff.cc:266:slice$6559 ($dffe) from module pico_ice (D = \soc.cpu.reg_op1 [31], Q = \soc.cpu.genblk1.pcpi_mul.rs1 [32], rval = 1'0).
Adding SRST signal on $flatten\soc.\cpu.\genblk1.pcpi_mul.$procdff$5103 ($dff) from module pico_ice (D = { \soc.cpu.genblk1.pcpi_mul.active [2:0] $flatten\soc.\cpu.\genblk1.pcpi_mul.$procmux$1343_Y }, Q = \soc.cpu.genblk1.pcpi_mul.active, rval = 4'0000).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5279 ($dff) from module pico_ice (D = $flatten\soc.$logic_and$picosoc.v:209$429_Y, Q = \soc.cpu.last_mem_valid, rval = 1'0).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5278 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$4594_Y, Q = \soc.cpu.mem_la_firstword_reg, rval = 1'0).
Adding EN signal on $flatten\soc.\cpu.$procdff$5277 ($dff) from module pico_ice (D = \soc.cpu.mem_rdata_latched [6:0], Q = \soc.cpu.mem_rdata_q [6:0]).
Adding EN signal on $flatten\soc.\cpu.$procdff$5275 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$4226_Y, Q = \soc.cpu.mem_16bit_buffer).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5274 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$4247_Y, Q = \soc.cpu.prefetched_high_word, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6578 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$4238_Y, Q = \soc.cpu.prefetched_high_word).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5273 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$4261_Y, Q = \soc.cpu.mem_la_secondword, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6588 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$4257_Y, Q = \soc.cpu.mem_la_secondword).
Adding EN signal on $flatten\soc.\cpu.$procdff$5272 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$0\mem_state[1:0], Q = \soc.cpu.mem_state).
Adding EN signal on $flatten\soc.\cpu.$procdff$5271 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$4296_Y, Q = \soc.cpu.mem_wstrb).
Adding EN signal on $flatten\soc.\cpu.$procdff$5270 ($dff) from module pico_ice (D = \soc.cpu.mem_la_wdata, Q = \soc.cpu.mem_wdata).
Adding EN signal on $flatten\soc.\cpu.$procdff$5269 ($dff) from module pico_ice (D = \soc.cpu.mem_la_addr, Q = \soc.cpu.mem_addr).
Adding EN signal on $flatten\soc.\cpu.$procdff$5267 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$0\mem_valid[0:0], Q = \soc.cpu.mem_valid).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5251 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$reduce_or$../picorv32.v:864$691_Y, Q = \soc.cpu.is_compare, rval = 1'0).
Adding EN signal on $flatten\soc.\cpu.$procdff$5250 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3622_Y, Q = \soc.cpu.is_alu_reg_reg).
Adding EN signal on $flatten\soc.\cpu.$procdff$5249 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3658_Y, Q = \soc.cpu.is_alu_reg_imm).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5247 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3670_Y, Q = \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6640 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3668_Y, Q = \soc.cpu.is_beq_bne_blt_bge_bltu_bgeu).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5244 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$reduce_or$../picorv32.v:860$687_Y, Q = \soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub, rval = 1'0).
Adding EN signal on $flatten\soc.\cpu.$procdff$5243 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1110$943_Y, Q = \soc.cpu.is_sll_srl_sra).
Adding EN signal on $flatten\soc.\cpu.$procdff$5242 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3683_Y, Q = \soc.cpu.is_sb_sh_sw).
Adding EN signal on $flatten\soc.\cpu.$procdff$5241 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$logic_or$../picorv32.v:1101$932_Y, Q = \soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi).
Adding EN signal on $flatten\soc.\cpu.$procdff$5240 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1095$923_Y, Q = \soc.cpu.is_slli_srli_srai).
Adding EN signal on $flatten\soc.\cpu.$procdff$5239 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3703_Y, Q = \soc.cpu.is_lb_lh_lw_lbu_lhu).
Adding EN signal on $flatten\soc.\cpu.$procdff$5237 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3707_Y, Q = \soc.cpu.compressed_instr).
Adding EN signal on $flatten\soc.\cpu.$procdff$5236 ($dff) from module pico_ice (D = { $flatten\soc.\cpu.$procmux$3540_Y $flatten\soc.\cpu.$procmux$3753_Y $flatten\soc.\cpu.$procmux$3548_Y $flatten\soc.\cpu.$procmux$3516_Y $flatten\soc.\cpu.$procmux$3536_Y $flatten\soc.\cpu.$procmux$3520_Y $flatten\soc.\cpu.$procmux$3524_Y $flatten\soc.\cpu.$procmux$3532_Y $flatten\soc.\cpu.$procmux$3544_Y $flatten\soc.\cpu.$procmux$3528_Y 1'0 }, Q = \soc.cpu.decoded_imm_j).
Adding EN signal on $flatten\soc.\cpu.$procdff$5235 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716_Y, Q = \soc.cpu.decoded_imm).
Adding EN signal on $flatten\soc.\cpu.$procdff$5234 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3749_Y, Q = \soc.cpu.decoded_rs2).
Adding EN signal on $flatten\soc.\cpu.$procdff$5233 ($dff) from module pico_ice (D = { $flatten\soc.\cpu.$procmux$3512_Y $flatten\soc.\cpu.$procmux$3599_Y }, Q = \soc.cpu.decoded_rs1).
Adding EN signal on $flatten\soc.\cpu.$procdff$5232 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3800_Y, Q = \soc.cpu.decoded_rd).
Adding EN signal on $flatten\soc.\cpu.$procdff$5231 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1093$910_Y, Q = \soc.cpu.instr_timer).
Adding EN signal on $flatten\soc.\cpu.$procdff$5230 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:872$705_Y, Q = \soc.cpu.instr_waitirq).
Adding EN signal on $flatten\soc.\cpu.$procdff$5229 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1092$906_Y, Q = \soc.cpu.instr_maskirq).
Adding EN signal on $flatten\soc.\cpu.$procdff$5228 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:871$701_Y, Q = \soc.cpu.instr_retirq).
Adding EN signal on $flatten\soc.\cpu.$procdff$5227 ($dff) from module pico_ice (D = 1'0, Q = \soc.cpu.instr_setq).
Adding EN signal on $flatten\soc.\cpu.$procdff$5226 ($dff) from module pico_ice (D = 1'0, Q = \soc.cpu.instr_getq).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5225 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3816_Y, Q = \soc.cpu.instr_fence, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6660 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1088$893_Y, Q = \soc.cpu.instr_fence).
Adding EN signal on $flatten\soc.\cpu.$procdff$5224 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$logic_or$../picorv32.v:1086$890_Y, Q = \soc.cpu.instr_ecall_ebreak).
Adding EN signal on $flatten\soc.\cpu.$procdff$5223 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1084$880_Y, Q = \soc.cpu.instr_rdinstrh).
Adding EN signal on $flatten\soc.\cpu.$procdff$5222 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1083$876_Y, Q = \soc.cpu.instr_rdinstr).
Adding EN signal on $flatten\soc.\cpu.$procdff$5221 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1081$872_Y, Q = \soc.cpu.instr_rdcycleh).
Adding EN signal on $flatten\soc.\cpu.$procdff$5220 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1079$864_Y, Q = \soc.cpu.instr_rdcycle).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5219 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3830_Y, Q = \soc.cpu.instr_and, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6667 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1077$856_Y, Q = \soc.cpu.instr_and).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5218 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3834_Y, Q = \soc.cpu.instr_or, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6669 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1076$852_Y, Q = \soc.cpu.instr_or).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5217 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3838_Y, Q = \soc.cpu.instr_sra, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6671 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1075$848_Y, Q = \soc.cpu.instr_sra).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5216 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3842_Y, Q = \soc.cpu.instr_srl, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6673 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1074$844_Y, Q = \soc.cpu.instr_srl).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5215 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3846_Y, Q = \soc.cpu.instr_xor, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6675 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1073$840_Y, Q = \soc.cpu.instr_xor).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5214 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3850_Y, Q = \soc.cpu.instr_sltu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6677 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1072$836_Y, Q = \soc.cpu.instr_sltu).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5213 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3854_Y, Q = \soc.cpu.instr_slt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6679 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1071$832_Y, Q = \soc.cpu.instr_slt).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5212 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3858_Y, Q = \soc.cpu.instr_sll, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6681 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1070$828_Y, Q = \soc.cpu.instr_sll).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5211 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3862_Y, Q = \soc.cpu.instr_sub, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6683 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1069$824_Y, Q = \soc.cpu.instr_sub).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5210 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3866_Y, Q = \soc.cpu.instr_add, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6685 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1068$820_Y, Q = \soc.cpu.instr_add).
Adding EN signal on $flatten\soc.\cpu.$procdff$5209 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1066$816_Y, Q = \soc.cpu.instr_srai).
Adding EN signal on $flatten\soc.\cpu.$procdff$5208 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1065$812_Y, Q = \soc.cpu.instr_srli).
Adding EN signal on $flatten\soc.\cpu.$procdff$5207 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1064$808_Y, Q = \soc.cpu.instr_slli).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5206 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3876_Y, Q = \soc.cpu.instr_andi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6690 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1062$804_Y, Q = \soc.cpu.instr_andi).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5205 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3880_Y, Q = \soc.cpu.instr_ori, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6692 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1061$802_Y, Q = \soc.cpu.instr_ori).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5204 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3884_Y, Q = \soc.cpu.instr_xori, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6694 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1060$800_Y, Q = \soc.cpu.instr_xori).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5203 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3888_Y, Q = \soc.cpu.instr_sltiu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6696 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1059$798_Y, Q = \soc.cpu.instr_sltiu).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5202 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3892_Y, Q = \soc.cpu.instr_slti, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6698 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1058$796_Y, Q = \soc.cpu.instr_slti).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5201 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3896_Y, Q = \soc.cpu.instr_addi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6700 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1057$794_Y, Q = \soc.cpu.instr_addi).
Adding EN signal on $flatten\soc.\cpu.$procdff$5200 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1055$792_Y, Q = \soc.cpu.instr_sw).
Adding EN signal on $flatten\soc.\cpu.$procdff$5199 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1054$790_Y, Q = \soc.cpu.instr_sh).
Adding EN signal on $flatten\soc.\cpu.$procdff$5198 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1053$788_Y, Q = \soc.cpu.instr_sb).
Adding EN signal on $flatten\soc.\cpu.$procdff$5197 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1051$786_Y, Q = \soc.cpu.instr_lhu).
Adding EN signal on $flatten\soc.\cpu.$procdff$5196 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1050$784_Y, Q = \soc.cpu.instr_lbu).
Adding EN signal on $flatten\soc.\cpu.$procdff$5195 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1049$782_Y, Q = \soc.cpu.instr_lw).
Adding EN signal on $flatten\soc.\cpu.$procdff$5194 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1048$780_Y, Q = \soc.cpu.instr_lh).
Adding EN signal on $flatten\soc.\cpu.$procdff$5193 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1047$778_Y, Q = \soc.cpu.instr_lb).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5192 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3916_Y, Q = \soc.cpu.instr_bgeu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6710 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1045$776_Y, Q = \soc.cpu.instr_bgeu).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5191 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3920_Y, Q = \soc.cpu.instr_bltu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6712 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1044$774_Y, Q = \soc.cpu.instr_bltu).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5190 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3924_Y, Q = \soc.cpu.instr_bge, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6714 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1043$772_Y, Q = \soc.cpu.instr_bge).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5189 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3928_Y, Q = \soc.cpu.instr_blt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6716 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1042$770_Y, Q = \soc.cpu.instr_blt).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5188 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3932_Y, Q = \soc.cpu.instr_bne, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6718 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1041$768_Y, Q = \soc.cpu.instr_bne).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5187 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3936_Y, Q = \soc.cpu.instr_beq, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6720 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1040$766_Y, Q = \soc.cpu.instr_beq).
Adding EN signal on $flatten\soc.\cpu.$procdff$5186 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3949_Y, Q = \soc.cpu.instr_jalr).
Adding EN signal on $flatten\soc.\cpu.$procdff$5185 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3961_Y, Q = \soc.cpu.instr_jal).
Adding EN signal on $flatten\soc.\cpu.$procdff$5184 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$eq$../picorv32.v:868$694_Y, Q = \soc.cpu.instr_auipc).
Adding EN signal on $flatten\soc.\cpu.$procdff$5183 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3981_Y, Q = \soc.cpu.instr_lui).
Adding EN signal on $flatten\soc.\cpu.$procdff$5182 ($dff) from module pico_ice (D = \soc.cpu.mem_rdata_q, Q = \soc.cpu.pcpi_insn).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5176 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$2320_Y, Q = \soc.cpu.do_waitirq, rval = 1'0).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5174 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$logic_not$../picorv32.v:1429$1022_Y, Q = \soc.cpu.pcpi_timeout, rval = 1'0).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5173 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$2561_Y, Q = \soc.cpu.pcpi_timeout_counter, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$6737 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$sub$../picorv32.v:1426$1021_Y [3:0], Q = \soc.cpu.pcpi_timeout_counter).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5171 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$2576_Y, Q = \soc.cpu.latched_rd, rval = 5'00010).
Adding EN signal on $auto$ff.cc:266:slice$6739 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$2576_Y, Q = \soc.cpu.latched_rd).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5170 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$2602_Y, Q = \soc.cpu.latched_is_lb, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6747 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$2602_Y, Q = \soc.cpu.latched_is_lb).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5169 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$2615_Y, Q = \soc.cpu.latched_is_lh, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6757 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$2615_Y, Q = \soc.cpu.latched_is_lh).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5168 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$2628_Y, Q = \soc.cpu.latched_is_lu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6767 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$2628_Y, Q = \soc.cpu.latched_is_lu).
Adding EN signal on $flatten\soc.\cpu.$procdff$5166 ($dff) from module pico_ice (D = \soc.cpu.compressed_instr, Q = \soc.cpu.latched_compr).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5165 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$2673_Y, Q = \soc.cpu.latched_branch, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6782 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$2673_Y, Q = \soc.cpu.latched_branch).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5164 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$2709_Y, Q = \soc.cpu.latched_stalu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6790 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$2709_Y, Q = \soc.cpu.latched_stalu).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5163 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$2716_Y, Q = \soc.cpu.latched_store, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6798 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$2716_Y, Q = \soc.cpu.latched_store).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5159 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$2774_Y, Q = \soc.cpu.irq_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$6808 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$ternary$../picorv32.v:1540$1067_Y, Q = \soc.cpu.irq_state).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5152 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$2334_Y, Q = \soc.cpu.decoder_pseudo_trigger, rval = 1'0).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5149 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$2986_Y, Q = \soc.cpu.mem_do_wdata, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6815 ($sdff) from module pico_ice (D = 1'0, Q = \soc.cpu.mem_do_wdata).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5148 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$2990_Y, Q = \soc.cpu.mem_do_rdata, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6817 ($sdff) from module pico_ice (D = 1'0, Q = \soc.cpu.mem_do_rdata).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5147 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3064_Y, Q = \soc.cpu.mem_do_rinst, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6819 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3064_Y, Q = \soc.cpu.mem_do_rinst).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5146 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3089_Y, Q = \soc.cpu.mem_do_prefetch, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6835 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$logic_and$../picorv32.v:1573$1081_Y, Q = \soc.cpu.mem_do_prefetch).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5144 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3137_Y, Q = \soc.cpu.timer, rval = 0).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5142 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3155_Y, Q = \soc.cpu.irq_mask, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:266:slice$6846 ($sdff) from module pico_ice (D = \soc.cpu.cpuregs_rs1, Q = \soc.cpu.irq_mask).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5141 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3174_Y, Q = \soc.cpu.irq_active, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6850 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3174_Y, Q = \soc.cpu.irq_active).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5140 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3199_Y, Q = \soc.cpu.irq_delay, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6860 ($sdff) from module pico_ice (D = \soc.cpu.irq_active, Q = \soc.cpu.irq_delay).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5138 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$2468_Y, Q = \soc.cpu.reg_out, rval = 131072).
Adding EN signal on $flatten\soc.\cpu.$procdff$5137 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3212_Y, Q = \soc.cpu.reg_op2).
Adding EN signal on $flatten\soc.\cpu.$procdff$5136 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3234_Y [31], Q = \soc.cpu.reg_op1 [31]).
Adding EN signal on $flatten\soc.\cpu.$procdff$5136 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3234_Y [30:0], Q = \soc.cpu.reg_op1 [30:0]).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5135 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3297_Y, Q = \soc.cpu.reg_next_pc, rval = 1048576).
Adding EN signal on $auto$ff.cc:266:slice$6914 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3295_Y, Q = \soc.cpu.reg_next_pc).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5134 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3309_Y, Q = \soc.cpu.reg_pc, rval = 1048576).
Adding EN signal on $auto$ff.cc:266:slice$6916 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$3\current_pc[31:0], Q = \soc.cpu.reg_pc).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5133 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3329_Y, Q = \soc.cpu.count_instr, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$6918 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$add$../picorv32.v:1564$1077_Y, Q = \soc.cpu.count_instr).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5132 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$add$../picorv32.v:1433$1023_Y, Q = \soc.cpu.count_cycle, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5128 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3373_Y, Q = \soc.cpu.pcpi_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6927 ($sdff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3369_Y, Q = \soc.cpu.pcpi_valid).
Adding SRST signal on $flatten\soc.\cpu.$procdff$5127 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$procmux$2555_Y, Q = \soc.cpu.trap, rval = 1'0).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$6555 ($sdffe) from module pico_ice.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$6659 ($dffe) from module pico_ice.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$6658 ($dffe) from module pico_ice.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$6649 ($dffe) from module pico_ice.

7.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..
Removed 303 unused cells and 368 unused wires.
<suppressed ~305 debug messages>

7.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.
<suppressed ~28 debug messages>

7.13.9. Rerunning OPT passes. (Maybe there is more to do..)

7.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pico_ice..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~159 debug messages>

7.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pico_ice.
    New input vector for $reduce_and cell $auto$opt_dff.cc:254:combine_resets$6814: { $flatten\soc.\cpu.$logic_or$../picorv32.v:1857$1148_Y $auto$fsm_map.cc:102:implement_pattern_cache$5704 \reset_cnt }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$6913: { $auto$opt_dff.cc:194:make_patterns_logic$6896 $auto$opt_dff.cc:194:make_patterns_logic$6898 $auto$opt_dff.cc:194:make_patterns_logic$6900 $auto$opt_dff.cc:194:make_patterns_logic$6902 $auto$opt_dff.cc:194:make_patterns_logic$6904 $auto$opt_dff.cc:194:make_patterns_logic$6906 $auto$opt_dff.cc:194:make_patterns_logic$6908 $auto$opt_dff.cc:194:make_patterns_logic$6910 \reset_cnt }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$6894: { $auto$opt_dff.cc:194:make_patterns_logic$6877 $auto$opt_dff.cc:194:make_patterns_logic$6875 $auto$opt_dff.cc:194:make_patterns_logic$6873 $auto$opt_dff.cc:194:make_patterns_logic$6891 $auto$opt_dff.cc:194:make_patterns_logic$6889 $auto$opt_dff.cc:194:make_patterns_logic$6887 $auto$opt_dff.cc:194:make_patterns_logic$6885 $auto$opt_dff.cc:194:make_patterns_logic$6883 $auto$opt_dff.cc:194:make_patterns_logic$6881 $auto$opt_dff.cc:194:make_patterns_logic$6879 \reset_cnt }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$6871: { \soc.cpu.cpu_state [2] \reset_cnt }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$6844: { $auto$rtlil.cc:2371:Not$6842 $auto$rtlil.cc:2371:Not$6840 $auto$rtlil.cc:2371:Not$6838 \soc.cpu.cpu_state [1] \soc.cpu.decoder_trigger \reset_cnt }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$6781: { $auto$rtlil.cc:2371:Not$6779 \soc.cpu.cpu_state [1] \reset_cnt }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$6319: { $logic_and$pico_ice.v:88$392_Y \reset_cnt }
  Optimizing cells in module \pico_ice.
Performed a total of 7 changes.

7.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
<suppressed ~168 debug messages>
Removed a total of 56 cells.

7.13.13. Executing OPT_DFF pass (perform DFF optimizations).

7.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..
Removed 0 unused cells and 56 unused wires.
<suppressed ~1 debug messages>

7.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.

7.13.16. Rerunning OPT passes. (Maybe there is more to do..)

7.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pico_ice..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~160 debug messages>

7.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pico_ice.
Performed a total of 0 changes.

7.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
Removed a total of 0 cells.

7.13.20. Executing OPT_DFF pass (perform DFF optimizations).

7.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..

7.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.

7.13.23. Finished OPT passes. (There is nothing left to do.)

7.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 5 bits (of 6) from port B of cell pico_ice.$add$pico_ice.v:49$386 ($add).
Removed top 6 bits (of 8) from port B of cell pico_ice.$eq$pico_ice.v:88$391 ($eq).
Removed top 1 bits (of 2) from port B of cell pico_ice.$auto$opt_dff.cc:195:make_patterns_logic$6356 ($ne).
Removed top 2 bits (of 3) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$6194 ($eq).
Removed top 1 bits (of 4) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$6201 ($eq).
Removed top 2 bits (of 3) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$6210 ($eq).
Removed top 1 bits (of 6) from port B of cell pico_ice.$auto$opt_dff.cc:195:make_patterns_logic$6384 ($ne).
Removed top 1 bits (of 6) from port B of cell pico_ice.$auto$opt_dff.cc:195:make_patterns_logic$6382 ($ne).
Removed top 1 bits (of 9) from port B of cell pico_ice.$auto$opt_dff.cc:195:make_patterns_logic$6380 ($ne).
Removed top 1 bits (of 3) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$6275 ($eq).
Removed top 1 bits (of 4) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$6267 ($eq).
Removed top 2 bits (of 5) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$5751 ($eq).
Removed top 4 bits (of 5) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$5739 ($eq).
Removed top 1 bits (of 3) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$5757 ($eq).
Removed top 3 bits (of 6) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$5745 ($eq).
Removed top 2 bits (of 10) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$5825 ($eq).
Removed top 2 bits (of 12) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$5829 ($eq).
Removed top 2 bits (of 13) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$5833 ($eq).
Removed top 2 bits (of 12) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$5837 ($eq).
Removed top 2 bits (of 10) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$5841 ($eq).
Removed top 2 bits (of 8) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$5866 ($eq).
Removed top 2 bits (of 10) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$5870 ($eq).
Removed top 2 bits (of 11) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$5874 ($eq).
Removed top 2 bits (of 10) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$5878 ($eq).
Removed top 2 bits (of 8) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$5882 ($eq).
Removed top 2 bits (of 8) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$5927 ($eq).
Removed top 2 bits (of 10) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$5931 ($eq).
Removed top 2 bits (of 11) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$5935 ($eq).
Removed top 2 bits (of 10) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$5939 ($eq).
Removed top 2 bits (of 8) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$5943 ($eq).
Removed top 3 bits (of 5) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$5504 ($eq).
Removed top 1 bits (of 4) from port B of cell pico_ice.$auto$fsm_map.cc:77:implement_pattern_cache$5510 ($eq).
Removed top 1 bits (of 8) from port B of cell pico_ice.$auto$opt_dff.cc:195:make_patterns_logic$6350 ($ne).
Removed top 3 bits (of 4) from port B of cell pico_ice.$auto$opt_dff.cc:195:make_patterns_logic$6354 ($ne).
Removed top 31 bits (of 32) from port B of cell pico_ice.$flatten\soc.\simpleuart.$add$simpleuart.v:74$451 ($add).
Removed top 31 bits (of 32) from port B of cell pico_ice.$flatten\soc.\simpleuart.$add$simpleuart.v:99$457 ($add).
Removed top 28 bits (of 32) from port Y of cell pico_ice.$flatten\soc.\simpleuart.$add$simpleuart.v:99$457 ($add).
Removed top 31 bits (of 32) from port B of cell pico_ice.$flatten\soc.\simpleuart.$add$simpleuart.v:112$460 ($add).
Removed top 31 bits (of 32) from port B of cell pico_ice.$flatten\soc.\simpleuart.$sub$simpleuart.v:132$468 ($sub).
Removed top 28 bits (of 32) from port Y of cell pico_ice.$flatten\soc.\simpleuart.$sub$simpleuart.v:132$468 ($sub).
Removed top 1 bits (of 10) from mux cell pico_ice.$flatten\soc.\simpleuart.$procmux$4954 ($mux).
Removed top 1 bits (of 10) from mux cell pico_ice.$flatten\soc.\simpleuart.$procmux$4957 ($mux).
Removed top 3 bits (of 4) from port B of cell pico_ice.$flatten\soc.\simpleuart.$procmux$4972_CMP0 ($eq).
Removed top 1 bits (of 4) from FF cell pico_ice.$auto$ff.cc:266:slice$6562 ($sdff).
Removed top 3 bits (of 4) from port B of cell pico_ice.$flatten\soc.\spimemio.$eq$spimemio.v:221$503 ($eq).
Removed top 2 bits (of 4) from port B of cell pico_ice.$flatten\soc.\spimemio.$eq$spimemio.v:222$505 ($eq).
Removed top 2 bits (of 4) from port B of cell pico_ice.$flatten\soc.\spimemio.$eq$spimemio.v:223$507 ($eq).
Removed top 1 bits (of 4) from port B of cell pico_ice.$flatten\soc.\spimemio.$eq$spimemio.v:224$509 ($eq).
Removed top 29 bits (of 32) from port B of cell pico_ice.$flatten\soc.\spimemio.$add$spimemio.v:226$511 ($add).
Removed top 7 bits (of 32) from port Y of cell pico_ice.$flatten\soc.\spimemio.$add$spimemio.v:226$511 ($add).
Removed top 8 bits (of 32) from mux cell pico_ice.$flatten\soc.\spimemio.$ternary$spimemio.v:226$513 ($mux).
Removed top 1 bits (of 8) from mux cell pico_ice.$flatten\soc.\spimemio.$ternary$spimemio.v:316$518 ($mux).
Removed top 1 bits (of 2) from port B of cell pico_ice.$auto$opt_dff.cc:195:make_patterns_logic$6754 ($ne).
Removed top 1 bits (of 2) from port B of cell pico_ice.$auto$opt_dff.cc:195:make_patterns_logic$6630 ($ne).
Removed top 1 bits (of 2) from port B of cell pico_ice.$flatten\soc.\spimemio.$procmux$4863_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell pico_ice.$auto$opt_dff.cc:195:make_patterns_logic$6598 ($ne).
Removed top 1 bits (of 2) from port B of cell pico_ice.$flatten\soc.\spimemio.\xfer.$procmux$1505_CMP0 ($eq).
Removed top 28 bits (of 32) from mux cell pico_ice.$flatten\soc.\spimemio.\xfer.$ternary$spimemio.v:567$1255 ($mux).
Removed top 2 bits (of 4) from port B of cell pico_ice.$flatten\soc.\spimemio.\xfer.$sub$spimemio.v:524$1238 ($sub).
Removed top 1 bits (of 4) from port B of cell pico_ice.$flatten\soc.\spimemio.\xfer.$sub$spimemio.v:491$1226 ($sub).
Removed top 3 bits (of 4) from port B of cell pico_ice.$flatten\soc.\spimemio.\xfer.$sub$spimemio.v:471$1219 ($sub).
Removed top 3 bits (of 4) from port A of cell pico_ice.$flatten\soc.\cpu.$shl$../picorv32.v:419$615 ($shl).
Removed top 3 bits (of 5) from port B of cell pico_ice.$flatten\soc.\cpu.$eq$../picorv32.v:465$620 ($eq).
Removed top 1 bits (of 2) from port B of cell pico_ice.$flatten\soc.\cpu.$eq$../picorv32.v:478$622 ($eq).
Removed top 1 bits (of 3) from port B of cell pico_ice.$flatten\soc.\cpu.$eq$../picorv32.v:486$624 ($eq).
Removed top 1 bits (of 2) from port B of cell pico_ice.$flatten\soc.\cpu.$eq$../picorv32.v:488$626 ($eq).
Removed top 1 bits (of 7) from mux cell pico_ice.$flatten\soc.\cpu.$ternary$../picorv32.v:491$630 ($mux).
Removed top 30 bits (of 32) from mux cell pico_ice.$flatten\soc.\cpu.$ternary$../picorv32.v:617$674 ($mux).
Removed top 1 bits (of 7) from port B of cell pico_ice.$flatten\soc.\cpu.$eq$../picorv32.v:867$693 ($eq).
Removed top 2 bits (of 7) from port B of cell pico_ice.$flatten\soc.\cpu.$eq$../picorv32.v:868$694 ($eq).
Removed top 3 bits (of 7) from port B of cell pico_ice.$flatten\soc.\cpu.$eq$../picorv32.v:871$699 ($eq).
Removed top 5 bits (of 7) from port B of cell pico_ice.$flatten\soc.\cpu.$eq$../picorv32.v:871$700 ($eq).
Removed top 4 bits (of 7) from port B of cell pico_ice.$flatten\soc.\cpu.$eq$../picorv32.v:872$704 ($eq).
Removed top 5 bits (of 7) from port B of cell pico_ice.$flatten\soc.\cpu.$eq$../picorv32.v:875$708 ($eq).
Removed top 1 bits (of 7) from port B of cell pico_ice.$flatten\soc.\cpu.$eq$../picorv32.v:876$709 ($eq).
Removed top 2 bits (of 7) from port B of cell pico_ice.$flatten\soc.\cpu.$eq$../picorv32.v:877$710 ($eq).
Removed top 1 bits (of 7) from port B of cell pico_ice.$flatten\soc.\cpu.$eq$../picorv32.v:878$711 ($eq).
Removed top 28 bits (of 32) from port A of cell pico_ice.$flatten\soc.\cpu.$add$../picorv32.v:908$724 ($add).
Removed top 27 bits (of 32) from port Y of cell pico_ice.$flatten\soc.\cpu.$add$../picorv32.v:908$724 ($add).
Removed top 28 bits (of 32) from port A of cell pico_ice.$flatten\soc.\cpu.$add$../picorv32.v:912$725 ($add).
Removed top 27 bits (of 32) from port Y of cell pico_ice.$flatten\soc.\cpu.$add$../picorv32.v:912$725 ($add).
Removed top 2 bits (of 3) from port B of cell pico_ice.$flatten\soc.\cpu.$eq$../picorv32.v:1041$767 ($eq).
Removed top 1 bits (of 3) from port B of cell pico_ice.$flatten\soc.\cpu.$eq$../picorv32.v:1049$781 ($eq).
Removed top 1 bits (of 3) from port B of cell pico_ice.$flatten\soc.\cpu.$eq$../picorv32.v:1059$797 ($eq).
Removed top 1 bits (of 7) from port B of cell pico_ice.$flatten\soc.\cpu.$eq$../picorv32.v:1066$815 ($eq).
Removed top 3 bits (of 7) from port B of cell pico_ice.$flatten\soc.\cpu.$eq$../picorv32.v:1088$891 ($eq).
Removed top 3 bits (of 7) from port B of cell pico_ice.$flatten\soc.\cpu.$eq$../picorv32.v:1092$904 ($eq).
Removed top 5 bits (of 7) from port B of cell pico_ice.$flatten\soc.\cpu.$eq$../picorv32.v:1092$905 ($eq).
Removed top 4 bits (of 7) from port B of cell pico_ice.$flatten\soc.\cpu.$eq$../picorv32.v:1093$909 ($eq).
Removed top 29 bits (of 32) from mux cell pico_ice.$flatten\soc.\cpu.$ternary$../picorv32.v:1317$990 ($mux).
Removed top 29 bits (of 32) from port B of cell pico_ice.$flatten\soc.\cpu.$add$../picorv32.v:1317$991 ($add).
Removed top 31 bits (of 32) from port B of cell pico_ice.$flatten\soc.\cpu.$sub$../picorv32.v:1426$1021 ($sub).
Removed top 28 bits (of 32) from port Y of cell pico_ice.$flatten\soc.\cpu.$sub$../picorv32.v:1426$1021 ($sub).
Removed top 31 bits (of 32) from port B of cell pico_ice.$flatten\soc.\cpu.$add$../picorv32.v:1433$1023 ($add).
Removed top 31 bits (of 32) from port B of cell pico_ice.$flatten\soc.\cpu.$sub$../picorv32.v:1443$1028 ($sub).
Removed top 1 bits (of 2) from port B of cell pico_ice.$flatten\soc.\cpu.$eq$../picorv32.v:1541$1065 ($eq).
Removed top 29 bits (of 32) from mux cell pico_ice.$flatten\soc.\cpu.$ternary$../picorv32.v:1546$1068 ($mux).
Removed top 29 bits (of 32) from mux cell pico_ice.$flatten\soc.\cpu.$ternary$../picorv32.v:1552$1073 ($mux).
Removed top 29 bits (of 32) from port B of cell pico_ice.$flatten\soc.\cpu.$add$../picorv32.v:1552$1074 ($add).
Removed top 31 bits (of 32) from port B of cell pico_ice.$flatten\soc.\cpu.$add$../picorv32.v:1564$1077 ($add).
Removed top 29 bits (of 32) from port B of cell pico_ice.$flatten\soc.\cpu.$ge$../picorv32.v:1835$1131 ($ge).
Removed top 29 bits (of 32) from port B of cell pico_ice.$flatten\soc.\cpu.$sub$../picorv32.v:1842$1139 ($sub).
Removed top 27 bits (of 32) from port Y of cell pico_ice.$flatten\soc.\cpu.$sub$../picorv32.v:1842$1139 ($sub).
Removed top 31 bits (of 32) from port B of cell pico_ice.$flatten\soc.\cpu.$sub$../picorv32.v:1850$1146 ($sub).
Removed top 27 bits (of 32) from port Y of cell pico_ice.$flatten\soc.\cpu.$sub$../picorv32.v:1850$1146 ($sub).
Removed top 5 bits (of 6) from port B of cell pico_ice.$auto$opt_dff.cc:195:make_patterns_logic$6880 ($ne).
Removed top 3 bits (of 6) from port B of cell pico_ice.$auto$opt_dff.cc:195:make_patterns_logic$6884 ($ne).
Removed top 1 bits (of 2) from port B of cell pico_ice.$flatten\soc.\cpu.$procmux$4565_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell pico_ice.$auto$opt_dff.cc:195:make_patterns_logic$6801 ($ne).
Removed top 2 bits (of 6) from mux cell pico_ice.$flatten\soc.\cpu.$procmux$4546 ($mux).
Removed top 1 bits (of 3) from port B of cell pico_ice.$auto$opt_dff.cc:195:make_patterns_logic$6803 ($ne).
Removed top 1 bits (of 2) from port B of cell pico_ice.$auto$opt_dff.cc:195:make_patterns_logic$6890 ($ne).
Removed top 2 bits (of 8) from port B of cell pico_ice.$auto$opt_dff.cc:195:make_patterns_logic$6822 ($ne).
Removed top 1 bits (of 3) from port B of cell pico_ice.$flatten\soc.\cpu.$procmux$3505_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell pico_ice.$flatten\soc.\cpu.$procmux$3507_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell pico_ice.$flatten\soc.\cpu.$procmux$3510_CMP0 ($eq).
Removed top 2 bits (of 4) from mux cell pico_ice.$flatten\soc.\cpu.$procmux$3568 ($mux).
Removed top 2 bits (of 3) from port B of cell pico_ice.$flatten\soc.\cpu.$procmux$3792_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell pico_ice.$flatten\soc.\cpu.$procmux$4231_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell pico_ice.$flatten\soc.\cpu.\genblk1.pcpi_mul.$procmux$1394_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell pico_ice.$flatten\soc.\cpu.\genblk1.pcpi_mul.$procmux$1386_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell pico_ice.$flatten\soc.\cpu.\genblk1.pcpi_mul.$procmux$1379_CMP0 ($eq).
Removed cell pico_ice.$flatten\soc.\cpu.\genblk1.pcpi_mul.$procmux$1355 ($mux).
Removed cell pico_ice.$flatten\soc.\cpu.\genblk1.pcpi_mul.$procmux$1349 ($mux).
Removed top 32 bits (of 64) from mux cell pico_ice.$flatten\soc.\cpu.\genblk1.pcpi_mul.$ternary$../picorv32.v:2411$1276 ($mux).
Removed top 31 bits (of 64) from port A of cell pico_ice.$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269 ($mul).
Removed top 31 bits (of 64) from port B of cell pico_ice.$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269 ($mul).
Removed top 6 bits (of 7) from port B of cell pico_ice.$flatten\soc.\cpu.\genblk1.pcpi_mul.$eq$../picorv32.v:2345$1262 ($eq).
Removed top 1 bits (of 7) from port B of cell pico_ice.$flatten\soc.\cpu.\genblk1.pcpi_mul.$eq$../picorv32.v:2345$1260 ($eq).
Removed top 14 bits (of 32) from port B of cell pico_ice.$flatten\soc.$lt$picosoc.v:209$430 ($lt).
Removed top 6 bits (of 32) from port B of cell pico_ice.$flatten\soc.$lt$picosoc.v:162$420 ($lt).
Removed top 14 bits (of 32) from port B of cell pico_ice.$flatten\soc.$ge$picosoc.v:162$418 ($ge).
Removed top 6 bits (of 32) from port B of cell pico_ice.$flatten\soc.$eq$picosoc.v:123$401 ($eq).
Removed top 6 bits (of 32) from port B of cell pico_ice.$flatten\soc.$eq$picosoc.v:120$399 ($eq).
Removed top 6 bits (of 32) from port B of cell pico_ice.$flatten\soc.$eq$picosoc.v:117$397 ($eq).
Removed top 7 bits (of 8) from port B of cell pico_ice.$flatten\soc.$gt$picosoc.v:112$395 ($gt).
Removed top 1 bits (of 3) from FF cell pico_ice.$auto$ff.cc:266:slice$6562 ($sdff).
Removed top 7 bits (of 32) from port B of cell pico_ice.$flatten\soc.\spimemio.$ne$spimemio.v:72$475 ($ne).
Removed top 27 bits (of 32) from wire pico_ice.$flatten\soc.\cpu.$add$../picorv32.v:908$724_Y.
Removed top 2 bits (of 4) from wire pico_ice.$flatten\soc.\cpu.$procmux$3568_Y.
Removed top 28 bits (of 32) from wire pico_ice.$flatten\soc.\cpu.$sub$../picorv32.v:1426$1021_Y.
Removed top 27 bits (of 32) from wire pico_ice.$flatten\soc.\cpu.$sub$../picorv32.v:1842$1139_Y.
Removed top 29 bits (of 32) from wire pico_ice.$flatten\soc.\cpu.$ternary$../picorv32.v:1317$990_Y.
Removed top 29 bits (of 32) from wire pico_ice.$flatten\soc.\cpu.$ternary$../picorv32.v:1546$1068_Y.
Removed top 29 bits (of 32) from wire pico_ice.$flatten\soc.\cpu.$ternary$../picorv32.v:1552$1073_Y.
Removed top 1 bits (of 7) from wire pico_ice.$flatten\soc.\cpu.$ternary$../picorv32.v:491$630_Y.
Removed top 30 bits (of 32) from wire pico_ice.$flatten\soc.\cpu.$ternary$../picorv32.v:617$674_Y.
Removed top 28 bits (of 32) from wire pico_ice.$flatten\soc.\simpleuart.$add$simpleuart.v:99$457_Y.
Removed top 1 bits (of 10) from wire pico_ice.$flatten\soc.\simpleuart.$procmux$4954_Y.
Removed top 1 bits (of 10) from wire pico_ice.$flatten\soc.\simpleuart.$procmux$4957_Y.
Removed top 28 bits (of 32) from wire pico_ice.$flatten\soc.\simpleuart.$sub$simpleuart.v:132$468_Y.
Removed top 7 bits (of 32) from wire pico_ice.$flatten\soc.\spimemio.$add$spimemio.v:226$511_Y.
Removed top 8 bits (of 32) from wire pico_ice.$flatten\soc.\spimemio.$ternary$spimemio.v:226$513_Y.
Removed top 3 bits (of 4) from wire pico_ice.$flatten\soc.\spimemio.\xfer.$reduce_or$spimemio.v:471$1218_Y.
Removed top 28 bits (of 32) from wire pico_ice.$flatten\soc.\spimemio.\xfer.$ternary$spimemio.v:567$1255_Y.
Removed top 5 bits (of 6) from wire pico_ice.$logic_not$pico_ice.v:49$385_Y.

7.15. Executing PEEPOPT pass (run peephole optimizers).

7.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

7.17. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module pico_ice that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\soc.\cpu.\cpuregs.$memrd$\regs$picosoc.v:240$1286 ($memrd):
    Found 2 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$5352 $auto$opt_reduce.cc:134:opt_pmux$5342 $auto$opt_reduce.cc:134:opt_pmux$5336 \soc.cpu.genblk1.pcpi_mul.resetn \soc.cpu.cpu_state [2] $flatten\soc.\cpu.$reduce_bool$../picorv32.v:1391$1005_Y \soc.cpu.is_slli_srli_srai }.
    Found 1 candidates: $flatten\soc.\cpu.\cpuregs.$memrd$\regs$picosoc.v:239$1285
    Analyzing resource sharing with $flatten\soc.\cpu.\cpuregs.$memrd$\regs$picosoc.v:239$1285 ($memrd):
      Found 1 activation_patterns using ctrl signal $flatten\soc.\cpu.$reduce_bool$../picorv32.v:1390$1003_Y.
      Activation pattern for cell $flatten\soc.\cpu.\cpuregs.$memrd$\regs$picosoc.v:240$1286: { $auto$opt_reduce.cc:134:opt_pmux$5352 $auto$opt_reduce.cc:134:opt_pmux$5342 $flatten\soc.\cpu.$reduce_bool$../picorv32.v:1391$1005_Y } = 3'001
      Activation pattern for cell $flatten\soc.\cpu.\cpuregs.$memrd$\regs$picosoc.v:240$1286: { $auto$opt_reduce.cc:134:opt_pmux$5336 \soc.cpu.genblk1.pcpi_mul.resetn \soc.cpu.cpu_state [2] $flatten\soc.\cpu.$reduce_bool$../picorv32.v:1391$1005_Y \soc.cpu.is_slli_srli_srai } = 5'01110
      Activation pattern for cell $flatten\soc.\cpu.\cpuregs.$memrd$\regs$picosoc.v:239$1285: $flatten\soc.\cpu.$reduce_bool$../picorv32.v:1390$1003_Y = 1'1
      Size of SAT problem: 0 cells, 148 variables, 324 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $auto$opt_reduce.cc:134:opt_pmux$5352 $auto$opt_reduce.cc:134:opt_pmux$5342 $auto$opt_reduce.cc:134:opt_pmux$5336 \soc.cpu.genblk1.pcpi_mul.resetn \soc.cpu.cpu_state [2] $flatten\soc.\cpu.$reduce_bool$../picorv32.v:1391$1005_Y $flatten\soc.\cpu.$reduce_bool$../picorv32.v:1390$1003_Y \soc.cpu.is_slli_srli_srai } = 8'00000110
  Analyzing resource sharing options for $flatten\soc.\cpu.\cpuregs.$memrd$\regs$picosoc.v:239$1285 ($memrd):
    Found 1 activation_patterns using ctrl signal $flatten\soc.\cpu.$reduce_bool$../picorv32.v:1390$1003_Y.
    No candidates found.

7.18. Executing TECHMAP pass (map to technology primitives).

7.18.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

7.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~244 debug messages>

7.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.

7.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..

7.21. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\soc.cpu.cpuregs.regs'[0] in module `\pico_ice': no output FF found.
Checking read port `\soc.cpu.cpuregs.regs'[1] in module `\pico_ice': no output FF found.
Checking read port address `\soc.cpu.cpuregs.regs'[0] in module `\pico_ice': merged address FF to cell.
Checking read port address `\soc.cpu.cpuregs.regs'[1] in module `\pico_ice': merged address FF to cell.

7.22. Executing WREDUCE pass (reducing word size of cells).

7.23. Executing TECHMAP pass (map to technology primitives).

7.23.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

7.23.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/dsp_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL16X16'.
Successfully finished Verilog frontend.

7.23.3. Continuing TECHMAP pass.
Using template $paramod$5efeea90693f84d3d630c641baa632b310460194\_80_mul for cells of type $mul.
Using template $paramod$2ffd9f5c4d2342f026c1383579123954dafb052e\_90_soft_mul for cells of type $__mul.
Using template $paramod$fe3f08c82dc5cecd4a24543ed8a4e62df626c9e1\_80_mul for cells of type $__mul.
Using template $paramod$04102eddbb25e3003f2ea9d39f38ce53d47fc2f5\_90_soft_mul for cells of type $__mul.
Using template $paramod$92398c55cd62669b28876c227b4269e3610ebe7b\_80_mul for cells of type $__mul.
Using template $paramod$c33ca6cc290ce647b4a8312d13907f93404a692e\$__MUL16X16 for cells of type $__MUL16X16.
No more expansions possible.
<suppressed ~368 debug messages>

7.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.
<suppressed ~6 debug messages>

7.25. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 33) from port A of cell pico_ice.$techmap$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/usr/bin/../share/yosys/mul2dsp.v:216$6968 ($add).
Removed top 17 bits (of 33) from port B of cell pico_ice.$techmap$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/usr/bin/../share/yosys/mul2dsp.v:216$6968 ($add).
Removed top 1 bits (of 33) from port A of cell pico_ice.$techmap$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.$add$/usr/bin/../share/yosys/mul2dsp.v:216$6968 ($add).
Removed top 17 bits (of 33) from port B of cell pico_ice.$techmap$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.$add$/usr/bin/../share/yosys/mul2dsp.v:216$6968 ($add).
Removed top 1 bits (of 17) from port Y of cell pico_ice.$techmap$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.$add$/usr/bin/../share/yosys/mul2dsp.v:230$6970 ($add).
Removed top 1 bits (of 17) from port A of cell pico_ice.$techmap$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.$add$/usr/bin/../share/yosys/mul2dsp.v:230$6970 ($add).
Removed top 1 bits (of 17) from port B of cell pico_ice.$techmap$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.$add$/usr/bin/../share/yosys/mul2dsp.v:230$6970 ($add).
Removed top 15 bits (of 48) from port B of cell pico_ice.$techmap$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.$add$/usr/bin/../share/yosys/mul2dsp.v:159$6962 ($add).
Removed top 1 bits (of 33) from port Y of cell pico_ice.$techmap$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.$add$/usr/bin/../share/yosys/mul2dsp.v:216$6968 ($add).

7.26. Executing ICE40_DSP pass (map multipliers).
Checking pico_ice.$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceB[1].mul for iCE40 DSP inference.
  clock: \clk (posedge) ffA:$auto$ff.cc:266:slice$6561 ffB:$auto$ff.cc:266:slice$6558
  adder $techmap$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/usr/bin/../share/yosys/mul2dsp.v:216$6968 ($add)
Checking pico_ice.$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceB[0].mul for iCE40 DSP inference.
  clock: \clk (posedge) ffA:$auto$ff.cc:266:slice$6561 ffB:$auto$ff.cc:266:slice$6558
Checking pico_ice.$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceB[1].mul for iCE40 DSP inference.
  clock: \clk (posedge) ffA:$auto$ff.cc:266:slice$6561 ffB:$auto$ff.cc:266:slice$6558
  adder $techmap$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.$add$/usr/bin/../share/yosys/mul2dsp.v:216$6968 ($add)
Checking pico_ice.$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceB[0].mul for iCE40 DSP inference.
  clock: \clk (posedge) ffA:$auto$ff.cc:266:slice$6561 ffB:$auto$ff.cc:266:slice$6558 ffO:$flatten\soc.\cpu.\genblk1.pcpi_mul.$procdff$5108
<suppressed ~40 debug messages>

7.27. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module pico_ice:
  creating $macc model for $techmap$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.$add$/usr/bin/../share/yosys/mul2dsp.v:230$6970 ($add).
  creating $macc model for $flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mul_sliceB_last ($mul).
  creating $macc model for $techmap$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/usr/bin/../share/yosys/mul2dsp.v:230$6970 ($add).
  creating $macc model for $flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last ($mul).
  creating $macc model for $flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mul_sliceB_last ($mul).
  creating $macc model for $techmap$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.$add$/usr/bin/../share/yosys/mul2dsp.v:173$6964 ($add).
  creating $macc model for $techmap$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.$add$/usr/bin/../share/yosys/mul2dsp.v:159$6962 ($add).
  creating $macc model for $add$pico_ice.v:49$386 ($add).
  creating $macc model for $flatten\soc.\cpu.$add$../picorv32.v:1240$1198 ($add).
  creating $macc model for $flatten\soc.\cpu.$add$../picorv32.v:1317$991 ($add).
  creating $macc model for $flatten\soc.\cpu.$add$../picorv32.v:1433$1023 ($add).
  creating $macc model for $flatten\soc.\cpu.$add$../picorv32.v:1552$1074 ($add).
  creating $macc model for $flatten\soc.\cpu.$add$../picorv32.v:1564$1077 ($add).
  creating $macc model for $flatten\soc.\cpu.$add$../picorv32.v:1569$1078 ($add).
  creating $macc model for $flatten\soc.\cpu.$add$../picorv32.v:1806$1125 ($add).
  creating $macc model for $flatten\soc.\cpu.$add$../picorv32.v:1869$1150 ($add).
  creating $macc model for $flatten\soc.\cpu.$add$../picorv32.v:382$598 ($add).
  creating $macc model for $flatten\soc.\cpu.$add$../picorv32.v:908$724 ($add).
  creating $macc model for $flatten\soc.\cpu.$add$../picorv32.v:912$725 ($add).
  creating $macc model for $flatten\soc.\cpu.$sub$../picorv32.v:1240$1197 ($sub).
  creating $macc model for $flatten\soc.\cpu.$sub$../picorv32.v:1426$1021 ($sub).
  creating $macc model for $flatten\soc.\cpu.$sub$../picorv32.v:1443$1028 ($sub).
  creating $macc model for $flatten\soc.\cpu.$sub$../picorv32.v:1842$1139 ($sub).
  creating $macc model for $flatten\soc.\cpu.$sub$../picorv32.v:1850$1146 ($sub).
  creating $macc model for $flatten\soc.\simpleuart.$add$simpleuart.v:112$460 ($add).
  creating $macc model for $flatten\soc.\simpleuart.$add$simpleuart.v:74$451 ($add).
  creating $macc model for $flatten\soc.\simpleuart.$add$simpleuart.v:99$457 ($add).
  creating $macc model for $flatten\soc.\simpleuart.$sub$simpleuart.v:132$468 ($sub).
  creating $macc model for $flatten\soc.\spimemio.$add$spimemio.v:226$511 ($add).
  creating $macc model for $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:471$1219 ($sub).
  creating $macc model for $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:491$1226 ($sub).
  creating $macc model for $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:524$1238 ($sub).
  creating $macc model for $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:554$1248 ($sub).
  merging $macc model for $flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mul_sliceB_last into $techmap$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/usr/bin/../share/yosys/mul2dsp.v:230$6970.
  creating $alu model for $macc $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:524$1238.
  creating $alu model for $macc $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:491$1226.
  creating $alu model for $macc $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:471$1219.
  creating $alu model for $macc $flatten\soc.\spimemio.$add$spimemio.v:226$511.
  creating $alu model for $macc $flatten\soc.\simpleuart.$sub$simpleuart.v:132$468.
  creating $alu model for $macc $flatten\soc.\simpleuart.$add$simpleuart.v:99$457.
  creating $alu model for $macc $flatten\soc.\simpleuart.$add$simpleuart.v:74$451.
  creating $alu model for $macc $flatten\soc.\simpleuart.$add$simpleuart.v:112$460.
  creating $alu model for $macc $flatten\soc.\cpu.$sub$../picorv32.v:1850$1146.
  creating $alu model for $macc $flatten\soc.\cpu.$sub$../picorv32.v:1842$1139.
  creating $alu model for $macc $flatten\soc.\cpu.$sub$../picorv32.v:1443$1028.
  creating $alu model for $macc $flatten\soc.\cpu.$sub$../picorv32.v:1426$1021.
  creating $alu model for $macc $flatten\soc.\cpu.$sub$../picorv32.v:1240$1197.
  creating $alu model for $macc $flatten\soc.\cpu.$add$../picorv32.v:912$725.
  creating $alu model for $macc $flatten\soc.\cpu.$add$../picorv32.v:908$724.
  creating $alu model for $macc $flatten\soc.\cpu.$add$../picorv32.v:382$598.
  creating $alu model for $macc $flatten\soc.\cpu.$add$../picorv32.v:1869$1150.
  creating $alu model for $macc $flatten\soc.\cpu.$add$../picorv32.v:1806$1125.
  creating $alu model for $macc $flatten\soc.\cpu.$add$../picorv32.v:1569$1078.
  creating $alu model for $macc $flatten\soc.\cpu.$add$../picorv32.v:1564$1077.
  creating $alu model for $macc $flatten\soc.\cpu.$add$../picorv32.v:1552$1074.
  creating $alu model for $macc $flatten\soc.\cpu.$add$../picorv32.v:1433$1023.
  creating $alu model for $macc $flatten\soc.\cpu.$add$../picorv32.v:1317$991.
  creating $alu model for $macc $flatten\soc.\cpu.$add$../picorv32.v:1240$1198.
  creating $alu model for $macc $add$pico_ice.v:49$386.
  creating $alu model for $macc $techmap$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.$add$/usr/bin/../share/yosys/mul2dsp.v:159$6962.
  creating $alu model for $macc $techmap$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.$add$/usr/bin/../share/yosys/mul2dsp.v:173$6964.
  creating $alu model for $macc $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:554$1248.
  creating $alu model for $macc $techmap$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.$add$/usr/bin/../share/yosys/mul2dsp.v:230$6970.
  creating $macc cell for $techmap$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/usr/bin/../share/yosys/mul2dsp.v:230$6970: $auto$alumacc.cc:365:replace_macc$7009
  creating $macc cell for $flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mul_sliceB_last: $auto$alumacc.cc:365:replace_macc$7010
  creating $macc cell for $flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last: $auto$alumacc.cc:365:replace_macc$7011
  creating $alu model for $flatten\soc.$ge$picosoc.v:162$418 ($ge): new $alu
  creating $alu model for $flatten\soc.$gt$picosoc.v:112$395 ($gt): new $alu
  creating $alu model for $flatten\soc.$lt$picosoc.v:162$420 ($lt): new $alu
  creating $alu model for $flatten\soc.$lt$picosoc.v:209$430 ($lt): merged with $flatten\soc.$ge$picosoc.v:162$418.
  creating $alu model for $flatten\soc.\cpu.$ge$../picorv32.v:1835$1131 ($ge): new $alu
  creating $alu model for $flatten\soc.\cpu.$lt$../picorv32.v:1242$1201 ($lt): new $alu
  creating $alu model for $flatten\soc.\cpu.$lt$../picorv32.v:1243$1202 ($lt): merged with $flatten\soc.\cpu.$sub$../picorv32.v:1240$1197.
  creating $alu model for $flatten\soc.\simpleuart.$gt$simpleuart.v:130$466 ($gt): new $alu
  creating $alu model for $flatten\soc.\simpleuart.$gt$simpleuart.v:84$454 ($gt): new $alu
  creating $alu model for $flatten\soc.\simpleuart.$gt$simpleuart.v:90$455 ($gt): new $alu
  creating $alu model for $flatten\soc.$eq$picosoc.v:117$397 ($eq): merged with $flatten\soc.$lt$picosoc.v:162$420.
  creating $alu model for $flatten\soc.\cpu.$eq$../picorv32.v:1241$1200 ($eq): merged with $flatten\soc.\cpu.$sub$../picorv32.v:1240$1197.
  creating $alu cell for $flatten\soc.\simpleuart.$gt$simpleuart.v:90$455: $auto$alumacc.cc:485:replace_alu$7020
  creating $alu cell for $flatten\soc.\simpleuart.$gt$simpleuart.v:84$454: $auto$alumacc.cc:485:replace_alu$7031
  creating $alu cell for $flatten\soc.\simpleuart.$gt$simpleuart.v:130$466: $auto$alumacc.cc:485:replace_alu$7036
  creating $alu cell for $flatten\soc.\cpu.$ge$../picorv32.v:1835$1131: $auto$alumacc.cc:485:replace_alu$7041
  creating $alu cell for $flatten\soc.$lt$picosoc.v:162$420, $flatten\soc.$eq$picosoc.v:117$397: $auto$alumacc.cc:485:replace_alu$7050
  creating $alu cell for $flatten\soc.$gt$picosoc.v:112$395: $auto$alumacc.cc:485:replace_alu$7061
  creating $alu cell for $flatten\soc.$ge$picosoc.v:162$418, $flatten\soc.$lt$picosoc.v:209$430: $auto$alumacc.cc:485:replace_alu$7066
  creating $alu cell for $techmap$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[1].mul.$add$/usr/bin/../share/yosys/mul2dsp.v:230$6970: $auto$alumacc.cc:485:replace_alu$7079
  creating $alu cell for $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:554$1248: $auto$alumacc.cc:485:replace_alu$7082
  creating $alu cell for $techmap$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.$add$/usr/bin/../share/yosys/mul2dsp.v:173$6964: $auto$alumacc.cc:485:replace_alu$7085
  creating $alu cell for $techmap$flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.$add$/usr/bin/../share/yosys/mul2dsp.v:159$6962: $auto$alumacc.cc:485:replace_alu$7088
  creating $alu cell for $add$pico_ice.v:49$386: $auto$alumacc.cc:485:replace_alu$7091
  creating $alu cell for $flatten\soc.\cpu.$add$../picorv32.v:1317$991: $auto$alumacc.cc:485:replace_alu$7094
  creating $alu cell for $flatten\soc.\cpu.$add$../picorv32.v:1433$1023: $auto$alumacc.cc:485:replace_alu$7097
  creating $alu cell for $flatten\soc.\cpu.$add$../picorv32.v:1552$1074: $auto$alumacc.cc:485:replace_alu$7100
  creating $alu cell for $flatten\soc.\cpu.$add$../picorv32.v:1564$1077: $auto$alumacc.cc:485:replace_alu$7103
  creating $alu cell for $flatten\soc.\cpu.$add$../picorv32.v:1569$1078: $auto$alumacc.cc:485:replace_alu$7106
  creating $alu cell for $flatten\soc.\cpu.$add$../picorv32.v:1806$1125: $auto$alumacc.cc:485:replace_alu$7109
  creating $alu cell for $flatten\soc.\cpu.$add$../picorv32.v:1869$1150: $auto$alumacc.cc:485:replace_alu$7112
  creating $alu cell for $flatten\soc.\cpu.$add$../picorv32.v:382$598: $auto$alumacc.cc:485:replace_alu$7115
  creating $alu cell for $flatten\soc.\cpu.$add$../picorv32.v:908$724: $auto$alumacc.cc:485:replace_alu$7118
  creating $alu cell for $flatten\soc.\cpu.$add$../picorv32.v:912$725: $auto$alumacc.cc:485:replace_alu$7121
  creating $alu cell for $flatten\soc.\cpu.$lt$../picorv32.v:1242$1201: $auto$alumacc.cc:485:replace_alu$7124
  creating $alu cell for $flatten\soc.\cpu.$add$../picorv32.v:1240$1198: $auto$alumacc.cc:485:replace_alu$7131
  creating $alu cell for $flatten\soc.\cpu.$sub$../picorv32.v:1240$1197, $flatten\soc.\cpu.$lt$../picorv32.v:1243$1202, $flatten\soc.\cpu.$eq$../picorv32.v:1241$1200: $auto$alumacc.cc:485:replace_alu$7134
  creating $alu cell for $flatten\soc.\cpu.$sub$../picorv32.v:1426$1021: $auto$alumacc.cc:485:replace_alu$7141
  creating $alu cell for $flatten\soc.\cpu.$sub$../picorv32.v:1443$1028: $auto$alumacc.cc:485:replace_alu$7144
  creating $alu cell for $flatten\soc.\cpu.$sub$../picorv32.v:1842$1139: $auto$alumacc.cc:485:replace_alu$7147
  creating $alu cell for $flatten\soc.\cpu.$sub$../picorv32.v:1850$1146: $auto$alumacc.cc:485:replace_alu$7150
  creating $alu cell for $flatten\soc.\simpleuart.$add$simpleuart.v:112$460: $auto$alumacc.cc:485:replace_alu$7153
  creating $alu cell for $flatten\soc.\simpleuart.$add$simpleuart.v:74$451: $auto$alumacc.cc:485:replace_alu$7156
  creating $alu cell for $flatten\soc.\simpleuart.$add$simpleuart.v:99$457: $auto$alumacc.cc:485:replace_alu$7159
  creating $alu cell for $flatten\soc.\simpleuart.$sub$simpleuart.v:132$468: $auto$alumacc.cc:485:replace_alu$7162
  creating $alu cell for $flatten\soc.\spimemio.$add$spimemio.v:226$511: $auto$alumacc.cc:485:replace_alu$7165
  creating $alu cell for $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:471$1219: $auto$alumacc.cc:485:replace_alu$7168
  creating $alu cell for $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:491$1226: $auto$alumacc.cc:485:replace_alu$7171
  creating $alu cell for $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:524$1238: $auto$alumacc.cc:485:replace_alu$7174
  created 37 $alu and 3 $macc cells.

7.28. Executing OPT pass (performing simple optimizations).

7.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.
<suppressed ~7 debug messages>

7.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

7.28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pico_ice..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~159 debug messages>

7.28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pico_ice.
Performed a total of 0 changes.

7.28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
Removed a total of 0 cells.

7.28.6. Executing OPT_DFF pass (perform DFF optimizations).

7.28.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..
Removed 1 unused cells and 88 unused wires.
<suppressed ~2 debug messages>

7.28.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.

7.28.9. Rerunning OPT passes. (Maybe there is more to do..)

7.28.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pico_ice..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~159 debug messages>

7.28.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pico_ice.
Performed a total of 0 changes.

7.28.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
Removed a total of 0 cells.

7.28.13. Executing OPT_DFF pass (perform DFF optimizations).

7.28.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..

7.28.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.

7.28.16. Finished OPT passes. (There is nothing left to do.)

7.29. Executing MEMORY pass.

7.29.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.29.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.29.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.29.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.29.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.29.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..

7.29.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory pico_ice.soc.cpu.cpuregs.regs by address:

7.29.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..

7.29.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..

7.31. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory pico_ice.soc.cpu.cpuregs.regs via $__ICE40_RAM4K_
<suppressed ~65 debug messages>

7.32. Executing TECHMAP pass (map to technology primitives).

7.32.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

7.32.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

7.32.3. Continuing TECHMAP pass.
Using template $paramod$a1f6b5309207cf102bfb625dccbd224ad06df61d\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
No more expansions possible.
<suppressed ~31 debug messages>

7.33. Executing ICE40_BRAMINIT pass.

7.34. Executing OPT pass (performing simple optimizations).

7.34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.
<suppressed ~213 debug messages>

7.34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

7.34.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1134:emulate_transparency$7188 ($dffe) from module pico_ice.
Adding SRST signal on $auto$ff.cc:266:slice$6620 ($dffe) from module pico_ice (D = $flatten\soc.\cpu.$procmux$4326_Y, Q = \soc.cpu.mem_valid, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$6592 ($dffe) from module pico_ice (D = $flatten\soc.\cpu.$procmux$4268_Y, Q = \soc.cpu.mem_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$6444 ($dffe) from module pico_ice (D = $auto$wreduce.cc:455:run$6947 [1:0], Q = \soc.spimemio.rd_addr [1:0]).

7.34.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..
Removed 21 unused cells and 212 unused wires.
<suppressed ~25 debug messages>

7.34.5. Rerunning OPT passes. (Removed registers in this run.)

7.34.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.
<suppressed ~2 debug messages>

7.34.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
Removed a total of 0 cells.

7.34.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\soc.\cpu.$procdff$5139 ($dff) from module pico_ice (D = $flatten\soc.\cpu.$0\reg_sh[4:0] [1:0], Q = \soc.cpu.reg_sh [1:0]).
Setting constant 1-bit at position 0 on $flatten\soc.\cpu.\genblk1.pcpi_mul.$procdff$5108 ($dff) from module pico_ice.
Setting constant 1-bit at position 1 on $flatten\soc.\cpu.\genblk1.pcpi_mul.$procdff$5108 ($dff) from module pico_ice.
Setting constant 1-bit at position 2 on $flatten\soc.\cpu.\genblk1.pcpi_mul.$procdff$5108 ($dff) from module pico_ice.
Setting constant 1-bit at position 3 on $flatten\soc.\cpu.\genblk1.pcpi_mul.$procdff$5108 ($dff) from module pico_ice.
Setting constant 1-bit at position 4 on $flatten\soc.\cpu.\genblk1.pcpi_mul.$procdff$5108 ($dff) from module pico_ice.
Setting constant 1-bit at position 5 on $flatten\soc.\cpu.\genblk1.pcpi_mul.$procdff$5108 ($dff) from module pico_ice.
Setting constant 1-bit at position 6 on $flatten\soc.\cpu.\genblk1.pcpi_mul.$procdff$5108 ($dff) from module pico_ice.
Setting constant 1-bit at position 7 on $flatten\soc.\cpu.\genblk1.pcpi_mul.$procdff$5108 ($dff) from module pico_ice.
Setting constant 1-bit at position 8 on $flatten\soc.\cpu.\genblk1.pcpi_mul.$procdff$5108 ($dff) from module pico_ice.
Setting constant 1-bit at position 9 on $flatten\soc.\cpu.\genblk1.pcpi_mul.$procdff$5108 ($dff) from module pico_ice.
Setting constant 1-bit at position 10 on $flatten\soc.\cpu.\genblk1.pcpi_mul.$procdff$5108 ($dff) from module pico_ice.
Setting constant 1-bit at position 11 on $flatten\soc.\cpu.\genblk1.pcpi_mul.$procdff$5108 ($dff) from module pico_ice.
Setting constant 1-bit at position 12 on $flatten\soc.\cpu.\genblk1.pcpi_mul.$procdff$5108 ($dff) from module pico_ice.
Setting constant 1-bit at position 13 on $flatten\soc.\cpu.\genblk1.pcpi_mul.$procdff$5108 ($dff) from module pico_ice.
Setting constant 1-bit at position 14 on $flatten\soc.\cpu.\genblk1.pcpi_mul.$procdff$5108 ($dff) from module pico_ice.
Setting constant 1-bit at position 15 on $flatten\soc.\cpu.\genblk1.pcpi_mul.$procdff$5108 ($dff) from module pico_ice.

7.34.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

7.34.10. Rerunning OPT passes. (Removed registers in this run.)

7.34.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.

7.34.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
Removed a total of 0 cells.

7.34.13. Executing OPT_DFF pass (perform DFF optimizations).

7.34.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..

7.34.15. Finished fast OPT passes.

7.35. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

7.36. Executing OPT pass (performing simple optimizations).

7.36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.

7.36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
Removed a total of 0 cells.

7.36.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pico_ice..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~142 debug messages>

7.36.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pico_ice.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$7292: { $auto$opt_dff.cc:194:make_patterns_logic$7289 $auto$rtlil.cc:2371:Not$6426 $flatten\soc.\spimemio.$logic_and$spimemio.v:224$510_Y }
    Consolidated identical input bits for $pmux cell $flatten\soc.\cpu.$procmux$2460:
      Old ports: A=\soc.cpu.mem_rdata_word, B={ \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15:0] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7:0] }, Y=$flatten\soc.\cpu.$procmux$2460_Y
      New ports: A=\soc.cpu.mem_rdata_word [31:8], B={ \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15] \soc.cpu.mem_rdata_word [15:7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] \soc.cpu.mem_rdata_word [7] }, Y=$flatten\soc.\cpu.$procmux$2460_Y [31:8]
      New connections: $flatten\soc.\cpu.$procmux$2460_Y [7:0] = \soc.cpu.mem_rdata_word [7:0]
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$2716: { \soc.cpu.cpu_state [3] $auto$opt_reduce.cc:134:opt_pmux$7300 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3026: { $auto$opt_reduce.cc:134:opt_pmux$7302 $auto$opt_reduce.cc:134:opt_pmux$5342 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3234: { \soc.cpu.cpu_state [4] $auto$opt_reduce.cc:134:opt_pmux$7304 }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3488: { $flatten\soc.\cpu.$procmux$3507_CMP $flatten\soc.\cpu.$procmux$3489_CMP }
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$3490: { $flatten\soc.\cpu.$procmux$3487_CMP $flatten\soc.\cpu.$procmux$3505_CMP }
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3540:
      Old ports: A={ \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] \soc.cpu.mem_rdata_latched [31] }, B={ \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] }, Y=$flatten\soc.\cpu.$procmux$3540_Y
      New ports: A=\soc.cpu.mem_rdata_latched [31], B=\soc.cpu.mem_rdata_latched [12], Y=$flatten\soc.\cpu.$procmux$3540_Y [0]
      New connections: $flatten\soc.\cpu.$procmux$3540_Y [11:1] = { $flatten\soc.\cpu.$procmux$3540_Y [0] $flatten\soc.\cpu.$procmux$3540_Y [0] $flatten\soc.\cpu.$procmux$3540_Y [0] $flatten\soc.\cpu.$procmux$3540_Y [0] $flatten\soc.\cpu.$procmux$3540_Y [0] $flatten\soc.\cpu.$procmux$3540_Y [0] $flatten\soc.\cpu.$procmux$3540_Y [0] $flatten\soc.\cpu.$procmux$3540_Y [0] $flatten\soc.\cpu.$procmux$3540_Y [0] $flatten\soc.\cpu.$procmux$3540_Y [0] $flatten\soc.\cpu.$procmux$3540_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3568:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:455:run$6934 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$6934 [1]
      New connections: $auto$wreduce.cc:455:run$6934 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3746:
      Old ports: A=5'00000, B={ 2'01 \soc.cpu.mem_rdata_latched [4:2] }, Y=$flatten\soc.\cpu.$procmux$3746_Y
      New ports: A=4'0000, B={ 1'1 \soc.cpu.mem_rdata_latched [4:2] }, Y=$flatten\soc.\cpu.$procmux$3746_Y [3:0]
      New connections: $flatten\soc.\cpu.$procmux$3746_Y [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3753:
      Old ports: A=\soc.cpu.mem_rdata_latched [19:12], B={ \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] }, Y=$flatten\soc.\cpu.$procmux$3753_Y
      New ports: A=\soc.cpu.mem_rdata_latched [19:13], B={ \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] }, Y=$flatten\soc.\cpu.$procmux$3753_Y [7:1]
      New connections: $flatten\soc.\cpu.$procmux$3753_Y [0] = \soc.cpu.mem_rdata_latched [12]
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3778:
      Old ports: A=5'00000, B={ 2'01 \soc.cpu.mem_rdata_latched [9:7] }, Y=$flatten\soc.\cpu.$procmux$3778_Y
      New ports: A=4'0000, B={ 1'1 \soc.cpu.mem_rdata_latched [9:7] }, Y=$flatten\soc.\cpu.$procmux$3778_Y [3:0]
      New connections: $flatten\soc.\cpu.$procmux$3778_Y [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3796:
      Old ports: A=5'00000, B={ 2'01 \soc.cpu.mem_rdata_latched [4:2] }, Y=$flatten\soc.\cpu.$procmux$3796_Y
      New ports: A=4'0000, B={ 1'1 \soc.cpu.mem_rdata_latched [4:2] }, Y=$flatten\soc.\cpu.$procmux$3796_Y [3:0]
      New connections: $flatten\soc.\cpu.$procmux$3796_Y [4] = 1'0
    New ctrl vector for $pmux cell $flatten\soc.\cpu.$procmux$4268: { $flatten\soc.\cpu.$procmux$4231_CMP $auto$opt_reduce.cc:134:opt_pmux$7306 }
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$4420:
      Old ports: A={ \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] }, B={ \soc.cpu.mem_rdata_latched [6] 4'0000 }, Y=$flatten\soc.\cpu.$procmux$4420_Y
      New ports: A={ \soc.cpu.mem_rdata_latched [12] \soc.cpu.mem_rdata_latched [12] }, B={ \soc.cpu.mem_rdata_latched [6] 1'0 }, Y={ $flatten\soc.\cpu.$procmux$4420_Y [4] $flatten\soc.\cpu.$procmux$4420_Y [0] }
      New connections: $flatten\soc.\cpu.$procmux$4420_Y [3:1] = { $flatten\soc.\cpu.$procmux$4420_Y [0] $flatten\soc.\cpu.$procmux$4420_Y [0] $flatten\soc.\cpu.$procmux$4420_Y [0] }
    Consolidated identical input bits for $pmux cell $flatten\soc.\cpu.$procmux$4562:
      Old ports: A={ 24'000000000000000000000000 \soc.cpu.mem_rdata [7:0] }, B={ 24'000000000000000000000000 \soc.cpu.mem_rdata [15:8] 24'000000000000000000000000 \soc.cpu.mem_rdata [23:16] 24'000000000000000000000000 \soc.cpu.mem_rdata [31:24] }, Y=$flatten\soc.\cpu.$3\mem_rdata_word[31:0]
      New ports: A=\soc.cpu.mem_rdata [7:0], B={ \soc.cpu.mem_rdata [15:8] \soc.cpu.mem_rdata [23:16] \soc.cpu.mem_rdata [31:24] }, Y=$flatten\soc.\cpu.$3\mem_rdata_word[31:0] [7:0]
      New connections: $flatten\soc.\cpu.$3\mem_rdata_word[31:0] [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$4571:
      Old ports: A={ 16'0000000000000000 \soc.cpu.mem_rdata [15:0] }, B={ 16'0000000000000000 \soc.cpu.mem_rdata [31:16] }, Y=$flatten\soc.\cpu.$2\mem_rdata_word[31:0]
      New ports: A=\soc.cpu.mem_rdata [15:0], B=\soc.cpu.mem_rdata [31:16], Y=$flatten\soc.\cpu.$2\mem_rdata_word[31:0] [15:0]
      New connections: $flatten\soc.\cpu.$2\mem_rdata_word[31:0] [31:16] = 16'0000000000000000
    Consolidated identical input bits for $pmux cell $flatten\soc.\cpu.$procmux$4587:
      Old ports: A=\soc.cpu.reg_op2, B={ \soc.cpu.reg_op2 [15:0] \soc.cpu.reg_op2 [15:0] \soc.cpu.reg_op2 [7:0] \soc.cpu.reg_op2 [7:0] \soc.cpu.reg_op2 [7:0] \soc.cpu.reg_op2 [7:0] }, Y=\soc.cpu.mem_la_wdata
      New ports: A=\soc.cpu.reg_op2 [31:8], B={ \soc.cpu.reg_op2 [15:0] \soc.cpu.reg_op2 [15:0] \soc.cpu.reg_op2 [7:0] \soc.cpu.reg_op2 [7:0] }, Y=\soc.cpu.mem_la_wdata [31:8]
      New connections: \soc.cpu.mem_la_wdata [7:0] = \soc.cpu.reg_op2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$ternary$../picorv32.v:1317$990:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:455:run$6937 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:455:run$6937 [2:1]
      New connections: $auto$wreduce.cc:455:run$6937 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$ternary$../picorv32.v:1541$1066:
      Old ports: A=2'00, B=2'10, Y=$flatten\soc.\cpu.$ternary$../picorv32.v:1541$1066_Y
      New ports: A=1'0, B=1'1, Y=$flatten\soc.\cpu.$ternary$../picorv32.v:1541$1066_Y [1]
      New connections: $flatten\soc.\cpu.$ternary$../picorv32.v:1541$1066_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$ternary$../picorv32.v:1546$1068:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:455:run$6938 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$6938 [2] $auto$wreduce.cc:455:run$6938 [0] }
      New connections: $auto$wreduce.cc:455:run$6938 [1] = $auto$wreduce.cc:455:run$6938 [0]
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$ternary$../picorv32.v:1552$1073:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:455:run$6939 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:455:run$6939 [2:1]
      New connections: $auto$wreduce.cc:455:run$6939 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$ternary$../picorv32.v:382$599:
      Old ports: A={ \soc.cpu.reg_op1 [31:2] 2'00 }, B={ $flatten\soc.\cpu.$add$../picorv32.v:382$598_Y 2'00 }, Y=\soc.cpu.mem_la_addr
      New ports: A=\soc.cpu.reg_op1 [31:2], B=$flatten\soc.\cpu.$add$../picorv32.v:382$598_Y, Y=\soc.cpu.mem_la_addr [31:2]
      New connections: \soc.cpu.mem_la_addr [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$ternary$../picorv32.v:411$614:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\soc.\cpu.$ternary$../picorv32.v:411$614_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\soc.\cpu.$ternary$../picorv32.v:411$614_Y [2] $flatten\soc.\cpu.$ternary$../picorv32.v:411$614_Y [0] }
      New connections: { $flatten\soc.\cpu.$ternary$../picorv32.v:411$614_Y [3] $flatten\soc.\cpu.$ternary$../picorv32.v:411$614_Y [1] } = { $flatten\soc.\cpu.$ternary$../picorv32.v:411$614_Y [2] $flatten\soc.\cpu.$ternary$../picorv32.v:411$614_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$ternary$../picorv32.v:491$630:
      Old ports: A=6'000000, B=6'100000, Y=$auto$wreduce.cc:455:run$6940 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$6940 [5]
      New connections: $auto$wreduce.cc:455:run$6940 [4:0] = 5'00000
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$ternary$../picorv32.v:617$674:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:455:run$6941 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$6941 [0]
      New connections: $auto$wreduce.cc:455:run$6941 [1] = $auto$wreduce.cc:455:run$6941 [0]
    Consolidated identical input bits for $mux cell $flatten\soc.\simpleuart.$ternary$simpleuart.v:53$446:
      Old ports: A=32'11111111111111111111111111111111, B={ 24'000000000000000000000000 \soc.simpleuart.recv_buf_data }, Y=\soc.simpleuart_reg_dat_do
      New ports: A=9'111111111, B={ 1'0 \soc.simpleuart.recv_buf_data }, Y=\soc.simpleuart_reg_dat_do [8:0]
      New connections: \soc.simpleuart_reg_dat_do [31:9] = { \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] \soc.simpleuart_reg_dat_do [8] }
    Consolidated identical input bits for $pmux cell $flatten\soc.\spimemio.$procmux$4829:
      Old ports: A=4'0000, B=20'00000001001000110100, Y=$flatten\soc.\spimemio.$procmux$4829_Y
      New ports: A=3'000, B=15'000001010011100, Y=$flatten\soc.\spimemio.$procmux$4829_Y [2:0]
      New connections: $flatten\soc.\spimemio.$procmux$4829_Y [3] = 1'0
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.$procmux$4829: { \soc.spimemio.state [8] \soc.spimemio.state [5] \soc.spimemio.state [11] \soc.spimemio.state [3] }
    Consolidated identical input bits for $pmux cell $flatten\soc.\spimemio.$procmux$4860:
      Old ports: A=8'11101101, B=24'111010111011101100000011, Y=$flatten\soc.\spimemio.$procmux$4860_Y
      New ports: A=5'10110, B=15'101010110100001, Y={ $flatten\soc.\spimemio.$procmux$4860_Y [6] $flatten\soc.\spimemio.$procmux$4860_Y [4:1] }
      New connections: { $flatten\soc.\spimemio.$procmux$4860_Y [7] $flatten\soc.\spimemio.$procmux$4860_Y [5] $flatten\soc.\spimemio.$procmux$4860_Y [0] } = { $flatten\soc.\spimemio.$procmux$4860_Y [3] $flatten\soc.\spimemio.$procmux$4860_Y [3] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\soc.\spimemio.$ternary$spimemio.v:316$518:
      Old ports: A=7'1111111, B=7'0100101, Y=$flatten\soc.\spimemio.$ternary$spimemio.v:316$518_Y [6:0]
      New ports: A=1'1, B=1'0, Y=$flatten\soc.\spimemio.$ternary$spimemio.v:316$518_Y [1]
      New connections: { $flatten\soc.\spimemio.$ternary$spimemio.v:316$518_Y [6:2] $flatten\soc.\spimemio.$ternary$spimemio.v:316$518_Y [0] } = { $flatten\soc.\spimemio.$ternary$spimemio.v:316$518_Y [1] 1'1 $flatten\soc.\spimemio.$ternary$spimemio.v:316$518_Y [1] $flatten\soc.\spimemio.$ternary$spimemio.v:316$518_Y [1] 2'11 }
    Consolidated identical input bits for $mux cell $flatten\soc.\spimemio.\xfer.$procmux$1499:
      Old ports: A=\soc.spimemio.xfer.count, B={ $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:524$1238_Y [3:1] \soc.spimemio.xfer.count [0] }, Y=$flatten\soc.\spimemio.\xfer.$5\next_count[3:0]
      New ports: A=\soc.spimemio.xfer.count [3:1], B=$flatten\soc.\spimemio.\xfer.$sub$spimemio.v:524$1238_Y [3:1], Y=$flatten\soc.\spimemio.\xfer.$5\next_count[3:0] [3:1]
      New connections: $flatten\soc.\spimemio.\xfer.$5\next_count[3:0] [0] = \soc.spimemio.xfer.count [0]
    Consolidated identical input bits for $mux cell $flatten\soc.\spimemio.\xfer.$procmux$1540:
      Old ports: A=\soc.spimemio.xfer.count, B={ $flatten\soc.\spimemio.\xfer.$sub$spimemio.v:491$1226_Y [3:2] \soc.spimemio.xfer.count [1:0] }, Y=$flatten\soc.\spimemio.\xfer.$4\next_count[3:0]
      New ports: A=\soc.spimemio.xfer.count [3:2], B=$flatten\soc.\spimemio.\xfer.$sub$spimemio.v:491$1226_Y [3:2], Y=$flatten\soc.\spimemio.\xfer.$4\next_count[3:0] [3:2]
      New connections: $flatten\soc.\spimemio.\xfer.$4\next_count[3:0] [1:0] = \soc.spimemio.xfer.count [1:0]
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\xfer.$procmux$1628: { $flatten\soc.\spimemio.\xfer.$procmux$1506_CMP $auto$opt_reduce.cc:134:opt_pmux$7308 }
    Consolidated identical input bits for $pmux cell $flatten\soc.\spimemio.\xfer.$procmux$1638:
      Old ports: A={ \soc.spimemio.xfer.obuffer [5:0] 2'00 }, B={ \soc.spimemio.xfer.obuffer [6:0] 1'0 \soc.spimemio.xfer.obuffer [3:0] 4'0000 \soc.spimemio.xfer.obuffer [3:0] 4'0000 }, Y=\soc.spimemio.xfer.next_obuffer
      New ports: A={ \soc.spimemio.xfer.obuffer [5:0] 1'0 }, B={ \soc.spimemio.xfer.obuffer [6:0] \soc.spimemio.xfer.obuffer [3:0] 3'000 \soc.spimemio.xfer.obuffer [3:0] 3'000 }, Y=\soc.spimemio.xfer.next_obuffer [7:1]
      New connections: \soc.spimemio.xfer.next_obuffer [0] = 1'0
    New ctrl vector for $pmux cell $flatten\soc.\spimemio.\xfer.$procmux$1638: { $flatten\soc.\spimemio.\xfer.$procmux$1506_CMP $auto$opt_reduce.cc:134:opt_pmux$7310 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$7299: { \soc.cpu.cpu_state [6] \soc.cpu.cpu_state [4] \soc.cpu.cpu_state [2] }
  Optimizing cells in module \pico_ice.
    Consolidated identical input bits for $mux cell $flatten\soc.$ternary$picosoc.v:132$412:
      Old ports: A=0, B=\soc.simpleuart_reg_dat_do, Y=$flatten\soc.$ternary$picosoc.v:132$412_Y
      New ports: A=9'000000000, B=\soc.simpleuart_reg_dat_do [8:0], Y=$flatten\soc.$ternary$picosoc.v:132$412_Y [8:0]
      New connections: $flatten\soc.$ternary$picosoc.v:132$412_Y [31:9] = { $flatten\soc.$ternary$picosoc.v:132$412_Y [8] $flatten\soc.$ternary$picosoc.v:132$412_Y [8] $flatten\soc.$ternary$picosoc.v:132$412_Y [8] $flatten\soc.$ternary$picosoc.v:132$412_Y [8] $flatten\soc.$ternary$picosoc.v:132$412_Y [8] $flatten\soc.$ternary$picosoc.v:132$412_Y [8] $flatten\soc.$ternary$picosoc.v:132$412_Y [8] $flatten\soc.$ternary$picosoc.v:132$412_Y [8] $flatten\soc.$ternary$picosoc.v:132$412_Y [8] $flatten\soc.$ternary$picosoc.v:132$412_Y [8] $flatten\soc.$ternary$picosoc.v:132$412_Y [8] $flatten\soc.$ternary$picosoc.v:132$412_Y [8] $flatten\soc.$ternary$picosoc.v:132$412_Y [8] $flatten\soc.$ternary$picosoc.v:132$412_Y [8] $flatten\soc.$ternary$picosoc.v:132$412_Y [8] $flatten\soc.$ternary$picosoc.v:132$412_Y [8] $flatten\soc.$ternary$picosoc.v:132$412_Y [8] $flatten\soc.$ternary$picosoc.v:132$412_Y [8] $flatten\soc.$ternary$picosoc.v:132$412_Y [8] $flatten\soc.$ternary$picosoc.v:132$412_Y [8] $flatten\soc.$ternary$picosoc.v:132$412_Y [8] $flatten\soc.$ternary$picosoc.v:132$412_Y [8] $flatten\soc.$ternary$picosoc.v:132$412_Y [8] }
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3780:
      Old ports: A=$flatten\soc.\cpu.$procmux$3778_Y, B={ 2'01 \soc.cpu.mem_rdata_latched [9:7] }, Y=$flatten\soc.\cpu.$procmux$3780_Y
      New ports: A=$flatten\soc.\cpu.$procmux$3778_Y [3:0], B={ 1'1 \soc.cpu.mem_rdata_latched [9:7] }, Y=$flatten\soc.\cpu.$procmux$3780_Y [3:0]
      New connections: $flatten\soc.\cpu.$procmux$3780_Y [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\soc.\spimemio.$procmux$4850:
      Old ports: A={ 1'1 $flatten\soc.\spimemio.$ternary$spimemio.v:316$518_Y [6:0] }, B={ 4'0000 \soc.spimemio.config_dummy }, Y=$flatten\soc.\spimemio.$procmux$4850_Y
      New ports: A={ 1'1 $flatten\soc.\spimemio.$ternary$spimemio.v:316$518_Y [1] $flatten\soc.\spimemio.$ternary$spimemio.v:316$518_Y [1] 1'1 $flatten\soc.\spimemio.$ternary$spimemio.v:316$518_Y [1] 1'1 }, B={ 2'00 \soc.spimemio.config_dummy }, Y=$flatten\soc.\spimemio.$procmux$4850_Y [5:0]
      New connections: $flatten\soc.\spimemio.$procmux$4850_Y [7:6] = $flatten\soc.\spimemio.$procmux$4850_Y [5:4]
  Optimizing cells in module \pico_ice.
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3782:
      Old ports: A=$flatten\soc.\cpu.$procmux$3780_Y, B={ 2'01 \soc.cpu.mem_rdata_latched [9:7] }, Y=$flatten\soc.\cpu.$procmux$3782_Y
      New ports: A=$flatten\soc.\cpu.$procmux$3780_Y [3:0], B={ 1'1 \soc.cpu.mem_rdata_latched [9:7] }, Y=$flatten\soc.\cpu.$procmux$3782_Y [3:0]
      New connections: $flatten\soc.\cpu.$procmux$3782_Y [4] = 1'0
  Optimizing cells in module \pico_ice.
Performed a total of 41 changes.

7.36.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

7.36.6. Executing OPT_DFF pass (perform DFF optimizations).

7.36.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

7.36.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.
<suppressed ~2 debug messages>

7.36.9. Rerunning OPT passes. (Maybe there is more to do..)

7.36.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pico_ice..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~144 debug messages>

7.36.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pico_ice.
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3284:
      Old ports: A=$flatten\soc.\cpu.$add$../picorv32.v:1552$1074_Y, B={ $flatten\soc.\cpu.$add$../picorv32.v:1569$1078_Y [31:1] $auto$alumacc.cc:501:replace_alu$7107 [0] }, Y=$flatten\soc.\cpu.$procmux$3284_Y
      New ports: A=$flatten\soc.\cpu.$add$../picorv32.v:1552$1074_Y [31:1], B=$flatten\soc.\cpu.$add$../picorv32.v:1569$1078_Y [31:1], Y=$flatten\soc.\cpu.$procmux$3284_Y [31:1]
      New connections: $flatten\soc.\cpu.$procmux$3284_Y [0] = $auto$alumacc.cc:501:replace_alu$7107 [0]
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3290:
      Old ports: A={ $flatten\soc.\cpu.$3\current_pc[31:0] [31:1] $auto$alumacc.cc:501:replace_alu$7107 [0] }, B=$flatten\soc.\cpu.$add$../picorv32.v:1552$1074_Y, Y=$flatten\soc.\cpu.$procmux$3290_Y
      New ports: A=$flatten\soc.\cpu.$3\current_pc[31:0] [31:1], B=$flatten\soc.\cpu.$add$../picorv32.v:1552$1074_Y [31:1], Y=$flatten\soc.\cpu.$procmux$3290_Y [31:1]
      New connections: $flatten\soc.\cpu.$procmux$3290_Y [0] = $auto$alumacc.cc:501:replace_alu$7107 [0]
  Optimizing cells in module \pico_ice.
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3286:
      Old ports: A={ $flatten\soc.\cpu.$3\current_pc[31:0] [31:1] $auto$alumacc.cc:501:replace_alu$7107 [0] }, B=$flatten\soc.\cpu.$procmux$3284_Y, Y=$flatten\soc.\cpu.$procmux$3286_Y
      New ports: A=$flatten\soc.\cpu.$3\current_pc[31:0] [31:1], B=$flatten\soc.\cpu.$procmux$3284_Y [31:1], Y=$flatten\soc.\cpu.$procmux$3286_Y [31:1]
      New connections: $flatten\soc.\cpu.$procmux$3286_Y [0] = $auto$alumacc.cc:501:replace_alu$7107 [0]
  Optimizing cells in module \pico_ice.
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3292:
      Old ports: A=$flatten\soc.\cpu.$procmux$3286_Y, B=$flatten\soc.\cpu.$procmux$3290_Y, Y=$flatten\soc.\cpu.$procmux$3292_Y
      New ports: A=$flatten\soc.\cpu.$procmux$3286_Y [31:1], B=$flatten\soc.\cpu.$procmux$3290_Y [31:1], Y=$flatten\soc.\cpu.$procmux$3292_Y [31:1]
      New connections: $flatten\soc.\cpu.$procmux$3292_Y [0] = $auto$alumacc.cc:501:replace_alu$7107 [0]
  Optimizing cells in module \pico_ice.
    Consolidated identical input bits for $mux cell $flatten\soc.\cpu.$procmux$3295:
      Old ports: A=$flatten\soc.\cpu.$procmux$3292_Y, B={ $flatten\soc.\cpu.$3\current_pc[31:0] [31:1] $auto$alumacc.cc:501:replace_alu$7107 [0] }, Y=$flatten\soc.\cpu.$procmux$3295_Y
      New ports: A=$flatten\soc.\cpu.$procmux$3292_Y [31:1], B=$flatten\soc.\cpu.$3\current_pc[31:0] [31:1], Y=$flatten\soc.\cpu.$procmux$3295_Y [31:1]
      New connections: $flatten\soc.\cpu.$procmux$3295_Y [0] = $auto$alumacc.cc:501:replace_alu$7107 [0]
  Optimizing cells in module \pico_ice.
Performed a total of 5 changes.

7.36.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
Removed a total of 0 cells.

7.36.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$6376 ($dffe) from module pico_ice (D = \soc.spimemio.din_data [0], Q = \soc.spimemio.xfer.obuffer [0], rval = 1'0).
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$6473 ($sdffe) from module pico_ice.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$6615 ($dffe) from module pico_ice.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$6615 ($dffe) from module pico_ice.

7.36.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..

7.36.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.
<suppressed ~8 debug messages>

7.36.16. Rerunning OPT passes. (Maybe there is more to do..)

7.36.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pico_ice..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~144 debug messages>

7.36.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pico_ice.
    Consolidated identical input bits for $mux cell $flatten\soc.\spimemio.$procmux$4853:
      Old ports: A={ \soc.cpu.mem_addr [7:2] 2'00 }, B=8'00000000, Y=$flatten\soc.\spimemio.$procmux$4853_Y
      New ports: A=\soc.cpu.mem_addr [7:2], B=6'000000, Y=$flatten\soc.\spimemio.$procmux$4853_Y [7:2]
      New connections: $flatten\soc.\spimemio.$procmux$4853_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\soc.\spimemio.$ternary$spimemio.v:226$513:
      Old ports: A={ \soc.cpu.mem_addr [23:2] 2'00 }, B={ $auto$wreduce.cc:455:run$6946 [23:2] 2'x }, Y=$auto$wreduce.cc:455:run$6947 [23:0]
      New ports: A={ \soc.cpu.mem_addr [23:2] 1'0 }, B={ $auto$wreduce.cc:455:run$6946 [23:2] 1'x }, Y={ $auto$wreduce.cc:455:run$6947 [23:2] $auto$wreduce.cc:455:run$6947 [0] }
      New connections: $auto$wreduce.cc:455:run$6947 [1] = $auto$wreduce.cc:455:run$6947 [0]
  Optimizing cells in module \pico_ice.
Performed a total of 2 changes.

7.36.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
Removed a total of 0 cells.

7.36.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$6326 ($sdffe) from module pico_ice.

7.36.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

7.36.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.

7.36.23. Rerunning OPT passes. (Maybe there is more to do..)

7.36.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pico_ice..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~144 debug messages>

7.36.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pico_ice.
Performed a total of 0 changes.

7.36.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
Removed a total of 0 cells.

7.36.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 3 on $flatten\soc.\spimemio.\xfer.$procdff$5126 ($dff) from module pico_ice.

7.36.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..

7.36.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.

7.36.30. Rerunning OPT passes. (Maybe there is more to do..)

7.36.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pico_ice..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~144 debug messages>

7.36.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pico_ice.
Performed a total of 0 changes.

7.36.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
Removed a total of 0 cells.

7.36.34. Executing OPT_DFF pass (perform DFF optimizations).

7.36.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..

7.36.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.

7.36.37. Finished OPT passes. (There is nothing left to do.)

7.37. Executing ICE40_WRAPCARRY pass (wrap carries).

7.38. Executing TECHMAP pass (map to technology primitives).

7.38.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.38.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

7.38.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$d901baf1fb63991ac0a40d2e3f4807d372bb57a2\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $or.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_80_ice40_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_80_ice40_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ice40_alu for cells of type $alu.
Using template $paramod$03eba0cdd46566f6651a3011e0b5671fa6b5e494\_80_ice40_alu for cells of type $alu.
Using template $paramod$16349e5f556ea87a576d7d9941c668f31b6ef10b\_80_ice40_alu for cells of type $alu.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using extmapper maccmap for cells of type $macc.
  add \soc.cpu.genblk1.pcpi_mul.rs2 * \soc.cpu.genblk1.pcpi_mul.rs1 [32] (33x1 bits, signed)
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_80_ice40_alu for cells of type $alu.
Using template $paramod$f2669549f09b95f02f9cc0de2d22c189491fb0c0\_80_ice40_alu for cells of type $alu.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$fedb90247e1daaa8b0af86a595f377181f141d27\_90_pmux for cells of type $pmux.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_80_ice40_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
  add { 1'0 \soc.cpu.genblk1.pcpi_mul.rs1 [15:0] } * \soc.cpu.genblk1.pcpi_mul.rs2 [32] (17x1 bits, signed)
  add $flatten\soc.\cpu.\genblk1.pcpi_mul.$mul$../picorv32.v:2371$1269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial_sum[1] [48:32] (17 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_80_ice40_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ice40_alu for cells of type $alu.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$bdc78fe5225b43c64ccdf13e5eb67d9dcf228e8a\_80_ice40_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ice40_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ice40_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ice40_alu for cells of type $alu.
  add { 1'0 \soc.cpu.genblk1.pcpi_mul.rs1 [31:16] } * \soc.cpu.genblk1.pcpi_mul.rs2 [32] (17x1 bits, signed)
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
Using template $paramod$f3115659d5e2977ebd2cb01ff3557fc5f6187689\_90_pmux for cells of type $pmux.
Using template $paramod$c15e84c77f007506123baf6c4be45847f0e33a3b\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$70d30c21ff772b34d0d1da2801fbd781dc3c70e4\_90_pmux for cells of type $pmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using template $paramod$24fb226dd75c9d3f6955ec2ad61d794776778cf6\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$38e8498ccdc425801fe5312e427e3cf0d9089c58\_80_ice40_alu for cells of type $alu.
Using template $paramod$1b1e81b08462e7f621826ba0c290068af8e4e550\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod$3bb72ad0665cdca279bbc49ed6a39f403f16497f\_80_ice40_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod$dbef6e48cd28208af1b77a9bd7dfc80580f16131\_80_ice40_alu for cells of type $alu.
No more expansions possible.
<suppressed ~3811 debug messages>

7.39. Executing OPT pass (performing simple optimizations).

7.39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.
<suppressed ~3903 debug messages>

7.39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
<suppressed ~6279 debug messages>
Removed a total of 2093 cells.

7.39.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$12657 ($_DFFE_PP_) from module pico_ice (D = 1'x, Q = \soc.spimemio.rd_addr [0], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$27817 ($_SDFFCE_PN0P_) from module pico_ice.

7.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..
Removed 781 unused cells and 4927 unused wires.
<suppressed ~782 debug messages>

7.39.5. Rerunning OPT passes. (Removed registers in this run.)

7.39.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.
<suppressed ~3 debug messages>

7.39.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
Removed a total of 0 cells.

7.39.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$15869 ($_SDFFE_PN0P_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$2199.B_AND_S [32], Q = \soc.cpu.reg_pc [0]).
Adding SRST signal on $auto$ff.cc:266:slice$15625 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [31], Q = \soc.cpu.irq_pending [31], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$27823 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [31], Q = \soc.cpu.irq_pending [31]).
Adding SRST signal on $auto$ff.cc:266:slice$15624 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [30], Q = \soc.cpu.irq_pending [30], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$27831 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [30], Q = \soc.cpu.irq_pending [30]).
Adding SRST signal on $auto$ff.cc:266:slice$15623 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [29], Q = \soc.cpu.irq_pending [29], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$27839 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [29], Q = \soc.cpu.irq_pending [29]).
Adding SRST signal on $auto$ff.cc:266:slice$15622 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [28], Q = \soc.cpu.irq_pending [28], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$27847 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [28], Q = \soc.cpu.irq_pending [28]).
Adding SRST signal on $auto$ff.cc:266:slice$15621 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [27], Q = \soc.cpu.irq_pending [27], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$27855 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [27], Q = \soc.cpu.irq_pending [27]).
Adding SRST signal on $auto$ff.cc:266:slice$15620 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [26], Q = \soc.cpu.irq_pending [26], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$27863 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [26], Q = \soc.cpu.irq_pending [26]).
Adding SRST signal on $auto$ff.cc:266:slice$15619 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [25], Q = \soc.cpu.irq_pending [25], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$27871 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [25], Q = \soc.cpu.irq_pending [25]).
Adding SRST signal on $auto$ff.cc:266:slice$15618 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [24], Q = \soc.cpu.irq_pending [24], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$27879 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [24], Q = \soc.cpu.irq_pending [24]).
Adding SRST signal on $auto$ff.cc:266:slice$15617 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [23], Q = \soc.cpu.irq_pending [23], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$27887 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [23], Q = \soc.cpu.irq_pending [23]).
Adding SRST signal on $auto$ff.cc:266:slice$15616 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [22], Q = \soc.cpu.irq_pending [22], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$27895 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [22], Q = \soc.cpu.irq_pending [22]).
Adding SRST signal on $auto$ff.cc:266:slice$15615 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [21], Q = \soc.cpu.irq_pending [21], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$27903 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [21], Q = \soc.cpu.irq_pending [21]).
Adding SRST signal on $auto$ff.cc:266:slice$15614 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [20], Q = \soc.cpu.irq_pending [20], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$27911 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [20], Q = \soc.cpu.irq_pending [20]).
Adding SRST signal on $auto$ff.cc:266:slice$15613 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [19], Q = \soc.cpu.irq_pending [19], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$27919 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [19], Q = \soc.cpu.irq_pending [19]).
Adding SRST signal on $auto$ff.cc:266:slice$15612 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [18], Q = \soc.cpu.irq_pending [18], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$27927 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [18], Q = \soc.cpu.irq_pending [18]).
Adding SRST signal on $auto$ff.cc:266:slice$15611 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [17], Q = \soc.cpu.irq_pending [17], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$27935 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [17], Q = \soc.cpu.irq_pending [17]).
Adding SRST signal on $auto$ff.cc:266:slice$15610 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [16], Q = \soc.cpu.irq_pending [16], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$27943 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [16], Q = \soc.cpu.irq_pending [16]).
Adding SRST signal on $auto$ff.cc:266:slice$15609 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [15], Q = \soc.cpu.irq_pending [15], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$27951 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [15], Q = \soc.cpu.irq_pending [15]).
Adding SRST signal on $auto$ff.cc:266:slice$15608 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [14], Q = \soc.cpu.irq_pending [14], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$27959 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [14], Q = \soc.cpu.irq_pending [14]).
Adding SRST signal on $auto$ff.cc:266:slice$15607 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [13], Q = \soc.cpu.irq_pending [13], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$27967 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [13], Q = \soc.cpu.irq_pending [13]).
Adding SRST signal on $auto$ff.cc:266:slice$15606 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [12], Q = \soc.cpu.irq_pending [12], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$27975 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [12], Q = \soc.cpu.irq_pending [12]).
Adding SRST signal on $auto$ff.cc:266:slice$15605 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [11], Q = \soc.cpu.irq_pending [11], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$27983 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [11], Q = \soc.cpu.irq_pending [11]).
Adding SRST signal on $auto$ff.cc:266:slice$15604 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [10], Q = \soc.cpu.irq_pending [10], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$27991 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [10], Q = \soc.cpu.irq_pending [10]).
Adding SRST signal on $auto$ff.cc:266:slice$15603 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [9], Q = \soc.cpu.irq_pending [9], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$27999 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [9], Q = \soc.cpu.irq_pending [9]).
Adding SRST signal on $auto$ff.cc:266:slice$15602 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [8], Q = \soc.cpu.irq_pending [8], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$28007 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [8], Q = \soc.cpu.irq_pending [8]).
Adding SRST signal on $auto$ff.cc:266:slice$15601 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [7], Q = \soc.cpu.irq_pending [7], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$28015 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [7], Q = \soc.cpu.irq_pending [7]).
Adding SRST signal on $auto$ff.cc:266:slice$15600 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [6], Q = \soc.cpu.irq_pending [6], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$28023 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [6], Q = \soc.cpu.irq_pending [6]).
Adding SRST signal on $auto$ff.cc:266:slice$15599 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [5], Q = \soc.cpu.irq_pending [5], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$28031 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [5], Q = \soc.cpu.irq_pending [5]).
Adding SRST signal on $auto$ff.cc:266:slice$15598 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [4], Q = \soc.cpu.irq_pending [4], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$28039 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [4], Q = \soc.cpu.irq_pending [4]).
Adding SRST signal on $auto$ff.cc:266:slice$15597 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$2\next_irq_pending[31:0] [3], Q = \soc.cpu.irq_pending [3], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$28047 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$and$../picorv32.v:1513$1043_Y [3], Q = \soc.cpu.irq_pending [3]).
Adding SRST signal on $auto$ff.cc:266:slice$15595 ($_DFF_P_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$1830.Y, Q = \soc.cpu.irq_pending [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$28055 ($_SDFF_PN0_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$1830.Y, Q = \soc.cpu.irq_pending [1]).
Adding SRST signal on $auto$ff.cc:266:slice$14120 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [31], Q = \soc.cpu.decoded_imm [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14119 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [30], Q = \soc.cpu.decoded_imm [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14118 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [29], Q = \soc.cpu.decoded_imm [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14117 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [28], Q = \soc.cpu.decoded_imm [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14116 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [27], Q = \soc.cpu.decoded_imm [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14115 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [26], Q = \soc.cpu.decoded_imm [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14114 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [25], Q = \soc.cpu.decoded_imm [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14113 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [24], Q = \soc.cpu.decoded_imm [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14112 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [23], Q = \soc.cpu.decoded_imm [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14111 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [22], Q = \soc.cpu.decoded_imm [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14110 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [21], Q = \soc.cpu.decoded_imm [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14109 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [20], Q = \soc.cpu.decoded_imm [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14108 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [19], Q = \soc.cpu.decoded_imm [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14107 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [18], Q = \soc.cpu.decoded_imm [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14106 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [17], Q = \soc.cpu.decoded_imm [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14105 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [16], Q = \soc.cpu.decoded_imm [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14104 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [15], Q = \soc.cpu.decoded_imm [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14103 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [14], Q = \soc.cpu.decoded_imm [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14102 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [13], Q = \soc.cpu.decoded_imm [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14101 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [12], Q = \soc.cpu.decoded_imm [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14100 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [11], Q = \soc.cpu.decoded_imm [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14099 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [10], Q = \soc.cpu.decoded_imm [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14098 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [9], Q = \soc.cpu.decoded_imm [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14097 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [8], Q = \soc.cpu.decoded_imm [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14096 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [7], Q = \soc.cpu.decoded_imm [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14095 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [6], Q = \soc.cpu.decoded_imm [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14094 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [5], Q = \soc.cpu.decoded_imm [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14093 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [4], Q = \soc.cpu.decoded_imm [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14092 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [3], Q = \soc.cpu.decoded_imm [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14091 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [2], Q = \soc.cpu.decoded_imm [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$14090 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\cpu.$procmux$3716.Y_B [1], Q = \soc.cpu.decoded_imm [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12082 ($_SDFFE_PP0P_) from module pico_ice (D = $flatten\soc.\spimemio.\xfer.$procmux$1618.Y_B [0], Q = \soc.spimemio.xfer.count [0]).
Adding SRST signal on $auto$ff.cc:266:slice$12028 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4848.Y_B [7], Q = \soc.spimemio.din_data [7], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$12027 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4848.Y_B [6], Q = \soc.spimemio.din_data [6], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$12026 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4848.Y_B [5], Q = \soc.spimemio.din_data [5], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$12025 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4848.Y_B [4], Q = \soc.spimemio.din_data [4], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$12024 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4848.Y_B [3], Q = \soc.spimemio.din_data [3], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$12023 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4848.Y_B [2], Q = \soc.spimemio.din_data [2], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$12022 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4848.Y_B [1], Q = \soc.spimemio.din_data [1], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$12021 ($_DFFE_PP_) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4848.Y_B [0], Q = \soc.spimemio.din_data [0], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$11990 ($_SDFF_PP0_) from module pico_ice (D = $flatten\soc.\spimemio.$procmux$4736.Y_B, Q = \soc.spimemio.din_valid, rval = 1'0).

7.39.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..
Removed 130 unused cells and 36 unused wires.
<suppressed ~131 debug messages>

7.39.10. Rerunning OPT passes. (Removed registers in this run.)

7.39.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.
<suppressed ~2 debug messages>

7.39.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
<suppressed ~168 debug messages>
Removed a total of 56 cells.

7.39.13. Executing OPT_DFF pass (perform DFF optimizations).

7.39.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..
Removed 0 unused cells and 57 unused wires.
<suppressed ~1 debug messages>

7.39.15. Finished fast OPT passes.

7.40. Executing ICE40_OPT pass (performing simple optimizations).

7.40.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pico_ice.$auto$alumacc.cc:485:replace_alu$7041.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7041.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pico_ice.$auto$alumacc.cc:485:replace_alu$7050.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7050.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pico_ice.$auto$alumacc.cc:485:replace_alu$7061.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7050.BB [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pico_ice.$auto$alumacc.cc:485:replace_alu$7066.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$7050.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pico_ice.$auto$alumacc.cc:485:replace_alu$7097.slice[0].carry: CO=\soc.cpu.count_cycle [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pico_ice.$auto$alumacc.cc:485:replace_alu$7103.slice[0].carry: CO=\soc.cpu.count_instr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pico_ice.$auto$alumacc.cc:485:replace_alu$7141.slice[0].carry: CO=\soc.cpu.pcpi_timeout_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pico_ice.$auto$alumacc.cc:485:replace_alu$7144.slice[0].carry: CO=\soc.cpu.timer [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pico_ice.$auto$alumacc.cc:485:replace_alu$7147.slice[0].carry: CO=\soc.cpu.reg_sh [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pico_ice.$auto$alumacc.cc:485:replace_alu$7150.slice[0].carry: CO=\soc.cpu.reg_sh [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pico_ice.$auto$alumacc.cc:485:replace_alu$7153.slice[0].carry: CO=\soc.simpleuart.send_divcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pico_ice.$auto$alumacc.cc:485:replace_alu$7156.slice[0].carry: CO=\soc.simpleuart.recv_divcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pico_ice.$auto$alumacc.cc:485:replace_alu$7159.slice[0].carry: CO=\soc.simpleuart.recv_state [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pico_ice.$auto$alumacc.cc:485:replace_alu$7162.slice[0].carry: CO=\soc.simpleuart.send_bitcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pico_ice.$auto$alumacc.cc:485:replace_alu$7165.slice[0].carry: CO=\soc.spimemio.rd_addr [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) pico_ice.$auto$alumacc.cc:485:replace_alu$7165.slice[22].carry: CO=1'0

7.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.
<suppressed ~58 debug messages>

7.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

7.40.4. Executing OPT_DFF pass (perform DFF optimizations).

7.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..
Removed 3 unused cells and 3 unused wires.
<suppressed ~4 debug messages>

7.40.6. Rerunning OPT passes. (Removed registers in this run.)

7.40.7. Running ICE40 specific optimizations.

7.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.

7.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
Removed a total of 0 cells.

7.40.10. Executing OPT_DFF pass (perform DFF optimizations).

7.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..

7.40.12. Finished OPT passes. (There is nothing left to do.)

7.41. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

7.42. Executing TECHMAP pass (map to technology primitives).

7.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

7.42.2. Continuing TECHMAP pass.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_DFF_N_ for cells of type $_DFF_N_.
No more expansions possible.
<suppressed ~1273 debug messages>

7.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.

7.44. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping pico_ice.$auto$alumacc.cc:485:replace_alu$7097.slice[0].carry ($lut).
Mapping pico_ice.$auto$alumacc.cc:485:replace_alu$7103.slice[0].carry ($lut).
Mapping pico_ice.$auto$alumacc.cc:485:replace_alu$7141.slice[0].carry ($lut).
Mapping pico_ice.$auto$alumacc.cc:485:replace_alu$7144.slice[0].carry ($lut).
Mapping pico_ice.$auto$alumacc.cc:485:replace_alu$7147.slice[0].carry ($lut).
Mapping pico_ice.$auto$alumacc.cc:485:replace_alu$7150.slice[0].carry ($lut).
Mapping pico_ice.$auto$alumacc.cc:485:replace_alu$7153.slice[0].carry ($lut).
Mapping pico_ice.$auto$alumacc.cc:485:replace_alu$7156.slice[0].carry ($lut).
Mapping pico_ice.$auto$alumacc.cc:485:replace_alu$7159.slice[0].carry ($lut).
Mapping pico_ice.$auto$alumacc.cc:485:replace_alu$7162.slice[0].carry ($lut).
Mapping pico_ice.$auto$alumacc.cc:485:replace_alu$7165.slice[0].carry ($lut).
Mapping pico_ice.$auto$alumacc.cc:485:replace_alu$7165.slice[22].carry ($lut).

7.45. Executing ICE40_OPT pass (performing simple optimizations).

7.45.1. Running ICE40 specific optimizations.

7.45.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.
<suppressed ~511 debug messages>

7.45.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
<suppressed ~2703 debug messages>
Removed a total of 901 cells.

7.45.4. Executing OPT_DFF pass (perform DFF optimizations).

7.45.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..
Removed 0 unused cells and 7426 unused wires.
<suppressed ~1 debug messages>

7.45.6. Rerunning OPT passes. (Removed registers in this run.)

7.45.7. Running ICE40 specific optimizations.

7.45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pico_ice.

7.45.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pico_ice'.
Removed a total of 0 cells.

7.45.10. Executing OPT_DFF pass (perform DFF optimizations).

7.45.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pico_ice..

7.45.12. Finished OPT passes. (There is nothing left to do.)

7.46. Executing TECHMAP pass (map to technology primitives).

7.46.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

7.46.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.47. Executing ABC pass (technology mapping using ABC).

7.47.1. Extracting gate netlist of module `\pico_ice' to `<abc-temp-dir>/input.blif'..
Extracted 7531 gates and 9206 wires to a netlist network with 1673 inputs and 1128 outputs.

7.47.1.1. Executing ABC.
Running ABC command: "berkeley-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =    1889.
ABC: Participating nodes from both networks       =    3982.
ABC: Participating nodes from the first network   =    1905. (  65.26 % of nodes)
ABC: Participating nodes from the second network  =    2077. (  71.15 % of nodes)
ABC: Node pairs (any polarity)                    =    1899. (  65.06 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1469. (  50.33 % of names can be moved)
ABC: Total runtime =     0.20 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

7.47.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     2918
ABC RESULTS:        internal signals:     6405
ABC RESULTS:           input signals:     1673
ABC RESULTS:          output signals:     1128
Removing temp directory.

7.48. Executing ICE40_WRAPCARRY pass (wrap carries).

7.49. Executing TECHMAP pass (map to technology primitives).

7.49.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

7.49.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 228 unused cells and 4906 unused wires.

7.50. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     3596
  1-LUT              174
  2-LUT              558
  3-LUT             1233
  4-LUT             1631
  with \SB_CARRY    (#0)  659
  with \SB_CARRY    (#1)  658

Eliminating LUTs.
Number of LUTs:     3596
  1-LUT              174
  2-LUT              558
  3-LUT             1233
  4-LUT             1631
  with \SB_CARRY    (#0)  659
  with \SB_CARRY    (#1)  658

Combining LUTs.
Number of LUTs:     3554
  1-LUT              174
  2-LUT              515
  3-LUT             1197
  4-LUT             1668
  with \SB_CARRY    (#0)  659
  with \SB_CARRY    (#1)  658

Eliminated 0 LUTs.
Combined 42 LUTs.
<suppressed ~22810 debug messages>

7.51. Executing TECHMAP pass (map to technology primitives).

7.51.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

7.51.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$1911b0af8a365b2db3000de250cde43a93caa18e\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$d3f4c7e3f0239dbfbe248a0012ae40b9c40236fc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$5b94a2723bee3981c7b2df99b2c284c32a3097be\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$9583ab40db57ba76ead4c869be5b61dc3f252411\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$052ca015f1400ebf950f85d5f181f7a5865c336c\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$64669a7e87c28e39425dffff48145545533b4971\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$ad3a97108c9f4d10f8acfa309b668b9455d3d733\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$99a2a175d178a040bb1ffceb53184fb0f59423c6\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod$debd9b669717840687fe3e52f7822c4b59921848\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$d3a3ddc7575971ca62210d5a8f545d7e1ae72a48\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$5ab8703b1aa62946296547e85dc0a19366704a74\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$fd2847bd008edd03070f42355fdb14fda0191818\$lut for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod$e4f0672b1b304c5f823c392f5c998838e860eb67\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod$b82dd4a20dbf0d54061c2335089cd4250464eb8a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$506e03709b10468255f3d8819b486cd1340ca5e5\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$2d73cf21e7a3b53006ebbae47ecc48e73975ec46\$lut for cells of type $lut.
Using template $paramod$48e742702f055b463ab223112799b559534d85b4\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$2148a1805a1c3b3bf66b2f659d4ba0e8506227b2\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$2902eb8ec3ca272968b5d8a7010e48f85069ed0f\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$1b24100b2fd4c673c0fb73caa29fa7c0e2a28808\$lut for cells of type $lut.
Using template $paramod$8e020ada9f82301d4c48e2caec46e68acdfaec5c\$lut for cells of type $lut.
Using template $paramod$49308c380d4434ff502cc9276068deff427c75f2\$lut for cells of type $lut.
Using template $paramod$6f7c21ad6bbbd9676bc178fdb8b88ada5043ba74\$lut for cells of type $lut.
Using template $paramod$332fa40c56aff3007be704dee14bc36042d05721\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$644b99753403aa3d22ed739a3e4cbf050c6078c0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$c045e54223c42444ef585f3b4941543c0ec8d58a\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$aab4e632ba57d0134381a4f1040de6b8b91f86e0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$dc7df87ea4bb7ad4a03ab2482fa8025e17e5c667\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$f0202ddf8017d4471f62a6788b01b38475d29a17\$lut for cells of type $lut.
Using template $paramod$52b0f43ae6cb52b5e726dd3244952f6f33bb5f19\$lut for cells of type $lut.
Using template $paramod$f54c0ffd7b041ca43eac7710ab19c0666d826c22\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$1cec58bfb33a7a51c359586aade8e947536c006e\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$044e8b1893c94f717651c5cd428e71c892566f52\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod$7f1d4d90e673bcbb2ff1336dbced583301ac2d11\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$bc6dfbb9c5badfa11502af7a34b388438462c8f3\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$fd1e68d43235621014e35437b4508a97628b7e8f\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$51153b0d962ce60f956826811c0767a6e94fd10a\$lut for cells of type $lut.
Using template $paramod$3784dba640579a4afc309660f7762b61f8bb52d0\$lut for cells of type $lut.
Using template $paramod$7295da7c5b19f528a428229f2570e0a23ad372af\$lut for cells of type $lut.
Using template $paramod$d119410bab96963da0139669592048db2c09198b\$lut for cells of type $lut.
Using template $paramod$7eb00dbc62aefa046649f6bb6faa1ef961d12e98\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$cb32992e51dcc00437a87053fcf4571f3e5aa6f1\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$fd0c475e3e6f20ad225673464af09a8de603ab71\$lut for cells of type $lut.
Using template $paramod$30234ddca80ec18fbcf4d45d8bd1821aad47e8fd\$lut for cells of type $lut.
Using template $paramod$4f69d4d033e11c2ad5507aac664c04ab2a1cdc76\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod$44322768708ea1617c4f8f4845eb883e6765da22\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~6183 debug messages>
Removed 0 unused cells and 7822 unused wires.

7.52. Executing AUTONAME pass.
Renamed 174331 objects in module pico_ice (93 iterations).
<suppressed ~7423 debug messages>

7.53. Executing HIERARCHY pass (managing design hierarchy).

7.53.1. Analyzing design hierarchy..
Top module:  \pico_ice

7.53.2. Analyzing design hierarchy..
Top module:  \pico_ice
Removed 0 unused modules.

7.54. Printing statistics.

=== pico_ice ===

   Number of wires:               2129
   Number of wire bits:          10120
   Number of public wires:        2129
   Number of public wire bits:   10120
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5673
     SB_CARRY                      852
     SB_DFF                        184
     SB_DFFE                       431
     SB_DFFESR                     358
     SB_DFFESS                      65
     SB_DFFN                         4
     SB_DFFSR                      205
     SB_DFFSS                        4
     SB_IO                           4
     SB_LUT4                      3554
     SB_MAC16                        4
     SB_RAM40_4K                     4
     SB_SPRAM256KA                   4

7.55. Executing CHECK pass (checking for obvious problems).
Checking module pico_ice...
Found and reported 0 problems.

7.56. Executing JSON backend.

End of script. Logfile hash: 4b027e2598, CPU: user 11.53s system 0.02s, MEM: 85.78 MB peak
Yosys 0.23 (git sha1 7ce5011c24b)
Time spent: 28% 39x opt_expr (3 sec), 13% 31x opt_clean (1 sec), ...
