<HTML>
<HEAD>
<TITLE>First Encounter Report</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Innovus 15.20-p005_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID ufrgs-server-09)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Tue Nov 20 16:43:51 2018</TD></TR>
<TR><TD>#  Design:          /TD><TD>z80_topzera</TD></TR>
<TR><TD>#  Command:    </TD><TD>report_summary</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>No-driven Nets Information Page</H3>
<H4> General Caution: </H4>
<UL>
    <LI>TODO
</UL>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1>
    <TR>
    <TD>No-driven Nets<BR></TD>
    <TR>
    <TD>_FILLS_RESERVED<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/db_high[1]<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/db_high[3]<BR></TD>
    <TR>
    <TD>Z80_INST/alu_/db_low[3]<BR></TD>
    <TR>
    <TD>Z80_INST/n_147<BR></TD>
    <TR>
    <TD>Z80_INST/n_95<BR></TD>
    <TR>
    <TD>Z80_INST/n_16<BR></TD>
    <TR>
    <TD>Z80_INST/memory_ifc__SYNTHESIZED_WIRE_17<BR></TD>
    <TR>
    <TD>Z80_INST/memory_ifc__DFFE_mreq_ff2<BR></TD>
    <TR>
    <TD>Z80_INST/pla[4]<BR></TD>
    <TR>
    <TD>Z80_INST/pla[14]<BR></TD>
    <TR>
    <TD>Z80_INST/pla[18]<BR></TD>
    <TR>
    <TD>Z80_INST/pla[19]<BR></TD>
    <TR>
    <TD>Z80_INST/pla[22]<BR></TD>
    <TR>
    <TD>Z80_INST/pla[32]<BR></TD>
    <TR>
    <TD>Z80_INST/pla[36]<BR></TD>
    <TR>
    <TD>Z80_INST/pla[41]<BR></TD>
    <TR>
    <TD>Z80_INST/pla[54]<BR></TD>
    <TR>
    <TD>Z80_INST/pla[60]<BR></TD>
    <TR>
    <TD>Z80_INST/pla[62]<BR></TD>
    <TR>
    <TD>Z80_INST/pla[63]<BR></TD>
    <TR>
    <TD>Z80_INST/pla[67]<BR></TD>
    <TR>
    <TD>Z80_INST/pla[71]<BR></TD>
    <TR>
    <TD>Z80_INST/pla[87]<BR></TD>
    <TR>
    <TD>Z80_INST/pla[90]<BR></TD>
    <TR>
    <TD>Z80_INST/pla[93]<BR></TD>
    <TR>
    <TD>Z80_INST/pla[94]<BR></TD>
    <TR>
    <TD>Z80_INST/pla[98]<BR></TD>
    <TR>
    <TD>Z80_INST/pla[99]<BR></TD>
    <TR>
    <TD>Z80_INST/pla[100]<BR></TD>
    <TR>
    <TD>Z80_INST/pla[101]<BR></TD>
    <TR>
    <TD>Z80_INST/pla[102]<BR></TD>
    <TR>
    <TD>Z80_INST/pla[103]<BR></TD>
    <TR>
    <TD>Z80_INST/pla[104]<BR></TD>
    <TR>
    <TD>Z80_INST/db2[0]<BR></TD>
    <TR>
    <TD>Z80_INST/db2[7]<BR></TD>
    <TR>
    <TD>w_NMREQ<BR></TD>
    <TR>
    <TD>w_BUSRQ<BR></TD>
    <TR>
    <TD>w_nMREQ<BR></TD>
    <TR>
    <TD>D[0]<BR></TD>
    <TR>
    <TD>D[1]<BR></TD>
    <TR>
    <TD>D[2]<BR></TD>
    <TR>
    <TD>D[3]<BR></TD>
    <TR>
    <TD>D[4]<BR></TD>
    <TR>
    <TD>D[5]<BR></TD>
    <TR>
    <TD>D[6]<BR></TD>
    <TR>
    <TD>D[7]<BR></TD>
</TABLE>

</BODY>
</HTML>
