WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 GAp branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2547193 heartbeat IPC: 3.9259 cumulative IPC: 3.9259 (Simulation time: 0 hr 0 min 15 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2547194 cumulative IPC: 3.92589 (Simulation time: 0 hr 0 min 15 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2547194 (Simulation time: 0 hr 0 min 15 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 6682217 heartbeat IPC: 2.41837 cumulative IPC: 2.41837 (Simulation time: 0 hr 0 min 38 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 11790276 heartbeat IPC: 1.9577 cumulative IPC: 2.16379 (Simulation time: 0 hr 1 min 3 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 16467903 heartbeat IPC: 2.13784 cumulative IPC: 2.15507 (Simulation time: 0 hr 1 min 27 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 21031230 heartbeat IPC: 2.19139 cumulative IPC: 2.16403 (Simulation time: 0 hr 1 min 52 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 26134867 heartbeat IPC: 1.95939 cumulative IPC: 2.11976 (Simulation time: 0 hr 2 min 17 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 23587674 cumulative IPC: 2.11976 (Simulation time: 0 hr 2 min 17 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 23587674 (Simulation time: 0 hr 2 min 17 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/627.cam4_s-490B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.11976 instructions: 50000001 cycles: 23587674
CPU 0 Branch Prediction Accuracy: 95.0118% MPKI: 4.81768 Average ROB Occupancy at Mispredict: 66.3656
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00628
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.81116
BRANCH_DIRECT_CALL: 0.0001
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00014

LLC TOTAL       ACCESS:     723226  HIT:     496069  MISS:     227157
LLC LOAD         ACCESS:     307625  HIT:     207394  MISS:     100231
LLC RFO          ACCESS:     264621  HIT:     137797  MISS:     126824
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     150872  HIT:     150872  MISS:          0
LLC TRANSLATION  ACCESS:        108  HIT:          6  MISS:        102
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 233.035 cycles
cpu0_DTLB TOTAL       ACCESS:    9395761  HIT:    9337044  MISS:      58717
cpu0_DTLB LOAD         ACCESS:    9395761  HIT:    9337044  MISS:      58717
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.93077 cycles
cpu0_ITLB TOTAL       ACCESS:       9892  HIT:       9870  MISS:         22
cpu0_ITLB LOAD         ACCESS:       9892  HIT:       9870  MISS:         22
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 125.591 cycles
cpu0_L1D TOTAL       ACCESS:   11314178  HIT:    6146038  MISS:    5168140
cpu0_L1D LOAD         ACCESS:    7520876  HIT:    4497784  MISS:    3023092
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3792312  HIT:    1647527  MISS:    2144785
cpu0_L1D TRANSLATION  ACCESS:        990  HIT:        727  MISS:        263
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 14.3385 cycles
cpu0_L1I TOTAL       ACCESS:      13371  HIT:       9360  MISS:       4011
cpu0_L1I LOAD         ACCESS:      13371  HIT:       9360  MISS:       4011
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 86.0816 cycles
cpu0_L2C TOTAL       ACCESS:    1261681  HIT:     689250  MISS:     572431
cpu0_L2C LOAD         ACCESS:     630682  HIT:     323053  MISS:     307629
cpu0_L2C RFO          ACCESS:     279552  HIT:      14929  MISS:     264623
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     351312  HIT:     351241  MISS:         71
cpu0_L2C TRANSLATION  ACCESS:        135  HIT:         27  MISS:        108
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 112.897 cycles
cpu0_STLB TOTAL       ACCESS:      15747  HIT:      14890  MISS:        857
cpu0_STLB LOAD         ACCESS:      15747  HIT:      14890  MISS:        857
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 261.141 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     140036
  ROW_BUFFER_MISS:      86798
 AVG DBUS CONGESTED CYCLE:    3.92542
 WQ ROW_BUFFER_HIT:      11456
  ROW_BUFFER_MISS:      36095  FULL:          0
