INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 14:29:26 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.089ns  (required time - arrival time)
  Source:                 control_merge0/tehb/dataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            buffer12/dataReg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        8.034ns  (logic 1.818ns (22.629%)  route 6.216ns (77.371%))
  Logic Levels:           24  (CARRY4=7 LUT3=2 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1851, unset)         0.508     0.508    control_merge0/tehb/clk
    SLICE_X2Y137         FDRE                                         r  control_merge0/tehb/dataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.254     0.762 f  control_merge0/tehb/dataReg_reg[0]/Q
                         net (fo=2, routed)           0.421     1.183    control_merge0/tehb/control/dataReg
    SLICE_X3Y136         LUT5 (Prop_lut5_I0_O)        0.043     1.226 f  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=7, routed)           0.332     1.558    control_merge0/fork_valid/generateBlocks[1].regblock/control_merge0_index
    SLICE_X3Y137         LUT3 (Prop_lut3_I2_O)        0.043     1.601 r  control_merge0/fork_valid/generateBlocks[1].regblock/n_ready_INST_0_i_1/O
                         net (fo=70, routed)          0.569     2.170    control_merge0/fork_valid/generateBlocks[1].regblock/n_valid_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I0_O)        0.043     2.213 r  control_merge0/fork_valid/generateBlocks[1].regblock/outs[5]_i_1/O
                         net (fo=3, routed)           0.169     2.382    cmpi0/D[5]
    SLICE_X6Y136         LUT6 (Prop_lut6_I5_O)        0.043     2.425 r  cmpi0/memEnd_valid_i_41/O
                         net (fo=1, routed)           0.399     2.824    cmpi0/memEnd_valid_i_41_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     3.020 r  cmpi0/memEnd_valid_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.020    cmpi0/memEnd_valid_reg_i_27_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.070 r  cmpi0/memEnd_valid_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     3.070    cmpi0/memEnd_valid_reg_i_14_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.120 r  cmpi0/memEnd_valid_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.120    cmpi0/memEnd_valid_reg_i_5_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.170 r  cmpi0/memEnd_valid_reg_i_3/CO[3]
                         net (fo=97, routed)          0.462     3.631    init0/control/result[0]
    SLICE_X10Y140        LUT5 (Prop_lut5_I2_O)        0.043     3.674 r  init0/control/start_ready_INST_0_i_12/O
                         net (fo=99, routed)          0.380     4.055    init0/control/dataReg_reg[0]
    SLICE_X12Y137        LUT5 (Prop_lut5_I0_O)        0.043     4.098 r  init0/control/transmitValue_i_6__0/O
                         net (fo=24, routed)          0.405     4.502    cmpi7/p_2_in
    SLICE_X12Y134        LUT6 (Prop_lut6_I4_O)        0.043     4.545 r  cmpi7/Memory[1][0]_i_25/O
                         net (fo=1, routed)           0.319     4.865    cmpi7/Memory[1][0]_i_25_n_0
    SLICE_X15Y134        LUT5 (Prop_lut5_I4_O)        0.043     4.908 r  cmpi7/Memory[1][0]_i_17/O
                         net (fo=1, routed)           0.000     4.908    cmpi7/Memory[1][0]_i_17_n_0
    SLICE_X15Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     5.159 r  cmpi7/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.159    cmpi7/Memory_reg[1][0]_i_7_n_0
    SLICE_X15Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.208 r  cmpi7/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.208    cmpi7/Memory_reg[1][0]_i_3_n_0
    SLICE_X15Y136        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.315 r  cmpi7/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=6, routed)           0.220     5.534    buffer79/fifo/result[0]
    SLICE_X15Y137        LUT5 (Prop_lut5_I0_O)        0.123     5.657 r  buffer79/fifo/transmitValue_i_4__13/O
                         net (fo=7, routed)           0.195     5.853    buffer79/fifo/Empty_reg_2
    SLICE_X14Y137        LUT6 (Prop_lut6_I0_O)        0.043     5.896 r  buffer79/fifo/Empty_i_6__0/O
                         net (fo=2, routed)           0.281     6.177    buffer87/fifo/Empty_i_2__21
    SLICE_X13Y137        LUT6 (Prop_lut6_I3_O)        0.043     6.220 r  buffer87/fifo/Empty_i_4__1/O
                         net (fo=1, routed)           0.227     6.446    init0/control/Memory_reg[0][0]_1
    SLICE_X13Y137        LUT6 (Prop_lut6_I3_O)        0.043     6.489 f  init0/control/Empty_i_2__21/O
                         net (fo=4, routed)           0.348     6.837    fork6/control/generateBlocks[7].regblock/fullReg_i_10
    SLICE_X11Y140        LUT3 (Prop_lut3_I1_O)        0.043     6.880 r  fork6/control/generateBlocks[7].regblock/fullReg_i_20/O
                         net (fo=1, routed)           0.320     7.200    fork6/control/generateBlocks[12].regblock/fullReg_i_9_4
    SLICE_X11Y143        LUT6 (Prop_lut6_I5_O)        0.043     7.243 r  fork6/control/generateBlocks[12].regblock/fullReg_i_10/O
                         net (fo=1, routed)           0.416     7.659    fork6/control/generateBlocks[12].regblock/fullReg_i_10_n_0
    SLICE_X9Y143         LUT6 (Prop_lut6_I0_O)        0.043     7.702 r  fork6/control/generateBlocks[12].regblock/fullReg_i_9/O
                         net (fo=1, routed)           0.091     7.793    fork6/control/generateBlocks[13].regblock/transmitValue_reg_5
    SLICE_X9Y143         LUT6 (Prop_lut6_I5_O)        0.043     7.836 f  fork6/control/generateBlocks[13].regblock/fullReg_i_3__1/O
                         net (fo=29, routed)          0.466     8.302    buffer12/control/cmpi0_result_ready
    SLICE_X6Y140         LUT6 (Prop_lut6_I1_O)        0.043     8.345 r  buffer12/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.197     8.542    buffer12/control_n_14
    SLICE_X4Y141         FDRE                                         r  buffer12/dataReg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=1851, unset)         0.483     7.683    buffer12/clk
    SLICE_X4Y141         FDRE                                         r  buffer12/dataReg_reg[13]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X4Y141         FDRE (Setup_fdre_C_CE)      -0.194     7.453    buffer12/dataReg_reg[13]
  -------------------------------------------------------------------
                         required time                          7.453    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                 -1.089    




