
---------- Begin Simulation Statistics ----------
final_tick                                 9171172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142183                       # Simulator instruction rate (inst/s)
host_mem_usage                                 721000                       # Number of bytes of host memory used
host_op_rate                                   277526                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    70.33                       # Real time elapsed on the host
host_tick_rate                              130397911                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      19518974                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009171                       # Number of seconds simulated
sim_ticks                                  9171172000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2145144                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               7288                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             36052                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2477496                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             853965                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2145144                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1291179                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2477496                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  129581                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        24377                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  12750556                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6291763                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             36153                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2316794                       # Number of branches committed
system.cpu.commit.bw_lim_events               1095999                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             131                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          917564                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000004                       # Number of instructions committed
system.cpu.commit.committedOps               19518974                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      8901367                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.192806                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.760463                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3959140     44.48%     44.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1114603     12.52%     57.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       754564      8.48%     65.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       865596      9.72%     75.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       443183      4.98%     80.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       345183      3.88%     84.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       229877      2.58%     86.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        93222      1.05%     87.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1095999     12.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8901367                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     166374                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               112742                       # Number of function calls committed.
system.cpu.commit.int_insts                  19319839                       # Number of committed integer instructions.
system.cpu.commit.loads                       1991942                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        69419      0.36%      0.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15674033     80.30%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           82328      0.42%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           118027      0.60%     81.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          10700      0.05%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            128      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              52      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           23298      0.12%     81.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          97750      0.50%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1968394     10.08%     92.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1451041      7.43%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        23548      0.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          256      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19518974                       # Class of committed instruction
system.cpu.commit.refs                        3443239                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      19518974                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.917117                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.917117                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      1776667                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1776667                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62275.592555                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62275.592555                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59296.838467                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59296.838467                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      1749159                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1749159                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1713077000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1713077000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015483                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015483                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        27508                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         27508                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        17671                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17671                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    583303000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    583303000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005537                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005537                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9837                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9837                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1451294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1451294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67734.076151                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67734.076151                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66823.460647                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66823.460647                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1410034                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1410034                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2794707982                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2794707982                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028430                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028430                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        41260                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41260                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          793                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          793                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2704144982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2704144982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027883                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027883                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40467                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40467                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.890625                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               320                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         6365                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            8                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      3227961                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3227961                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65550.619212                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65550.619212                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65351.621780                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65351.621780                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      3159193                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3159193                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   4507784982                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4507784982                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021304                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021304                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        68768                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          68768                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        18464                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18464                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3287447982                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3287447982                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015584                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015584                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        50304                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        50304                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      3227961                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3227961                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65550.619212                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65550.619212                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65351.621780                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65351.621780                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      3159193                       # number of overall hits
system.cpu.dcache.overall_hits::total         3159193                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   4507784982                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4507784982                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021304                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021304                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        68768                       # number of overall misses
system.cpu.dcache.overall_misses::total         68768                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        18464                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18464                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3287447982                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3287447982                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015584                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015584                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        50304                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        50304                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9171172000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  49280                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          636                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             63.802024                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          6506226                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1016.490363                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992666                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992666                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9171172000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             50304                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           6506226                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1016.490363                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3209497                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        46030                       # number of writebacks
system.cpu.dcache.writebacks::total             46030                       # number of writebacks
system.cpu.decode.BlockedCycles               2561981                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               20819162                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3120983                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   3137282                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  36301                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                180602                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2064335                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1972                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9171172000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1467230                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          2499                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   9171172000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   9171172000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     2477496                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1609541                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5433945                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 19287                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10741543                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  106                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           958                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   72602                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.270139                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3565806                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             983546                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.171229                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            9037149                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.327860                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.345577                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5564174     61.57%     61.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   305157      3.38%     64.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   279434      3.09%     68.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   204640      2.26%     70.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   139520      1.54%     71.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   281468      3.11%     74.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   198189      2.19%     77.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   111819      1.24%     78.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1952748     21.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9037149                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    259071                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   145640                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      1609541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1609541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26349.667889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26349.667889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24977.164149                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24977.164149                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      1517099                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1517099                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2435815999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2435815999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.057434                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.057434                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst        92442                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         92442                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4729                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4729                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2190821999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2190821999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.054496                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.054496                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87713                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87713                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs           99                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      1609541                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1609541                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26349.667889                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26349.667889                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24977.164149                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24977.164149                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      1517099                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1517099                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   2435815999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2435815999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.057434                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.057434                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst        92442                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          92442                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst         4729                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4729                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2190821999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2190821999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.054496                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.054496                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst        87713                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87713                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      1609541                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1609541                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26349.667889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26349.667889                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24977.164149                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24977.164149                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      1517099                       # number of overall hits
system.cpu.icache.overall_hits::total         1517099                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   2435815999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2435815999                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.057434                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.057434                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst        92442                       # number of overall misses
system.cpu.icache.overall_misses::total         92442                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst         4729                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4729                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2190821999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2190821999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.054496                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.054496                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87713                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87713                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9171172000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                  87457                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          230                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             18.296170                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          3306795                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.626223                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998540                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998540                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9171172000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs             87713                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           3306795                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.626223                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1604812                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks        87457                       # number of writebacks
system.cpu.icache.writebacks::total             87457                       # number of writebacks
system.cpu.idleCycles                          134024                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                40762                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2349690                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.183182                       # Inst execution rate
system.cpu.iew.exec_refs                      3530413                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1467201                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  266535                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2132773                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               2050                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             14060                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1490448                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20436461                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2063212                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             51006                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              20022338                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4407                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                513347                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  36301                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                520614                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           304                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           285823                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          190                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       140821                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        39141                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            190                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        29453                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          11309                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  23249538                       # num instructions consuming a value
system.cpu.iew.wb_count                      19988213                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.610514                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14194174                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.179461                       # insts written-back per cycle
system.cpu.iew.wb_sent                       20001706                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30470713                       # number of integer regfile reads
system.cpu.int_regfile_writes                16290117                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   9171172000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               1.090373                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.090373                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             76387      0.38%      0.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16111596     80.26%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                82888      0.41%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                118407      0.59%     81.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               10701      0.05%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 128      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   60      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                24749      0.12%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               99179      0.49%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               3      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2051775     10.22%     92.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1470658      7.33%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26507      0.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            309      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20073347                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  172402                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              344700                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       170751                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             184594                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      346396                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017257                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  324919     93.80%     93.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     93.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     93.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     93.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      6      0.00%     93.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     42      0.01%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     93.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  12493      3.61%     97.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8863      2.56%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                45      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               28      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               20170954                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           49190103                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     19817462                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          21169456                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20430963                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20073347                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5498                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          917427                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4567                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           5367                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1422344                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       9037149                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.221204                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.411971                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3708428     41.04%     41.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              779223      8.62%     49.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1037488     11.48%     61.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              774381      8.57%     69.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              831517      9.20%     78.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              644975      7.14%     86.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              641009      7.09%     93.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              462016      5.11%     98.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              158112      1.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9037149                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.188744                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9171172000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     1609698                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           288                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   9171172000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   9171172000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads             64489                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            31413                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2132773                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1490448                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8183909                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     72                       # number of misc regfile writes
system.cpu.numCycles                          9171173                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON      9171172000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                  821573                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              22156528                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  82300                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3207674                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1438                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6356                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              53557819                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               20672618                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            23518298                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   3226153                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1628315                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  36301                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1741786                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1361689                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            265470                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         31628411                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3662                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                214                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    980672                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            182                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     28241906                       # The number of ROB reads
system.cpu.rob.rob_writes                    41010487                       # The number of ROB writes
system.cpu.timesIdled                           19557                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    59                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks           48                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            48                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78422.979145                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78422.979145                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1357501769                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1357501769                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        17310                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          17310                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst        87713                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          87713                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 106631.989597                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106631.989597                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86813.648294                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86813.648294                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          86944                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              86944                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     82000000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     82000000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.008767                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.008767                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          769                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              769                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     66152000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     66152000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.008687                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008687                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          762                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          762                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         40477                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40477                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 114937.670114                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114937.670114                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 95366.139362                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95366.139362                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             22107                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22107                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   2111405000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2111405000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.453838                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.453838                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           18370                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18370                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data          101                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              101                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1742244000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1742244000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.451343                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.451343                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        18269                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18269                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data         9827                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9827                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 105239.305793                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105239.305793                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88399.792853                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88399.792853                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          5736                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5736                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    430534000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    430534000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.416302                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.416302                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         4091                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4091                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data          229                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          229                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    341400000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    341400000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.392999                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.392999                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3862                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3862                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks        87439                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        87439                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        87439                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            87439                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        46030                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46030                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        46030                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46030                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst            87713                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            50304                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               138017                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 106631.989597                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 113171.230132                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112954.756780                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86813.648294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94150.467670                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93906.259555                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                86944                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                27843                       # number of demand (read+write) hits
system.l2.demand_hits::total                   114787                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     82000000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2541939000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2623939000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.008767                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.446505                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.168313                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                769                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              22461                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23230                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data             330                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 337                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     66152000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2083644000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2149796000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.008687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.439945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.165871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           762                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         22131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22893                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst           87713                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           50304                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              138017                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 106631.989597                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 113171.230132                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112954.756780                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86813.648294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94150.467670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78422.979145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87239.702734                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst               86944                       # number of overall hits
system.l2.overall_hits::.cpu.data               27843                       # number of overall hits
system.l2.overall_hits::total                  114787                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     82000000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2541939000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2623939000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.008767                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.446505                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.168313                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               769                       # number of overall misses
system.l2.overall_misses::.cpu.data             22461                       # number of overall misses
system.l2.overall_misses::total                 23230                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data            330                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                337                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     66152000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2083644000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1357501769                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3507297769                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.008687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.439945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.291290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        22131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        17310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40203                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued            20043                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED   9171172000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    7                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               20056                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   430                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   9171172000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   9171172000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          36241                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1415                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1935                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          211                       # Occupied blocks per task id
system.l2.tags.avg_refs                      7.230434                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  2238193                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      10.443539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        59.445689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2202.206411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1747.867886                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.537648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.426726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981436                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1720                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2376                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.419922                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.580078                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   9171172000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     40337                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   2238193                       # Number of tag accesses
system.l2.tags.tagsinuse                  4019.963525                       # Cycle average of tags in use
system.l2.tags.total_refs                      291654                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                       227                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               31867                       # number of writebacks
system.l2.writebacks::total                     31867                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     127257.04                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                44452.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     31867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       762.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     17307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     25702.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       280.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    280.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       222.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    222.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.56                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         3.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      5317532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5317532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           5317532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         154438713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    120774967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             280531212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      222380302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5317532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        154438713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    120774967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            502911514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      222380302                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            222380302                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        28179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    163.582810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.066602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   141.564439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12672     44.97%     44.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10046     35.65%     80.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2813      9.98%     90.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1587      5.63%     96.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          566      2.01%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          236      0.84%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           87      0.31%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           43      0.15%     99.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          129      0.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        28179                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2572800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2572800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2037760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2039488                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        48768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          48768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1416384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      1107648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2572800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2039488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2039488                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          762                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22131                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        17307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35433.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42605.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47212.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        48768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1416384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      1107648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 5317531.935940138996                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 154438712.958387434483                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 120774967.474167972803                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27000254                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    942901511                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    817103750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        31867                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   6705424.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      2037760                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 222191885.617236256599                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 213681774000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         1886                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              107392                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              30021                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         1886                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             762                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        17307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               40200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31867                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31867                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    60.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              2594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1814                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000372830500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9171172000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         1886                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.310710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.930322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.580933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1872     99.26%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           12      0.64%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1886                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   20486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     40200                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40200                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       40200                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 61.30                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    24643                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  201000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    9171033000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              1787005515                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1033255515                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         1886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.882291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.832356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.338646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1237     65.59%     65.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      1.80%     67.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              361     19.14%     86.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              129      6.84%     93.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              111      5.89%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.48%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.16%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    31867                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31867                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      31867                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                60.28                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   19208                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            935118630                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                102487560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2910174900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            571.408305                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      7065000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     306020000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      1427500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    695950023                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1778513652                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   6382195825                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             15762240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 54450660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       267277920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               149083200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         723431280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     894840.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             5240483850                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           7079366848                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               81802620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            946824150                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 98781900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2817382890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            567.526224                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     10033750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     304460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     47161750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    825848781                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1805138429                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   6178529290                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             16668960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 52488645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       317063040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               137944800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         719743440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         13546260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             5204880615                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           7051195571                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               84402180                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       116221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       116221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 116221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4612288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4612288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4612288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED   9171172000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           204534952                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          212290136                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40200                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40200    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40200                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        35821                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         76021                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              21931                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31867                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3954                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18269                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18269                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21931                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       262883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       149888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                412771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     11210880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6165376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17376256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   9171172000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          541729000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         263140998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         150920991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   2039488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           200540                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002458                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.049521                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 200047     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    493      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             200540                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       136738                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          471                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       274755                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            471                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           62523                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             97540                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        77897                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        87457                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7624                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            26282                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40477                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40477                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         87713                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9827                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
