Analysis & Synthesis report for Proyecto_general
Thu Nov 16 16:55:33 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |Subgrupo-B|Subgrupo-A:inst3|control_tiempo:inst2|fstate
 10. State Machine - |Subgrupo-B|control_alternativo:inst2|fstate
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Parameter Settings for User Entity Instance: Subgrupo-A:inst3|lpm_divide0:inst6|lpm_divide:LPM_DIVIDE_component
 14. Parameter Settings for User Entity Instance: Subgrupo-A:inst3|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component
 15. Parameter Settings for Inferred Entity Instance: Gen_PWM:inst|lpm_mult:Mult0
 16. Parameter Settings for Inferred Entity Instance: Gen_PWM:inst|lpm_divide:Div0
 17. Parameter Settings for Inferred Entity Instance: Gen_PWM:inst1|lpm_mult:Mult0
 18. Parameter Settings for Inferred Entity Instance: Gen_PWM:inst1|lpm_divide:Div0
 19. lpm_mult Parameter Settings by Entity Instance
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 16 16:55:33 2023      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; Proyecto_general                           ;
; Top-level Entity Name              ; Subgrupo-B                                 ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 673                                        ;
;     Total combinational functions  ; 668                                        ;
;     Dedicated logic registers      ; 100                                        ;
; Total registers                    ; 100                                        ;
; Total pins                         ; 34                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; Subgrupo-B         ; Proyecto_general   ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------+---------+
; Subgrupo-B.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Usuario/Desktop/4-Prueba/Subgrupo-B.bdf                      ;         ;
; Gen_PWM.vhd                      ; yes             ; User VHDL File                     ; C:/Users/Usuario/Desktop/4-Prueba/Gen_PWM.vhd                         ;         ;
; div_frec_1k.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Usuario/Desktop/4-Prueba/div_frec_1k.vhd                     ;         ;
; control_alternativo.vhd          ; yes             ; User VHDL File                     ; C:/Users/Usuario/Desktop/4-Prueba/control_alternativo.vhd             ;         ;
; Clock6Hz.vhd                     ; yes             ; User VHDL File                     ; C:/Users/Usuario/Desktop/4-Prueba/Clock6Hz.vhd                        ;         ;
; Clock1Hz.vhd                     ; yes             ; User VHDL File                     ; C:/Users/Usuario/Desktop/4-Prueba/Clock1Hz.vhd                        ;         ;
; denom.vhd                        ; yes             ; User VHDL File                     ; C:/Users/Usuario/Desktop/4-Prueba/denom.vhd                           ;         ;
; Bloque10Bits.vhd                 ; yes             ; User VHDL File                     ; C:/Users/Usuario/Desktop/4-Prueba/Bloque10Bits.vhd                    ;         ;
; Display.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Usuario/Desktop/4-Prueba/Display.bdf                         ;         ;
; control_tiempo.vhd               ; yes             ; User VHDL File                     ; C:/Users/Usuario/Desktop/4-Prueba/control_tiempo.vhd                  ;         ;
; Subgrupo-A.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Usuario/Desktop/4-Prueba/Subgrupo-A.bdf                      ;         ;
; lpm_counter0.vhd                 ; yes             ; User Wizard-Generated File         ; C:/Users/Usuario/Desktop/4-Prueba/lpm_counter0.vhd                    ;         ;
; lpm_divide0.vhd                  ; yes             ; User Wizard-Generated File         ; C:/Users/Usuario/Desktop/4-Prueba/lpm_divide0.vhd                     ;         ;
; 74185.bdf                        ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/others/maxplus2/74185.bdf             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc          ;         ;
; db/lpm_divide_a1q.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Usuario/Desktop/4-Prueba/db/lpm_divide_a1q.tdf               ;         ;
; db/sign_div_unsign_jlh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Usuario/Desktop/4-Prueba/db/sign_div_unsign_jlh.tdf          ;         ;
; db/alt_u_div_q6f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/Usuario/Desktop/4-Prueba/db/alt_u_div_q6f.tdf                ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Usuario/Desktop/4-Prueba/db/add_sub_7pc.tdf                  ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Usuario/Desktop/4-Prueba/db/add_sub_8pc.tdf                  ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; db/cntr_2ui.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Usuario/Desktop/4-Prueba/db/cntr_2ui.tdf                     ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; multcore.inc                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_ngh.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Usuario/Desktop/4-Prueba/db/add_sub_ngh.tdf                  ;         ;
; altshift.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/lpm_divide_6jm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Usuario/Desktop/4-Prueba/db/lpm_divide_6jm.tdf               ;         ;
; db/sign_div_unsign_ulh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Usuario/Desktop/4-Prueba/db/sign_div_unsign_ulh.tdf          ;         ;
; db/alt_u_div_g7f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/Usuario/Desktop/4-Prueba/db/alt_u_div_g7f.tdf                ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 673         ;
;                                             ;             ;
; Total combinational functions               ; 668         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 155         ;
;     -- 3 input functions                    ; 177         ;
;     -- <=2 input functions                  ; 336         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 414         ;
;     -- arithmetic mode                      ; 254         ;
;                                             ;             ;
; Total registers                             ; 100         ;
;     -- Dedicated logic registers            ; 100         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 34          ;
; Embedded Multiplier 9-bit elements          ; 0           ;
; Maximum fan-out node                        ; Clock~input ;
; Maximum fan-out                             ; 76          ;
; Total fan-out                               ; 2063        ;
; Average fan-out                             ; 2.46        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                            ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Subgrupo-B                                    ; 668 (1)           ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 34   ; 0            ; |Subgrupo-B                                                                                                                                                    ; work         ;
;    |Gen_PWM:inst1|                             ; 221 (51)          ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Gen_PWM:inst1                                                                                                                                      ; work         ;
;       |lpm_divide:Div0|                        ; 152 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Gen_PWM:inst1|lpm_divide:Div0                                                                                                                      ; work         ;
;          |lpm_divide_6jm:auto_generated|       ; 152 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Gen_PWM:inst1|lpm_divide:Div0|lpm_divide_6jm:auto_generated                                                                                        ; work         ;
;             |sign_div_unsign_ulh:divider|      ; 152 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Gen_PWM:inst1|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider                                                            ; work         ;
;                |alt_u_div_g7f:divider|         ; 152 (152)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Gen_PWM:inst1|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider                                      ; work         ;
;       |lpm_mult:Mult0|                         ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Gen_PWM:inst1|lpm_mult:Mult0                                                                                                                       ; work         ;
;          |multcore:mult_core|                  ; 18 (4)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Gen_PWM:inst1|lpm_mult:Mult0|multcore:mult_core                                                                                                    ; work         ;
;             |mpar_add:padder|                  ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Gen_PWM:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                    ; work         ;
;                |lpm_add_sub:adder[0]|          ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Gen_PWM:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                               ; work         ;
;                   |add_sub_ngh:auto_generated| ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Gen_PWM:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                    ; work         ;
;    |Gen_PWM:inst|                              ; 176 (18)          ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Gen_PWM:inst                                                                                                                                       ; work         ;
;       |lpm_divide:Div0|                        ; 140 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Gen_PWM:inst|lpm_divide:Div0                                                                                                                       ; work         ;
;          |lpm_divide_6jm:auto_generated|       ; 140 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Gen_PWM:inst|lpm_divide:Div0|lpm_divide_6jm:auto_generated                                                                                         ; work         ;
;             |sign_div_unsign_ulh:divider|      ; 140 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Gen_PWM:inst|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider                                                             ; work         ;
;                |alt_u_div_g7f:divider|         ; 140 (140)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Gen_PWM:inst|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider                                       ; work         ;
;       |lpm_mult:Mult0|                         ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Gen_PWM:inst|lpm_mult:Mult0                                                                                                                        ; work         ;
;          |multcore:mult_core|                  ; 18 (4)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Gen_PWM:inst|lpm_mult:Mult0|multcore:mult_core                                                                                                     ; work         ;
;             |mpar_add:padder|                  ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Gen_PWM:inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                     ; work         ;
;                |lpm_add_sub:adder[0]|          ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Gen_PWM:inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                ; work         ;
;                   |add_sub_ngh:auto_generated| ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Gen_PWM:inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                     ; work         ;
;    |Subgrupo-A:inst3|                          ; 232 (0)           ; 59 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Subgrupo-A:inst3                                                                                                                                   ; work         ;
;       |Clock1Hz:inst3|                         ; 44 (44)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Subgrupo-A:inst3|Clock1Hz:inst3                                                                                                                    ; work         ;
;       |Clock6Hz:inst|                          ; 44 (44)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Subgrupo-A:inst3|Clock6Hz:inst                                                                                                                     ; work         ;
;       |Display:inst7|                          ; 75 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Subgrupo-A:inst3|Display:inst7                                                                                                                     ; work         ;
;          |74185:inst11|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Subgrupo-A:inst3|Display:inst7|74185:inst11                                                                                                        ; work         ;
;          |74185:inst13|                        ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Subgrupo-A:inst3|Display:inst7|74185:inst13                                                                                                        ; work         ;
;          |74185:inst15|                        ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Subgrupo-A:inst3|Display:inst7|74185:inst15                                                                                                        ; work         ;
;          |74185:inst17|                        ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Subgrupo-A:inst3|Display:inst7|74185:inst17                                                                                                        ; work         ;
;          |74185:inst20|                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Subgrupo-A:inst3|Display:inst7|74185:inst20                                                                                                        ; work         ;
;          |74185:inst22|                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Subgrupo-A:inst3|Display:inst7|74185:inst22                                                                                                        ; work         ;
;          |74185:inst9|                         ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Subgrupo-A:inst3|Display:inst7|74185:inst9                                                                                                         ; work         ;
;          |74185:inst|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Subgrupo-A:inst3|Display:inst7|74185:inst                                                                                                          ; work         ;
;       |control_tiempo:inst2|                   ; 6 (6)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Subgrupo-A:inst3|control_tiempo:inst2                                                                                                              ; work         ;
;       |lpm_counter0:inst5|                     ; 11 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Subgrupo-A:inst3|lpm_counter0:inst5                                                                                                                ; work         ;
;          |lpm_counter:LPM_COUNTER_component|   ; 11 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Subgrupo-A:inst3|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component                                                                              ; work         ;
;             |cntr_2ui:auto_generated|          ; 11 (11)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Subgrupo-A:inst3|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_2ui:auto_generated                                                      ; work         ;
;       |lpm_divide0:inst6|                      ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Subgrupo-A:inst3|lpm_divide0:inst6                                                                                                                 ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|     ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Subgrupo-A:inst3|lpm_divide0:inst6|lpm_divide:LPM_DIVIDE_component                                                                                 ; work         ;
;             |lpm_divide_a1q:auto_generated|    ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Subgrupo-A:inst3|lpm_divide0:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_a1q:auto_generated                                                   ; work         ;
;                |sign_div_unsign_jlh:divider|   ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Subgrupo-A:inst3|lpm_divide0:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_a1q:auto_generated|sign_div_unsign_jlh:divider                       ; work         ;
;                   |alt_u_div_q6f:divider|      ; 52 (52)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|Subgrupo-A:inst3|lpm_divide0:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_a1q:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider ; work         ;
;    |control_alternativo:inst2|                 ; 13 (13)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|control_alternativo:inst2                                                                                                                          ; work         ;
;    |div_frec_1k:inst6|                         ; 25 (25)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Subgrupo-B|div_frec_1k:inst6                                                                                                                                  ; work         ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                 ; IP Include File                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------------------------------------------+
; Altera ; LPM_COUNTER  ; 13.1    ; N/A          ; N/A          ; |Subgrupo-B|Subgrupo-A:inst3|lpm_counter0:inst5 ; C:/Users/Usuario/Desktop/4-Prueba/lpm_counter0.vhd ;
; Altera ; LPM_DIVIDE   ; 13.1    ; N/A          ; N/A          ; |Subgrupo-B|Subgrupo-A:inst3|lpm_divide0:inst6  ; C:/Users/Usuario/Desktop/4-Prueba/lpm_divide0.vhd  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |Subgrupo-B|Subgrupo-A:inst3|control_tiempo:inst2|fstate                         ;
+---------------+------------+------------+------------+------------+---------------+--------------+
; Name          ; fstate.V_3 ; fstate.V_2 ; fstate.V_1 ; fstate.V_0 ; fstate.marcha ; fstate.parar ;
+---------------+------------+------------+------------+------------+---------------+--------------+
; fstate.parar  ; 0          ; 0          ; 0          ; 0          ; 0             ; 0            ;
; fstate.marcha ; 0          ; 0          ; 0          ; 0          ; 1             ; 1            ;
; fstate.V_0    ; 0          ; 0          ; 0          ; 1          ; 0             ; 1            ;
; fstate.V_1    ; 0          ; 0          ; 1          ; 0          ; 0             ; 1            ;
; fstate.V_2    ; 0          ; 1          ; 0          ; 0          ; 0             ; 1            ;
; fstate.V_3    ; 1          ; 0          ; 0          ; 0          ; 0             ; 1            ;
+---------------+------------+------------+------------+------------+---------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Subgrupo-B|control_alternativo:inst2|fstate                                                                                    ;
+-------------------+-------------------+-------------------+------------------+------------------+----------------+--------------+---------------+
; Name              ; fstate.izq_brusca ; fstate.der_brusca ; fstate.der_suave ; fstate.izq_suave ; fstate.reversa ; fstate.recta ; fstate.parado ;
+-------------------+-------------------+-------------------+------------------+------------------+----------------+--------------+---------------+
; fstate.parado     ; 0                 ; 0                 ; 0                ; 0                ; 0              ; 0            ; 0             ;
; fstate.recta      ; 0                 ; 0                 ; 0                ; 0                ; 0              ; 1            ; 1             ;
; fstate.reversa    ; 0                 ; 0                 ; 0                ; 0                ; 1              ; 0            ; 1             ;
; fstate.izq_suave  ; 0                 ; 0                 ; 0                ; 1                ; 0              ; 0            ; 1             ;
; fstate.der_suave  ; 0                 ; 0                 ; 1                ; 0                ; 0              ; 0            ; 1             ;
; fstate.der_brusca ; 0                 ; 1                 ; 0                ; 0                ; 0              ; 0            ; 1             ;
; fstate.izq_brusca ; 1                 ; 0                 ; 0                ; 0                ; 0              ; 0            ; 1             ;
+-------------------+-------------------+-------------------+------------------+------------------+----------------+--------------+---------------+


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+--------------------------------------------+----------------------------------------+
; Register name                              ; Reason for Removal                     ;
+--------------------------------------------+----------------------------------------+
; Gen_PWM:inst|contador[19]                  ; Merged with Gen_PWM:inst1|contador[19] ;
; Gen_PWM:inst|contador[18]                  ; Merged with Gen_PWM:inst1|contador[18] ;
; Gen_PWM:inst|contador[17]                  ; Merged with Gen_PWM:inst1|contador[17] ;
; Gen_PWM:inst|contador[16]                  ; Merged with Gen_PWM:inst1|contador[16] ;
; Gen_PWM:inst|contador[15]                  ; Merged with Gen_PWM:inst1|contador[15] ;
; Gen_PWM:inst|contador[14]                  ; Merged with Gen_PWM:inst1|contador[14] ;
; Gen_PWM:inst|contador[13]                  ; Merged with Gen_PWM:inst1|contador[13] ;
; Gen_PWM:inst|contador[12]                  ; Merged with Gen_PWM:inst1|contador[12] ;
; Gen_PWM:inst|contador[11]                  ; Merged with Gen_PWM:inst1|contador[11] ;
; Gen_PWM:inst|contador[10]                  ; Merged with Gen_PWM:inst1|contador[10] ;
; Gen_PWM:inst|contador[9]                   ; Merged with Gen_PWM:inst1|contador[9]  ;
; Gen_PWM:inst|contador[8]                   ; Merged with Gen_PWM:inst1|contador[8]  ;
; Gen_PWM:inst|contador[7]                   ; Merged with Gen_PWM:inst1|contador[7]  ;
; Gen_PWM:inst|contador[6]                   ; Merged with Gen_PWM:inst1|contador[6]  ;
; Gen_PWM:inst|contador[5]                   ; Merged with Gen_PWM:inst1|contador[5]  ;
; Gen_PWM:inst|contador[4]                   ; Merged with Gen_PWM:inst1|contador[4]  ;
; Gen_PWM:inst|contador[3]                   ; Merged with Gen_PWM:inst1|contador[3]  ;
; Gen_PWM:inst|contador[2]                   ; Merged with Gen_PWM:inst1|contador[2]  ;
; Gen_PWM:inst|contador[1]                   ; Merged with Gen_PWM:inst1|contador[1]  ;
; Gen_PWM:inst|contador[0]                   ; Merged with Gen_PWM:inst1|contador[0]  ;
; Subgrupo-A:inst3|Clock1Hz:inst3|counter[0] ; Merged with Gen_PWM:inst1|contador[0]  ;
; Subgrupo-A:inst3|Clock6Hz:inst|counter[0]  ; Merged with Gen_PWM:inst1|contador[0]  ;
; div_frec_1k:inst6|cont[0]                  ; Merged with Gen_PWM:inst1|contador[0]  ;
; Subgrupo-A:inst3|Clock6Hz:inst|counter[1]  ; Merged with Gen_PWM:inst1|contador[1]  ;
; div_frec_1k:inst6|cont[1]                  ; Merged with Gen_PWM:inst1|contador[1]  ;
; Subgrupo-A:inst3|Clock1Hz:inst3|counter[1] ; Merged with Gen_PWM:inst1|contador[1]  ;
; Subgrupo-A:inst3|Clock1Hz:inst3|counter[2] ; Merged with div_frec_1k:inst6|cont[2]  ;
; div_frec_1k:inst6|cont[2]                  ; Merged with Gen_PWM:inst1|contador[2]  ;
; Subgrupo-A:inst3|Clock1Hz:inst3|counter[3] ; Merged with div_frec_1k:inst6|cont[3]  ;
; div_frec_1k:inst6|cont[3]                  ; Merged with Gen_PWM:inst1|contador[3]  ;
; Subgrupo-A:inst3|Clock1Hz:inst3|counter[4] ; Merged with div_frec_1k:inst6|cont[4]  ;
; div_frec_1k:inst6|cont[4]                  ; Merged with Gen_PWM:inst1|contador[4]  ;
; Subgrupo-A:inst3|Clock1Hz:inst3|counter[5] ; Merged with div_frec_1k:inst6|cont[5]  ;
; Total Number of Removed Registers = 33     ;                                        ;
+--------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 100   ;
; Number of registers using Synchronous Clear  ; 3     ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 7     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 14    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Subgrupo-A:inst3|lpm_divide0:inst6|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                  ;
+------------------------+----------------+-----------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Signed Integer                                                        ;
; LPM_WIDTHD             ; 3              ; Signed Integer                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                               ;
; CBXI_PARAMETER         ; lpm_divide_a1q ; Untyped                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Subgrupo-A:inst3|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                       ;
+------------------------+--------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH              ; 10           ; Signed Integer                                                             ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                    ;
; LPM_MODULUS            ; 0            ; Untyped                                                                    ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                    ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                    ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                         ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                         ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                    ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                    ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                    ;
; CBXI_PARAMETER         ; cntr_2ui     ; Untyped                                                                    ;
+------------------------+--------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Gen_PWM:inst|lpm_mult:Mult0        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 19           ; Untyped             ;
; LPM_WIDTHB                                     ; 5            ; Untyped             ;
; LPM_WIDTHP                                     ; 24           ; Untyped             ;
; LPM_WIDTHR                                     ; 24           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Gen_PWM:inst|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 26             ; Untyped                             ;
; LPM_WIDTHD             ; 7              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_6jm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Gen_PWM:inst1|lpm_mult:Mult0       ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 19           ; Untyped             ;
; LPM_WIDTHB                                     ; 5            ; Untyped             ;
; LPM_WIDTHP                                     ; 24           ; Untyped             ;
; LPM_WIDTHR                                     ; 24           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Gen_PWM:inst1|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 26             ; Untyped                              ;
; LPM_WIDTHD             ; 7              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_6jm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                       ;
+---------------------------------------+------------------------------+
; Name                                  ; Value                        ;
+---------------------------------------+------------------------------+
; Number of entity instances            ; 2                            ;
; Entity Instance                       ; Gen_PWM:inst|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 19                           ;
;     -- LPM_WIDTHB                     ; 5                            ;
;     -- LPM_WIDTHP                     ; 24                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; YES                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                           ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
; Entity Instance                       ; Gen_PWM:inst1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 19                           ;
;     -- LPM_WIDTHB                     ; 5                            ;
;     -- LPM_WIDTHP                     ; 24                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; YES                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                           ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
+---------------------------------------+------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Nov 16 16:55:27 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto_general -c Proyecto_general
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file subgrupo-b.bdf
    Info (12023): Found entity 1: Subgrupo-B
Info (12021): Found 2 design units, including 1 entities, in source file gen_pwm.vhd
    Info (12022): Found design unit 1: Gen_PWM-Behavioral
    Info (12023): Found entity 1: Gen_PWM
Info (12021): Found 2 design units, including 1 entities, in source file div_frec_1k.vhd
    Info (12022): Found design unit 1: div_frec_1k-Behavioral
    Info (12023): Found entity 1: div_frec_1k
Info (12021): Found 2 design units, including 1 entities, in source file control_alternativo.vhd
    Info (12022): Found design unit 1: control_alternativo-BEHAVIOR
    Info (12023): Found entity 1: control_alternativo
Info (12021): Found 2 design units, including 1 entities, in source file clock6hz.vhd
    Info (12022): Found design unit 1: Clock6Hz-behavioral
    Info (12023): Found entity 1: Clock6Hz
Info (12021): Found 2 design units, including 1 entities, in source file clock1hz.vhd
    Info (12022): Found design unit 1: Clock1Hz-behavioral
    Info (12023): Found entity 1: Clock1Hz
Info (12021): Found 2 design units, including 1 entities, in source file denom.vhd
    Info (12022): Found design unit 1: denom-Behavioral
    Info (12023): Found entity 1: denom
Info (12021): Found 2 design units, including 1 entities, in source file bloque10bits.vhd
    Info (12022): Found design unit 1: Bloque10Bits-Behavioral
    Info (12023): Found entity 1: Bloque10Bits
Info (12021): Found 1 design units, including 1 entities, in source file display.bdf
    Info (12023): Found entity 1: Display
Info (12021): Found 2 design units, including 1 entities, in source file control_tiempo.vhd
    Info (12022): Found design unit 1: control_tiempo-BEHAVIOR
    Info (12023): Found entity 1: control_tiempo
Info (12021): Found 1 design units, including 1 entities, in source file subgrupo-a.bdf
    Info (12023): Found entity 1: Subgrupo-A
Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter0.vhd
    Info (12022): Found design unit 1: lpm_counter0-SYN
    Info (12023): Found entity 1: lpm_counter0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_divide0.vhd
    Info (12022): Found design unit 1: lpm_divide0-SYN
    Info (12023): Found entity 1: lpm_divide0
Info (12127): Elaborating entity "Subgrupo-B" for the top level hierarchy
Info (12128): Elaborating entity "Gen_PWM" for hierarchy "Gen_PWM:inst"
Warning (10631): VHDL Process Statement warning at Gen_PWM.vhd(23): inferring latch(es) for signal or variable "out_duty_cycle", which holds its previous value in one or more paths through the process
Warning (10542): VHDL Variable Declaration warning at Gen_PWM.vhd(48): used initial value expression for variable "periodo_PWM" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at Gen_PWM.vhd(49): used initial value expression for variable "pulso_PWM" because variable was never assigned a value
Warning (10492): VHDL Process Statement warning at Gen_PWM.vhd(49): signal "out_duty_cycle" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "out_duty_cycle[0]" at Gen_PWM.vhd(23)
Info (10041): Inferred latch for "out_duty_cycle[1]" at Gen_PWM.vhd(23)
Info (10041): Inferred latch for "out_duty_cycle[2]" at Gen_PWM.vhd(23)
Info (10041): Inferred latch for "out_duty_cycle[3]" at Gen_PWM.vhd(23)
Info (10041): Inferred latch for "out_duty_cycle[4]" at Gen_PWM.vhd(23)
Info (10041): Inferred latch for "out_duty_cycle[5]" at Gen_PWM.vhd(23)
Info (10041): Inferred latch for "out_duty_cycle[6]" at Gen_PWM.vhd(23)
Info (12128): Elaborating entity "control_alternativo" for hierarchy "control_alternativo:inst2"
Info (12128): Elaborating entity "Subgrupo-A" for hierarchy "Subgrupo-A:inst3"
Info (12128): Elaborating entity "control_tiempo" for hierarchy "Subgrupo-A:inst3|control_tiempo:inst2"
Info (12128): Elaborating entity "Clock6Hz" for hierarchy "Subgrupo-A:inst3|Clock6Hz:inst"
Info (12128): Elaborating entity "Display" for hierarchy "Subgrupo-A:inst3|Display:inst7"
Info (12128): Elaborating entity "74185" for hierarchy "Subgrupo-A:inst3|Display:inst7|74185:inst20"
Info (12130): Elaborated megafunction instantiation "Subgrupo-A:inst3|Display:inst7|74185:inst20"
Info (12128): Elaborating entity "Bloque10Bits" for hierarchy "Subgrupo-A:inst3|Display:inst7|Bloque10Bits:inst1"
Info (12128): Elaborating entity "lpm_divide0" for hierarchy "Subgrupo-A:inst3|lpm_divide0:inst6"
Info (12128): Elaborating entity "lpm_divide" for hierarchy "Subgrupo-A:inst3|lpm_divide0:inst6|lpm_divide:LPM_DIVIDE_component"
Info (12130): Elaborated megafunction instantiation "Subgrupo-A:inst3|lpm_divide0:inst6|lpm_divide:LPM_DIVIDE_component"
Info (12133): Instantiated megafunction "Subgrupo-A:inst3|lpm_divide0:inst6|lpm_divide:LPM_DIVIDE_component" with the following parameter:
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "3"
    Info (12134): Parameter "lpm_widthn" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_a1q.tdf
    Info (12023): Found entity 1: lpm_divide_a1q
Info (12128): Elaborating entity "lpm_divide_a1q" for hierarchy "Subgrupo-A:inst3|lpm_divide0:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_a1q:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jlh
Info (12128): Elaborating entity "sign_div_unsign_jlh" for hierarchy "Subgrupo-A:inst3|lpm_divide0:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_a1q:auto_generated|sign_div_unsign_jlh:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q6f.tdf
    Info (12023): Found entity 1: alt_u_div_q6f
Info (12128): Elaborating entity "alt_u_div_q6f" for hierarchy "Subgrupo-A:inst3|lpm_divide0:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_a1q:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12128): Elaborating entity "add_sub_7pc" for hierarchy "Subgrupo-A:inst3|lpm_divide0:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_a1q:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider|add_sub_7pc:add_sub_0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "Subgrupo-A:inst3|lpm_divide0:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_a1q:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider|add_sub_8pc:add_sub_1"
Info (12128): Elaborating entity "denom" for hierarchy "Subgrupo-A:inst3|denom:inst4"
Info (12128): Elaborating entity "lpm_counter0" for hierarchy "Subgrupo-A:inst3|lpm_counter0:inst5"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "Subgrupo-A:inst3|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "Subgrupo-A:inst3|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "Subgrupo-A:inst3|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2ui.tdf
    Info (12023): Found entity 1: cntr_2ui
Info (12128): Elaborating entity "cntr_2ui" for hierarchy "Subgrupo-A:inst3|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_2ui:auto_generated"
Info (12128): Elaborating entity "Clock1Hz" for hierarchy "Subgrupo-A:inst3|Clock1Hz:inst3"
Info (12128): Elaborating entity "div_frec_1k" for hierarchy "div_frec_1k:inst6"
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Gen_PWM:inst|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Gen_PWM:inst|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Gen_PWM:inst1|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Gen_PWM:inst1|Div0"
Info (12130): Elaborated megafunction instantiation "Gen_PWM:inst|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "Gen_PWM:inst|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "19"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "Gen_PWM:inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "Gen_PWM:inst|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "Gen_PWM:inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Gen_PWM:inst|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "Gen_PWM:inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Gen_PWM:inst|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh
Info (12131): Elaborated megafunction instantiation "Gen_PWM:inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "Gen_PWM:inst|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "Gen_PWM:inst|lpm_divide:Div0"
Info (12133): Instantiated megafunction "Gen_PWM:inst|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "26"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf
    Info (12023): Found entity 1: lpm_divide_6jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ulh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf
    Info (12023): Found entity 1: alt_u_div_g7f
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "EnableU" is stuck at GND
    Warning (13410): Pin "EnableD" is stuck at GND
    Warning (13410): Pin "EnableC" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Gen_PWM:inst1|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|add_sub_8_result_int[1]~14"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 708 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 674 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4687 megabytes
    Info: Processing ended: Thu Nov 16 16:55:33 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


