<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1">
  <title>TileLink Bus Protocol Analysis - SoByte</title>
  <meta name="renderer" content="webkit" />
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"/>

<meta http-equiv="Cache-Control" content="no-transform" />
<meta http-equiv="Cache-Control" content="no-siteapp" />

<meta name="theme-color" content="#f8f5ec" />
<meta name="msapplication-navbutton-color" content="#f8f5ec">
<meta name="apple-mobile-web-app-capable" content="yes">
<meta name="apple-mobile-web-app-status-bar-style" content="#f8f5ec">


<script async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js?client=ca-pub-6356451834813761" crossorigin="anonymous"></script>


<script async src="https://www.googletagmanager.com/gtag/js?id=G-E8GRRGBTEZ"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());

  gtag('config', 'G-E8GRRGBTEZ');
</script>


<meta name="author" content="" /><meta name="description" content="Explore the TileLink bus protocol." /><meta name="keywords" content="Tilelink" />






<meta name="generator" content="Hugo 0.96.0 with theme even" />


<link rel="canonical" href="https://www.sobyte.net/post/2022-05/tilelink/" />
<link rel="apple-touch-icon" sizes="180x180" href="/apple-touch-icon.png">
<link rel="icon" type="image/png" sizes="32x32" href="/favicon-32x32.png">
<link rel="icon" type="image/png" sizes="16x16" href="/favicon-16x16.png">
<link rel="manifest" href="/manifest.json">
<link rel="mask-icon" href="/safari-pinned-tab.svg" color="#5bbad5">



<link href="/sass/main.min.f92fd13721ddf72129410fd8250e73152cc6f2438082b6c0208dc24ee7c13fc4.css" rel="stylesheet">
<link href="/lib/fancybox/jquery.fancybox-3.1.20.min.css" rel="stylesheet">


<meta property="og:title" content="TileLink Bus Protocol Analysis" />
<meta property="og:description" content="Explore the TileLink bus protocol." />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://www.sobyte.net/post/2022-05/tilelink/" /><meta property="article:section" content="post" />
<meta property="article:published_time" content="2022-05-11T13:47:44+08:00" />
<meta property="article:modified_time" content="2022-05-11T13:47:44+08:00" />

<meta itemprop="name" content="TileLink Bus Protocol Analysis">
<meta itemprop="description" content="Explore the TileLink bus protocol."><meta itemprop="datePublished" content="2022-05-11T13:47:44+08:00" />
<meta itemprop="dateModified" content="2022-05-11T13:47:44+08:00" />
<meta itemprop="wordCount" content="1637">
<meta itemprop="keywords" content="tilelink," /><meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="TileLink Bus Protocol Analysis"/>
<meta name="twitter:description" content="Explore the TileLink bus protocol."/>

<!--[if lte IE 9]>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/classlist/1.1.20170427/classList.min.js"></script>
<![endif]-->

<!--[if lt IE 9]>
  <script src="https://cdn.jsdelivr.net/npm/html5shiv@3.7.3/dist/html5shiv.min.js"></script>
  <script src="https://cdn.jsdelivr.net/npm/respond.js@1.4.2/dest/respond.min.js"></script>
<![endif]-->

</head>
<body>
  <div id="mobile-navbar" class="mobile-navbar">
  <div class="mobile-header-logo">
    <a href="/" class="logo">SOBYTE</a>
  </div>
  <div class="mobile-navbar-icon">
    <span></span>
    <span></span>
    <span></span>
  </div>
</div>
<nav id="mobile-menu" class="mobile-menu slideout-menu">
  <ul class="mobile-menu-list">
    <a href="/">
        <li class="mobile-menu-item">Home</li>
      </a><a href="/post/">
        <li class="mobile-menu-item">Archives</li>
      </a><a href="/tags/">
        <li class="mobile-menu-item">Tags</li>
      </a><a href="/categories/">
        <li class="mobile-menu-item">Categories</li>
      </a><a href="/about/">
        <li class="mobile-menu-item">About</li>
      </a>
  </ul>

  


</nav>

  <div class="container" id="mobile-panel">
    <header id="header" class="header">
        <div class="logo-wrapper">
  <a href="/" class="logo">SOBYTE</a>
</div>





<nav class="site-navbar">
  <ul id="menu" class="menu">
    <li class="menu-item">
        <a class="menu-item-link" href="/">Home</a>
      </li><li class="menu-item">
        <a class="menu-item-link" href="/post/">Archives</a>
      </li><li class="menu-item">
        <a class="menu-item-link" href="/tags/">Tags</a>
      </li><li class="menu-item">
        <a class="menu-item-link" href="/categories/">Categories</a>
      </li><li class="menu-item">
        <a class="menu-item-link" href="/about/">About</a>
      </li>
  </ul>
</nav>

    </header>

    <main id="main" class="main">
      <div class="content-wrapper">
        <div id="content" class="content">
          <article class="post">
    
    <header class="post-header">
      <h1 class="post-title">TileLink Bus Protocol Analysis</h1>

      <div class="post-meta">
        <span class="post-time"> 2022-05-11 13:47:44 </span>
        <div class="post-category">
            <a href="/categories/tutorials/"> tutorials </a>
            </div>
          <span class="more-meta"> 1637 words </span>
          <span class="more-meta"> 8 mins read </span>
        
      </div>
    </header>

    <div class="post-toc" id="post-toc">
  <h2 class="post-toc-title">Contents</h2>
  <div class="post-toc-content">
    <nav id="TableOfContents">
  <ul>
    <li>
      <ul>
        <li><a href="#background">Background</a></li>
        <li><a href="#signals">Signals</a></li>
        <li><a href="#tilelink-uncached">TileLink Uncached</a></li>
        <li><a href="#axi4totl">AXI4ToTL</a></li>
        <li><a href="#tltoaxi4">TLToAXI4</a></li>
        <li><a href="#tilelink-cached">TileLink Cached</a></li>
        <li><a href="#broadcast">Broadcast</a></li>
        <li><a href="#reference-documentation">Reference Documentation</a></li>
      </ul>
    </li>
  </ul>
</nav>
  </div>
</div>
    <div class="post-content">
      <h2 id="background">Background</h2>
<p>Recently, I have been working on some cache implementations that support cache coherency, such as the rocket-chip implementation and the sifive implementation, so I need to study some TileLink protocols. This article assumes that the reader has some knowledge of AXI, so much of the content will refer directly to AXI.</p>
<h2 id="signals">Signals</h2>
<p>According to <a href="https://github.com/chipsalliance/omnixtend/blob/master/OmniXtend-1.0.3/spec/TileLink-1.8.0.pdf">TileLink Spec 1.8.0</a>, TileLink is divided into the following Three types.</p>
<ul>
<li>TL-UL: Read/write only, no burst support, analogous to AXI-Lite</li>
<li>TL-UH: read/write support, atomic instruction, prefetch, burst support, analogous to AXI+ATOP (atomic operation introduced by AXI5)</li>
<li>TL-C: support cache coherency protocol based on TL-UH, analogous to AXI+ACE/CHI</li>
</ul>
<h2 id="tilelink-uncached">TileLink Uncached</h2>
<p>TileLink Uncached (TL-UL and TL-UH) consists of two channels.</p>
<ul>
<li>A channel: M-&gt;S sends request, analogous to AXI&rsquo;s AR/AW/W</li>
<li>D channel: S-&gt;M sends response, analogous to AXI&rsquo;s R/W</li>
</ul>
<p>Therefore, TileLink can only send read or write requests per cycle, while AXI can send requests on both AR and AW channels.</p>
<p>Some examples of requests.</p>
<ul>
<li>Read: M-&gt;S sends Get on channel A, S-&gt;M sends AccessAckData on channel D</li>
<li>Write: M-&gt;S sends PutFullData/PutPartialData on A channel, S-&gt;M sends AccessAck on D channel</li>
<li>Atomic operation: M-&gt;S sends ArithmeticData/LogicalData on A channel, S-&gt;M sends AccessAckData on D channel</li>
<li>Prefetch operation: M-&gt;S sends Intent on A channel, S-&gt;M sends AccessAck on D channel</li>
</ul>
<h2 id="axi4totl">AXI4ToTL</h2>
<p>For the <a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/amba/axi4/ToTL.scala#L59">AXI4ToTL</a> module, let&rsquo;s analyze how to convert an AXI4 Master to a TileLink.</p>
<p>First, consider the difference between AXI4 and TileLink: one is that the read and write channels are merged, so an Arbiter is needed here; second, AW and W are separated in AXI4, so they need to be merged here as well. This module does not consider the Burst case, but rather the <a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/amba/axi4/Fragmenter.scala#L14=">AXI4Fragmenter</a> to do the splitting, i.e., add several AW beats and pair them with W.</p>
<p>Specifically for the code implementation, first the AR channel <a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/amba/axi4/ToTL.scala#L86=">corresponds to</a> to the A channel.</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-scala" data-lang="scala"><span class="line"><span class="cl"><span class="k">val</span> <span class="n">r_out</span> <span class="k">=</span> <span class="nc">Wire</span><span class="o">(</span><span class="n">out</span><span class="o">.</span><span class="n">a</span><span class="o">)</span>
</span></span><span class="line"><span class="cl"><span class="n">r_out</span><span class="o">.</span><span class="n">valid</span> <span class="k">:</span><span class="o">=</span> <span class="n">in</span><span class="o">.</span><span class="n">ar</span><span class="o">.</span><span class="n">valid</span>
</span></span><span class="line"><span class="cl"><span class="n">r_out</span><span class="o">.</span><span class="n">bits</span> <span class="k">:</span><span class="kt">&lt;=</span> <span class="kt">edgeOut.Get</span><span class="o">(</span><span class="kt">r_id</span><span class="o">,</span> <span class="kt">r_addr</span><span class="o">,</span> <span class="n">r_size</span><span class="o">).</span><span class="n">_2</span>
</span></span></code></pre></td></tr></table>
</div>
</div><p>Then AW+W channel also <a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/amba/axi4/ToTL.scala#L119=">connects</a> to the A channel. Since burst is not taken into account, the request is considered here when aw and w are valid at the same time.</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-scala" data-lang="scala"><span class="line"><span class="cl"><span class="k">val</span> <span class="n">w_out</span> <span class="k">=</span> <span class="nc">Wire</span><span class="o">(</span><span class="n">out</span><span class="o">.</span><span class="n">a</span><span class="o">)</span>
</span></span><span class="line"><span class="cl"><span class="n">in</span><span class="o">.</span><span class="n">aw</span><span class="o">.</span><span class="n">ready</span> <span class="k">:</span><span class="o">=</span> <span class="n">w_out</span><span class="o">.</span><span class="n">ready</span> <span class="o">&amp;&amp;</span> <span class="n">in</span><span class="o">.</span><span class="n">w</span><span class="o">.</span><span class="n">valid</span> <span class="o">&amp;&amp;</span> <span class="n">in</span><span class="o">.</span><span class="n">w</span><span class="o">.</span><span class="n">bits</span><span class="o">.</span><span class="n">last</span>
</span></span><span class="line"><span class="cl"><span class="n">in</span><span class="o">.</span><span class="n">w</span><span class="o">.</span><span class="n">ready</span>  <span class="k">:</span><span class="o">=</span> <span class="n">w_out</span><span class="o">.</span><span class="n">ready</span> <span class="o">&amp;&amp;</span> <span class="n">in</span><span class="o">.</span><span class="n">aw</span><span class="o">.</span><span class="n">valid</span>
</span></span><span class="line"><span class="cl"><span class="n">w_out</span><span class="o">.</span><span class="n">valid</span> <span class="k">:</span><span class="o">=</span> <span class="n">in</span><span class="o">.</span><span class="n">aw</span><span class="o">.</span><span class="n">valid</span> <span class="o">&amp;&amp;</span> <span class="n">in</span><span class="o">.</span><span class="n">w</span><span class="o">.</span><span class="n">valid</span>
</span></span><span class="line"><span class="cl"><span class="n">w_out</span><span class="o">.</span><span class="n">bits</span> <span class="k">:</span><span class="kt">&lt;=</span> <span class="kt">edgeOut.Put</span><span class="o">(</span><span class="kt">w_id</span><span class="o">,</span> <span class="kt">w_addr</span><span class="o">,</span> <span class="n">w_size</span><span class="o">,</span> <span class="n">in</span><span class="o">.</span><span class="n">w</span><span class="o">.</span><span class="n">bits</span><span class="o">.</span><span class="n">data</span><span class="o">,</span> <span class="n">in</span><span class="o">.</span><span class="n">w</span><span class="o">.</span><span class="n">bits</span><span class="o">.</span><span class="n">strb</span><span class="o">).</span><span class="n">_2</span>
</span></span></code></pre></td></tr></table>
</div>
</div><p>What is interesting is that the read and write ids are increased by a number of bits, the lowest bit being 0 for read, 1 for write, and the remaining bits being the request number, so that multiple requests with different ids are sent out.</p>
<p>Then, the read and write A channel <a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/amba/axi4/ToTL.scala#L155=">connection</a> to the Arbiter.</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-scala" data-lang="scala"><span class="line"><span class="cl"><span class="nc">TLArbiter</span><span class="o">(</span><span class="nc">TLArbiter</span><span class="o">.</span><span class="n">roundRobin</span><span class="o">)(</span><span class="n">out</span><span class="o">.</span><span class="n">a</span><span class="o">,</span> <span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mi">0</span><span class="o">),</span> <span class="n">r_out</span><span class="o">),</span> <span class="o">(</span><span class="n">in</span><span class="o">.</span><span class="n">aw</span><span class="o">.</span><span class="n">bits</span><span class="o">.</span><span class="n">len</span><span class="o">,</span> <span class="n">w_out</span><span class="o">))</span>
</span></span></code></pre></td></tr></table>
</div>
</div><p>The rest of the process is to judge the D channel and transfer the data to the R channel if it is available, and to the B channel if it is not.</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-scala" data-lang="scala"><span class="line"><span class="cl"><span class="n">out</span><span class="o">.</span><span class="n">d</span><span class="o">.</span><span class="n">ready</span> <span class="k">:</span><span class="o">=</span> <span class="nc">Mux</span><span class="o">(</span><span class="n">d_hasData</span><span class="o">,</span> <span class="n">ok_r</span><span class="o">.</span><span class="n">ready</span><span class="o">,</span> <span class="n">ok_b</span><span class="o">.</span><span class="n">ready</span><span class="o">)</span>
</span></span><span class="line"><span class="cl"><span class="n">ok_r</span><span class="o">.</span><span class="n">valid</span> <span class="k">:</span><span class="o">=</span> <span class="n">out</span><span class="o">.</span><span class="n">d</span><span class="o">.</span><span class="n">valid</span> <span class="o">&amp;&amp;</span> <span class="n">d_hasData</span>
</span></span><span class="line"><span class="cl"><span class="n">ok_b</span><span class="o">.</span><span class="n">valid</span> <span class="k">:</span><span class="o">=</span> <span class="n">out</span><span class="o">.</span><span class="n">d</span><span class="o">.</span><span class="n">valid</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">d_hasData</span>
</span></span></code></pre></td></tr></table>
</div>
</div><p>Finally, the difference between TileLink and AXI4 in returning acknowledgement for write requests is handled: in TileLink, the acknowledgement can be returned at the first burst beat, while AXI4 needs to return the acknowledgement after the last burst beat.</p>
<h2 id="tltoaxi4">TLToAXI4</h2>
<p>Since TileLink can only read or write at the same time, it first makes a fictitious arw channel, which can be interpreted as merging the ar and aw channels of AXI4, and this design can be seen in the SpinalHDL code. Then it <a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/tilelink/ToAXI4.scala#L153=">connects</a> to the ar and aw channels respectively, depending on whether they are writes or not.</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span><span class="lnt">6
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-scala" data-lang="scala"><span class="line"><span class="cl"><span class="k">val</span> <span class="n">queue_arw</span> <span class="k">=</span> <span class="nc">Queue</span><span class="o">.</span><span class="n">irrevocable</span><span class="o">(</span><span class="n">out_arw</span><span class="o">,</span> <span class="n">entries</span><span class="k">=</span><span class="n">depth</span><span class="o">,</span> <span class="n">flow</span><span class="k">=</span><span class="n">combinational</span><span class="o">)</span>
</span></span><span class="line"><span class="cl"><span class="n">out</span><span class="o">.</span><span class="n">ar</span><span class="o">.</span><span class="n">bits</span> <span class="k">:</span><span class="o">=</span> <span class="n">queue_arw</span><span class="o">.</span><span class="n">bits</span>
</span></span><span class="line"><span class="cl"><span class="n">out</span><span class="o">.</span><span class="n">aw</span><span class="o">.</span><span class="n">bits</span> <span class="k">:</span><span class="o">=</span> <span class="n">queue_arw</span><span class="o">.</span><span class="n">bits</span>
</span></span><span class="line"><span class="cl"><span class="n">out</span><span class="o">.</span><span class="n">ar</span><span class="o">.</span><span class="n">valid</span> <span class="k">:</span><span class="o">=</span> <span class="n">queue_arw</span><span class="o">.</span><span class="n">valid</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">queue_arw</span><span class="o">.</span><span class="n">bits</span><span class="o">.</span><span class="n">wen</span>
</span></span><span class="line"><span class="cl"><span class="n">out</span><span class="o">.</span><span class="n">aw</span><span class="o">.</span><span class="n">valid</span> <span class="k">:</span><span class="o">=</span> <span class="n">queue_arw</span><span class="o">.</span><span class="n">valid</span> <span class="o">&amp;&amp;</span>  <span class="n">queue_arw</span><span class="o">.</span><span class="n">bits</span><span class="o">.</span><span class="n">wen</span>
</span></span><span class="line"><span class="cl"><span class="n">queue_arw</span><span class="o">.</span><span class="n">ready</span> <span class="k">:</span><span class="o">=</span> <span class="nc">Mux</span><span class="o">(</span><span class="n">queue_arw</span><span class="o">.</span><span class="n">bits</span><span class="o">.</span><span class="n">wen</span><span class="o">,</span> <span class="n">out</span><span class="o">.</span><span class="n">aw</span><span class="o">.</span><span class="n">ready</span><span class="o">,</span> <span class="n">out</span><span class="o">.</span><span class="n">ar</span><span class="o">.</span><span class="n">ready</span><span class="o">)</span>
</span></span></code></pre></td></tr></table>
</div>
</div><p><a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/tilelink/ToAXI4.scala#L197=">here</a> handles the valid signals for aw and w.</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-scala" data-lang="scala"><span class="line"><span class="cl"><span class="n">in</span><span class="o">.</span><span class="n">a</span><span class="o">.</span><span class="n">ready</span> <span class="k">:</span><span class="o">=</span> <span class="o">!</span><span class="n">stall</span> <span class="o">&amp;&amp;</span> <span class="nc">Mux</span><span class="o">(</span><span class="n">a_isPut</span><span class="o">,</span> <span class="o">(</span><span class="n">doneAW</span> <span class="o">||</span> <span class="n">out_arw</span><span class="o">.</span><span class="n">ready</span><span class="o">)</span> <span class="o">&amp;&amp;</span> <span class="n">out_w</span><span class="o">.</span><span class="n">ready</span><span class="o">,</span> <span class="n">out_arw</span><span class="o">.</span><span class="n">ready</span><span class="o">)</span>
</span></span><span class="line"><span class="cl"><span class="n">out_arw</span><span class="o">.</span><span class="n">valid</span> <span class="k">:</span><span class="o">=</span> <span class="o">!</span><span class="n">stall</span> <span class="o">&amp;&amp;</span> <span class="n">in</span><span class="o">.</span><span class="n">a</span><span class="o">.</span><span class="n">valid</span> <span class="o">&amp;&amp;</span> <span class="nc">Mux</span><span class="o">(</span><span class="n">a_isPut</span><span class="o">,</span> <span class="o">!</span><span class="n">doneAW</span> <span class="o">&amp;&amp;</span> <span class="n">out_w</span><span class="o">.</span><span class="n">ready</span><span class="o">,</span> <span class="nc">Bool</span><span class="o">(</span><span class="kc">true</span><span class="o">))</span>
</span></span><span class="line"><span class="cl"><span class="n">out_w</span><span class="o">.</span><span class="n">valid</span> <span class="k">:</span><span class="o">=</span> <span class="o">!</span><span class="n">stall</span> <span class="o">&amp;&amp;</span> <span class="n">in</span><span class="o">.</span><span class="n">a</span><span class="o">.</span><span class="n">valid</span> <span class="o">&amp;&amp;</span> <span class="n">a_isPut</span> <span class="o">&amp;&amp;</span> <span class="o">(</span><span class="n">doneAW</span> <span class="o">||</span> <span class="n">out_arw</span><span class="o">.</span><span class="n">ready</span><span class="o">)</span>
</span></span></code></pre></td></tr></table>
</div>
</div><p>The reason for this is that in TileLink, each burst is a request on a channel, while in AXI4, only the first burst has aw requests and all bursts have w requests, so the doneAW signal is used here to make the distinction.</p>
<p>Next, to connect the results on the b and r channels to the d channel, based on the experience above, <a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/tilelink/ToAXI4.scala#L205=">here</a> is another arbitration.</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-scala" data-lang="scala"><span class="line"><span class="cl"><span class="k">val</span> <span class="n">r_wins</span> <span class="k">=</span> <span class="o">(</span><span class="n">out</span><span class="o">.</span><span class="n">r</span><span class="o">.</span><span class="n">valid</span> <span class="o">&amp;&amp;</span> <span class="n">b_delay</span> <span class="o">=/=</span> <span class="nc">UInt</span><span class="o">(</span><span class="mi">7</span><span class="o">))</span> <span class="o">||</span> <span class="n">r_holds_d</span>
</span></span><span class="line"><span class="cl"><span class="n">out</span><span class="o">.</span><span class="n">r</span><span class="o">.</span><span class="n">ready</span> <span class="k">:</span><span class="o">=</span> <span class="n">in</span><span class="o">.</span><span class="n">d</span><span class="o">.</span><span class="n">ready</span> <span class="o">&amp;&amp;</span> <span class="n">r_wins</span>
</span></span><span class="line"><span class="cl"><span class="n">out</span><span class="o">.</span><span class="n">b</span><span class="o">.</span><span class="n">ready</span> <span class="k">:</span><span class="o">=</span> <span class="n">in</span><span class="o">.</span><span class="n">d</span><span class="o">.</span><span class="n">ready</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">r_wins</span>
</span></span><span class="line"><span class="cl"><span class="n">in</span><span class="o">.</span><span class="n">d</span><span class="o">.</span><span class="n">valid</span> <span class="k">:</span><span class="o">=</span> <span class="nc">Mux</span><span class="o">(</span><span class="n">r_wins</span><span class="o">,</span> <span class="n">out</span><span class="o">.</span><span class="n">r</span><span class="o">.</span><span class="n">valid</span><span class="o">,</span> <span class="n">out</span><span class="o">.</span><span class="n">b</span><span class="o">.</span><span class="n">valid</span><span class="o">)</span>
</span></span></code></pre></td></tr></table>
</div>
</div><p>Finally, it also deals with the order of requests and results.</p>
<h2 id="tilelink-cached">TileLink Cached</h2>
<p>The two modules mentioned above are both TileLink Uncached, so how does it support cache consistency? First, it introduces three channels: C, D and E, which support three operations.</p>
<ul>
<li>Acquire: M-&gt;S sends Acquire on A channel, S-&gt;M sends Grant on D channel, and then M-&gt;S sends GrantAck on E channel; the function is to acquire a copy</li>
<li>Release: M-&gt;S sends Release on C channel, S-&gt;M sends ReleaseAck on D channel; the function is to delete its own copy</li>
<li>Probe: S-&gt;M sends Probe on B channel, M-&gt;S sends ProbeAck on C channel; the function is to ask M to delete its own copy</li>
</ul>
<p>You can see that the three channels A C E are M-&gt;S and the two channels B D are S-&gt;M.</p>
<p>If a cache (Master A) wants to write a read-only block of data or read a miss cache line, with a broadcast cache coherency protocol, it needs to go through the following process.</p>
<ul>
<li>Master A -&gt; Slave: Acquire</li>
<li>Slave -&gt; Master B: Probe</li>
<li>Master B -&gt; Slave: ProbeAck</li>
<li>Slave -&gt; Master A: Grant</li>
<li>Master A -&gt; Slave: GrantAck</li>
</ul>
<p>First Master A sends an Acquire request, then Slave broadcasts Probe to the other Masters, and when the other Masters return ProbeAck, they return Grant to Master A. Finally Master A sends GrantAck to Slave. Master A then gets a copy of the cache line and invalidates or makes Master B&rsquo;s cache line read-only.</p>
<p>TileLink&rsquo;s cache line has three states: None, Branch and Trunk(Tip). This basically corresponds to the MSI model: None -&gt; Invalid, Branch -&gt; Shared and Trunk -&gt; Modified.</p>
<p>The Rocket Chip code also defines Dirty status for <a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/tilelink/Metadata.scala#L10=">ClientStates</a>, which roughly corresponds to the MESI model: None -&gt; Invalid, Branch -&gt; Shared, Trunk -&gt; Exclusive, and Dirty -&gt; Modified.</p>
<p>In addition, the standard says that TL-UH operations can be performed on the B and C channels. The intent of the standard is to allow the Slave to forward operations to the Master that has cached data. For example, if Master A sends a Put request on channel A, the Slave sends a Put request to Master B on channel B, Master B sends an AccessAck response on channel C, and the Slave forwards the response back to Master A on channel D.</p>
<p>This is like a network on a chip, where the Slave is responsible for routing requests between Masters.</p>
<h2 id="broadcast">Broadcast</h2>
<p>The next step is to look at the Rocket Chip&rsquo;s own broadcast-based implementation of the cache coherency protocol. The core implementation is <a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/tilelink/Broadcast.scala">TLBroadcast</a>, and the core logic is that if a Master A sends an Acquire, then TLBroadcast needs to send a Probe to the other Masters, and then return the Grant to Master A when all the other Masters have responded to the ProbeAck.</p>
<p>First look at the Probe <a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/tilelink/Broadcast.scala#L214=">logic</a> on the B channel. It records a todo bitmask indicating which Master needs to send a Probe, and here a Probe Filter is used to reduce the number of times a Probe is sent, since it only needs to be sent to the Master that has the cache line.</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-scala" data-lang="scala"><span class="line"><span class="cl"><span class="k">val</span> <span class="n">probe_todo</span> <span class="k">=</span> <span class="nc">RegInit</span><span class="o">(</span><span class="mf">0.</span><span class="n">U</span><span class="o">(</span><span class="n">max</span><span class="o">(</span><span class="mi">1</span><span class="o">,</span> <span class="n">caches</span><span class="o">.</span><span class="n">size</span><span class="o">).</span><span class="n">W</span><span class="o">))</span>
</span></span><span class="line"><span class="cl"><span class="k">val</span> <span class="n">probe_line</span> <span class="k">=</span> <span class="nc">Reg</span><span class="o">(</span><span class="nc">UInt</span><span class="o">())</span>
</span></span><span class="line"><span class="cl"><span class="k">val</span> <span class="n">probe_perms</span> <span class="k">=</span> <span class="nc">Reg</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mf">2.</span><span class="n">W</span><span class="o">))</span>
</span></span><span class="line"><span class="cl"><span class="k">val</span> <span class="n">probe_next</span> <span class="k">=</span> <span class="n">probe_todo</span> <span class="o">&amp;</span> <span class="o">~(</span><span class="n">leftOR</span><span class="o">(</span><span class="n">probe_todo</span><span class="o">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="o">)</span>
</span></span><span class="line"><span class="cl"><span class="k">val</span> <span class="n">probe_busy</span> <span class="k">=</span> <span class="n">probe_todo</span><span class="o">.</span><span class="n">orR</span><span class="o">()</span>
</span></span><span class="line"><span class="cl"><span class="k">val</span> <span class="n">probe_target</span> <span class="k">=</span> <span class="k">if</span> <span class="o">(</span><span class="n">caches</span><span class="o">.</span><span class="n">size</span> <span class="o">==</span> <span class="mi">0</span><span class="o">)</span> <span class="mf">0.</span><span class="n">U</span> <span class="k">else</span> <span class="nc">Mux1H</span><span class="o">(</span><span class="n">probe_next</span><span class="o">,</span> <span class="n">cache_targets</span><span class="o">)</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl"><span class="c1">// Probe whatever the FSM wants to do next
</span></span></span><span class="line"><span class="cl"><span class="c1"></span><span class="n">in</span><span class="o">.</span><span class="n">b</span><span class="o">.</span><span class="n">valid</span> <span class="k">:</span><span class="o">=</span> <span class="n">probe_busy</span>
</span></span><span class="line"><span class="cl"><span class="k">if</span> <span class="o">(</span><span class="n">caches</span><span class="o">.</span><span class="n">size</span> <span class="o">!=</span> <span class="mi">0</span><span class="o">)</span> <span class="o">{</span>
</span></span><span class="line"><span class="cl">    <span class="n">in</span><span class="o">.</span><span class="n">b</span><span class="o">.</span><span class="n">bits</span> <span class="k">:</span><span class="o">=</span> <span class="n">edgeIn</span><span class="o">.</span><span class="nc">Probe</span><span class="o">(</span><span class="n">probe_line</span> <span class="o">&lt;&lt;</span> <span class="n">lineShift</span><span class="o">,</span> <span class="n">probe_target</span><span class="o">,</span> <span class="n">lineShift</span><span class="o">.</span><span class="n">U</span><span class="o">,</span> <span class="n">probe_perms</span><span class="o">).</span><span class="n">_2</span>
</span></span><span class="line"><span class="cl"><span class="o">}</span>
</span></span><span class="line"><span class="cl"><span class="n">when</span> <span class="o">(</span><span class="n">in</span><span class="o">.</span><span class="n">b</span><span class="o">.</span><span class="n">fire</span><span class="o">())</span> <span class="o">{</span> <span class="n">probe_todo</span> <span class="k">:</span><span class="o">=</span> <span class="n">probe_todo</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">probe_next</span> <span class="o">}</span>
</span></span></code></pre></td></tr></table>
</div>
</div><p>Here <code>probe_next</code> is the bitmask corresponding to the Master being probed, and <code>probe_target</code> is the Id of the Master. The input to this Probe FSM is the Probe Filter, which will <a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/tilelink/Broadcast.scala#L256=">give</a> which Cache has the current information about the cache line.</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span><span class="lnt">6
</span><span class="lnt">7
</span><span class="lnt">8
</span><span class="lnt">9
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-scala" data-lang="scala"><span class="line"><span class="cl"><span class="k">val</span> <span class="n">leaveB</span> <span class="k">=</span> <span class="o">!</span><span class="n">filter</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">response</span><span class="o">.</span><span class="n">bits</span><span class="o">.</span><span class="n">needT</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">filter</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">response</span><span class="o">.</span><span class="n">bits</span><span class="o">.</span><span class="n">gaveT</span>
</span></span><span class="line"><span class="cl"><span class="k">val</span> <span class="n">others</span> <span class="k">=</span> <span class="n">filter</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">response</span><span class="o">.</span><span class="n">bits</span><span class="o">.</span><span class="n">cacheOH</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">filter</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">response</span><span class="o">.</span><span class="n">bits</span><span class="o">.</span><span class="n">allocOH</span>
</span></span><span class="line"><span class="cl"><span class="k">val</span> <span class="n">todo</span> <span class="k">=</span> <span class="nc">Mux</span><span class="o">(</span><span class="n">leaveB</span><span class="o">,</span> <span class="mf">0.</span><span class="n">U</span><span class="o">,</span> <span class="n">others</span><span class="o">)</span>
</span></span><span class="line"><span class="cl"><span class="n">filter</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">response</span><span class="o">.</span><span class="n">ready</span> <span class="k">:</span><span class="o">=</span> <span class="o">!</span><span class="n">probe_busy</span>
</span></span><span class="line"><span class="cl"><span class="n">when</span> <span class="o">(</span><span class="n">filter</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">response</span><span class="o">.</span><span class="n">fire</span><span class="o">())</span> <span class="o">{</span>
</span></span><span class="line"><span class="cl">    <span class="n">probe_todo</span>  <span class="k">:</span><span class="o">=</span> <span class="n">todo</span>
</span></span><span class="line"><span class="cl">    <span class="n">probe_line</span>  <span class="k">:</span><span class="o">=</span> <span class="n">filter</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">response</span><span class="o">.</span><span class="n">bits</span><span class="o">.</span><span class="n">address</span> <span class="o">&gt;&gt;</span> <span class="n">lineShift</span>
</span></span><span class="line"><span class="cl">    <span class="n">probe_perms</span> <span class="k">:</span><span class="o">=</span> <span class="nc">Mux</span><span class="o">(</span><span class="n">filter</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">response</span><span class="o">.</span><span class="n">bits</span><span class="o">.</span><span class="n">needT</span><span class="o">,</span> <span class="nc">TLPermissions</span><span class="o">.</span><span class="n">toN</span><span class="o">,</span> <span class="nc">TLPermissions</span><span class="o">.</span><span class="n">toB</span><span class="o">)</span>
</span></span><span class="line"><span class="cl"><span class="o">}</span>
</span></span></code></pre></td></tr></table>
</div>
</div><p>There are two cases: if Acquire needs to enter the Trunk state (e.g. a write operation), it means that the other Masters need to enter the None state, so toN is sent here; if Acquire does not need to enter the Trunk state (e.g. a read operation), then only the other Masters need to enter the Branch state, so toB is sent here.</p>
<p>ProbeAck and ProbeAckData on the C channel are <a href="https://github.com/chipsalliance/rocket-chip/blob/850e1d5d56989f031fe3e7939a15afa1ec165d64/src/main/scala/tilelink/Broadcast.scala#L152=">processes</a> at the same time as the B channel sends the Probe.</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-scala" data-lang="scala"><span class="line"><span class="cl"><span class="c1">// Incoming C can be:
</span></span></span><span class="line"><span class="cl"><span class="c1">// ProbeAck     =&gt; decrement tracker, drop 
</span></span></span><span class="line"><span class="cl"><span class="c1">// ProbeAckData =&gt; decrement tracker, send out A as PutFull(DROP)
</span></span></span><span class="line"><span class="cl"><span class="c1">// ReleaseData  =&gt;                    send out A as PutFull(TRANSFORM)
</span></span></span><span class="line"><span class="cl"><span class="c1">// Release      =&gt; send out D as ReleaseAck
</span></span></span></code></pre></td></tr></table>
</div>
</div><p>Since invalidation based is used here, if a Master was in Dirty state before, it will send ProbeAckData and needs to write the data back, so it needs to write the data out with PutFull.</p>
<h2 id="reference-documentation">Reference Documentation</h2>
<ul>
<li><a href="https://github.com/chipsalliance/omnixtend/blob/master/OmniXtend-1.0.3/spec/TileLink-1.8.0.pdf">TileLink spec</a></li>
<li><a href="https://github.com/chipsalliance/rocket-chip">rocket-chip</a></li>
</ul>

    </div>

    
<footer class="post-footer">
      <div class="post-tags">
          <a href="/tags/tilelink/">tilelink</a>
          </div>
      <nav class="post-nav">
        <a class="prev" href="/post/2022-05/golang-dynamic-linking/">
            <i class="iconfont icon-left"></i>
            <span class="prev-text nav-default">A dynamic linking dependency problem in Golang</span>
            <span class="prev-text nav-mobile">Prev</span>
          </a>
        <a class="next" href="/post/2022-05/vmagent/">
            <span class="next-text nav-default">Use vmagent instead of Prometheus to collect monitoring metrics</span>
            <span class="next-text nav-mobile">Next</span>
            <i class="iconfont icon-right"></i>
          </a>
      </nav>
    </footer>
  </article>
        </div>
        

  

  

      </div>
    </main>

    <footer id="footer" class="footer">
      <div class="social-links">
  <a href="https://www.sobyte.net/index.xml" type="application/rss+xml" class="iconfont icon-rss" title="rss"></a>
</div>

<div class="copyright">
  <span class="power-by">
    Powered by <a class="hexo-link" href="https://gohugo.io">Hugo</a>
  </span>
  <span class="division">|</span>
  <span class="theme-info">
    Theme - 
    <a class="theme-link" href="https://github.com/olOwOlo/hugo-theme-even">Even</a>
  </span>

  

  <span class="copyright-year">
    &copy; 
    2021 - 
    2022<span class="heart"><i class="iconfont icon-heart"></i></span><span></span>
  </span>
</div>

    </footer>

    <div class="back-to-top" id="back-to-top">
      <i class="iconfont icon-up"></i>
    </div>
  </div>
  <script type="text/javascript" src="/lib/jquery/jquery-3.2.1.min.js"></script>
  <script type="text/javascript" src="/lib/slideout/slideout-1.0.1.min.js"></script>
  <script type="text/javascript" src="/lib/fancybox/jquery.fancybox-3.1.20.min.js"></script>



<script type="text/javascript" src="/js/main.min.64437849d125a2d603b3e71d6de5225d641a32d17168a58106e0b61852079683.js"></script>
  <script type="text/javascript">
    window.MathJax = {
      tex: {
        inlineMath: [['$','$'], ['\\(','\\)']],
        tags: 'ams',
        }
    };
  </script>
  <script async src="https://cdn.jsdelivr.net/npm/mathjax@3.0.5/es5/tex-mml-chtml.js" integrity="sha256-HGLuEfFcsUJGhvB8cQ8nr0gai9EucOOaIxFw7qxmd+w=" crossorigin="anonymous"></script>








</body>
</html>
