
---------- Begin Simulation Statistics ----------
final_tick                                 1303260500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 403961                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669408                       # Number of bytes of host memory used
host_op_rate                                   653136                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.46                       # Real time elapsed on the host
host_tick_rate                              891535734                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      590443                       # Number of instructions simulated
sim_ops                                        954751                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001303                       # Number of seconds simulated
sim_ticks                                  1303260500                       # Number of ticks simulated
system.cpu.Branches                             84427                       # Number of branches fetched
system.cpu.committedInsts                      590443                       # Number of instructions committed
system.cpu.committedOps                        954751                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          2606521                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               2606520.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads               452042                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              370923                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        65885                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  18082                       # Number of float alu accesses
system.cpu.num_fp_insts                         18082                       # number of float instructions
system.cpu.num_fp_register_reads                28757                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               14954                       # number of times the floating registers were written
system.cpu.num_func_calls                        8254                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                934397                       # Number of integer alu accesses
system.cpu.num_int_insts                       934397                       # number of integer instructions
system.cpu.num_int_register_reads             1931673                       # number of times the integer registers were read
system.cpu.num_int_register_writes             803713                       # number of times the integer registers were written
system.cpu.num_load_insts                      182098                       # Number of load instructions
system.cpu.num_mem_refs                        237234                       # number of memory refs
system.cpu.num_store_insts                      55136                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  8586      0.90%      0.90% # Class of executed instruction
system.cpu.op_class::IntAlu                    689627     72.20%     73.10% # Class of executed instruction
system.cpu.op_class::IntMult                     4368      0.46%     73.56% # Class of executed instruction
system.cpu.op_class::IntDiv                      3086      0.32%     73.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                     879      0.09%     73.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     73.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     73.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     73.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     73.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     73.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     73.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     73.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      318      0.03%     74.01% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     74.01% # Class of executed instruction
system.cpu.op_class::SimdAlu                     2705      0.28%     74.30% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     74.30% # Class of executed instruction
system.cpu.op_class::SimdCvt                     2752      0.29%     74.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                    5421      0.57%     75.15% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.15% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.15% # Class of executed instruction
system.cpu.op_class::SimdShift                     85      0.01%     75.16% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.16% # Class of executed instruction
system.cpu.op_class::MemRead                   179720     18.82%     93.98% # Class of executed instruction
system.cpu.op_class::MemWrite                   53452      5.60%     99.57% # Class of executed instruction
system.cpu.op_class::FloatMemRead                2378      0.25%     99.82% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1684      0.18%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     955099                       # Class of executed instruction
system.cpu.workload.numSyscalls                   291                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3650                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           96                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3751                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data       234559                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           234559                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       234559                       # number of overall hits
system.cpu.dcache.overall_hits::total          234559                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2621                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2621                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2621                       # number of overall misses
system.cpu.dcache.overall_misses::total          2621                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    206137000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    206137000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    206137000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    206137000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       237180                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       237180                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       237180                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       237180                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011051                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011051                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011051                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011051                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78648.225868                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78648.225868                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78648.225868                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78648.225868                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           56                       # number of writebacks
system.cpu.dcache.writebacks::total                56                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         2621                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2621                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2621                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2621                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    203516000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    203516000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    203516000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    203516000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011051                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011051                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011051                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011051                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77648.225868                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77648.225868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77648.225868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77648.225868                       # average overall mshr miss latency
system.cpu.dcache.replacements                     90                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       180058                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          180058                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2000                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2000                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    158119000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    158119000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       182058                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       182058                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010986                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010986                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79059.500000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79059.500000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2000                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2000                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    156119000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    156119000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010986                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010986                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78059.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78059.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        54501                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          54501                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          621                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          621                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     48018000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     48018000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        55122                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55122                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011266                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011266                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77323.671498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77323.671498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          621                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          621                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     47397000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     47397000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76323.671498                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76323.671498                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1303260500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2036.571896                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              237180                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2621                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             90.492179                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2036.571896                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.497210                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.497210                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2531                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1087                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1437                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.617920                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            476981                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           476981                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1303260500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      182101                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       55136                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           148                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            36                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1303260500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1303260500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1303260500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       781416                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           781416                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       781416                       # number of overall hits
system.cpu.icache.overall_hits::total          781416                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1034                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1034                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1034                       # number of overall misses
system.cpu.icache.overall_misses::total          1034                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     81151500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     81151500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     81151500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     81151500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       782450                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       782450                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       782450                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       782450                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001321                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001321                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001321                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001321                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78483.075435                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78483.075435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78483.075435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78483.075435                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            6                       # number of writebacks
system.cpu.icache.writebacks::total                 6                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1034                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1034                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1034                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1034                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     80117500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     80117500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     80117500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     80117500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001321                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001321                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001321                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001321                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77483.075435                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77483.075435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77483.075435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77483.075435                       # average overall mshr miss latency
system.cpu.icache.replacements                      6                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       781416                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          781416                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1034                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1034                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     81151500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     81151500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       782450                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       782450                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001321                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001321                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78483.075435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78483.075435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1034                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1034                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     80117500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     80117500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001321                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001321                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77483.075435                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77483.075435                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1303260500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           808.822996                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              782450                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1034                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            756.721470                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   808.822996                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.197467                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.197467                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1028                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          298                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          657                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.250977                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1565934                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1565934                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1303260500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      782492                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           159                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1303260500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1303260500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1303260500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1303260500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.data                    5                       # number of demand (read+write) hits
system.l2.demand_hits::total                        5                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.data                   5                       # number of overall hits
system.l2.overall_hits::total                       5                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1034                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2616                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3650                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1034                       # number of overall misses
system.l2.overall_misses::.cpu.data              2616                       # number of overall misses
system.l2.overall_misses::total                  3650                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     78566500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    199532000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        278098500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     78566500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    199532000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       278098500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1034                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2621                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3655                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1034                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2621                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3655                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998092                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998632                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998092                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998632                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75983.075435                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76273.700306                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76191.369863                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75983.075435                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76273.700306                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76191.369863                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1034                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2616                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3650                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1034                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2616                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3650                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     68226500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    173372000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    241598500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     68226500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    173372000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    241598500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998632                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998632                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65983.075435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66273.700306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66191.369863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65983.075435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66273.700306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66191.369863                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           56                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               56                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           56                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           56                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            6                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                6                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            6                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            6                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             621                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 621                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     46465500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      46465500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           621                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               621                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74823.671498                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74823.671498                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          621                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            621                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     40255500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     40255500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64823.671498                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64823.671498                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst         1034                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1034                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     78566500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     78566500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1034                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1034                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75983.075435                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75983.075435                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1034                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1034                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     68226500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     68226500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65983.075435                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65983.075435                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1995                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1995                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    153066500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    153066500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2000                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2000                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.997500                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.997500                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76725.062657                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76725.062657                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1995                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1995                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    133116500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    133116500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.997500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.997500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66725.062657                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66725.062657                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1303260500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2900.049041                       # Cycle average of tags in use
system.l2.tags.total_refs                        3751                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3650                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.027671                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       812.841708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2087.207332                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.049612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.127393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.177005                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3650                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1398                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2174                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.222778                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      7401                       # Number of tag accesses
system.l2.tags.data_accesses                     7401                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1303260500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      1034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000577500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7634                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3650                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3650                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3650                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  233600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    179.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1303186500                       # Total gap between requests
system.mem_ctrls.avgGap                     357037.40                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        66176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       167424                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 50777262.105312019587                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 128465490.974367737770                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1034                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2616                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     26028750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     66625000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25172.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25468.27                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        66176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       167424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        233600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        66176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        66176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1034                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2616                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           3650                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     50777262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    128465491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        179242753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     50777262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     50777262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     50777262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    128465491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       179242753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 3650                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          275                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          301                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          158                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          236                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          221                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          276                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                24216250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              18250000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           92653750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6634.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25384.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                2944                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.66                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          700                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   331.062857                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   199.361633                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   337.148170                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          223     31.86%     31.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          184     26.29%     58.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           80     11.43%     69.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           43      6.14%     75.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           25      3.57%     79.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           24      3.43%     82.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           14      2.00%     84.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            9      1.29%     86.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           98     14.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          700                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                233600                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              179.242753                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.40                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1303260500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         2363340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1248555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       14015820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 102644880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    231752310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    305292480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     657317385                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   504.363775                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    791421250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     43420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    468419250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         2677500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1407945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       12045180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 102644880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    231525450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    305483520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     655784475                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   503.187563                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    792076250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     43420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    467764250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1303260500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3029                       # Transaction distribution
system.membus.trans_dist::ReadExReq               621                       # Transaction distribution
system.membus.trans_dist::ReadExResp              621                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3029                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         7300                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         7300                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   7300                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       233600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       233600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  233600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3650                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3650    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3650                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1303260500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             3650500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19369250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              3034                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           56                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            6                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              34                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              621                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             621                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1034                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2000                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2074                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         5332                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  7406                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        66560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       171328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 237888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3655                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3655    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3655                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1303260500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            1937500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1551000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3931500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
