Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ZSDRAM_Module_Demo.ngc ...
WARNING:NetListWriters:298 - No output is written to ZSDRAM_Module_Demo.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus D2<10 : 0> on block ZSDRAM_Module_Demo
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ZSDRAM_Module_Demo.edif ...
ngc2edif: Total memory usage is 4313488 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ZSDRAM_Module_Demo.ngc ...
WARNING:NetListWriters:298 - No output is written to ZSDRAM_Module_Demo.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus D2<10 : 0> on block ZSDRAM_Module_Demo
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ZSDRAM_Module_Demo.edif ...
ngc2edif: Total memory usage is 4313488 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ZSDRAM_Module_Demo.ngc ...
WARNING:NetListWriters:298 - No output is written to ZSDRAM_Module_Demo.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ZSDRAM_Module_Demo.edif ...
ngc2edif: Total memory usage is 4313488 kilobytes

