\section{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+dac.h File Reference}
\label{stm32f4xx__dac_8h}\index{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+dac.\+h@{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+dac.\+h}}


This file contains all the functions prototypes for the D\+AC firmware library.  


{\ttfamily \#include \char`\"{}stm32f4xx.\+h\char`\"{}}\newline
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ D\+A\+C\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em D\+AC Init structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Trigger\+\_\+\+None}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Trigger\+\_\+\+T2\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)0x00000024)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Trigger\+\_\+\+T4\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)0x0000002\+C)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Trigger\+\_\+\+T5\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)0x0000001\+C)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Trigger\+\_\+\+T6\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Trigger\+\_\+\+T7\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)0x00000014)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Trigger\+\_\+\+T8\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)0x0000000\+C)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Trigger\+\_\+\+Ext\+\_\+\+I\+T9}~((uint32\+\_\+t)0x00000034)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Trigger\+\_\+\+Software}~((uint32\+\_\+t)0x0000003\+C)
\item 
\#define \textbf{ I\+S\+\_\+\+D\+A\+C\+\_\+\+T\+R\+I\+G\+G\+ER}(T\+R\+I\+G\+G\+ER)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Wave\+Generation\+\_\+\+None}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Wave\+Generation\+\_\+\+Noise}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Wave\+Generation\+\_\+\+Triangle}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ I\+S\+\_\+\+D\+A\+C\+\_\+\+G\+E\+N\+E\+R\+A\+T\+E\+\_\+\+W\+A\+VE}(W\+A\+VE)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+L\+F\+S\+R\+Unmask\+\_\+\+Bit0}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+L\+F\+S\+R\+Unmask\+\_\+\+Bits1\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+L\+F\+S\+R\+Unmask\+\_\+\+Bits2\+\_\+0}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+L\+F\+S\+R\+Unmask\+\_\+\+Bits3\+\_\+0}~((uint32\+\_\+t)0x00000300)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+L\+F\+S\+R\+Unmask\+\_\+\+Bits4\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+L\+F\+S\+R\+Unmask\+\_\+\+Bits5\+\_\+0}~((uint32\+\_\+t)0x00000500)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+L\+F\+S\+R\+Unmask\+\_\+\+Bits6\+\_\+0}~((uint32\+\_\+t)0x00000600)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+L\+F\+S\+R\+Unmask\+\_\+\+Bits7\+\_\+0}~((uint32\+\_\+t)0x00000700)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+L\+F\+S\+R\+Unmask\+\_\+\+Bits8\+\_\+0}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+L\+F\+S\+R\+Unmask\+\_\+\+Bits9\+\_\+0}~((uint32\+\_\+t)0x00000900)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+L\+F\+S\+R\+Unmask\+\_\+\+Bits10\+\_\+0}~((uint32\+\_\+t)0x00000\+A00)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+L\+F\+S\+R\+Unmask\+\_\+\+Bits11\+\_\+0}~((uint32\+\_\+t)0x00000\+B00)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Triangle\+Amplitude\+\_\+1}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Triangle\+Amplitude\+\_\+3}~((uint32\+\_\+t)0x00000100)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Triangle\+Amplitude\+\_\+7}~((uint32\+\_\+t)0x00000200)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Triangle\+Amplitude\+\_\+15}~((uint32\+\_\+t)0x00000300)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Triangle\+Amplitude\+\_\+31}~((uint32\+\_\+t)0x00000400)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Triangle\+Amplitude\+\_\+63}~((uint32\+\_\+t)0x00000500)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Triangle\+Amplitude\+\_\+127}~((uint32\+\_\+t)0x00000600)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Triangle\+Amplitude\+\_\+255}~((uint32\+\_\+t)0x00000700)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Triangle\+Amplitude\+\_\+511}~((uint32\+\_\+t)0x00000800)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Triangle\+Amplitude\+\_\+1023}~((uint32\+\_\+t)0x00000900)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Triangle\+Amplitude\+\_\+2047}~((uint32\+\_\+t)0x00000\+A00)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Triangle\+Amplitude\+\_\+4095}~((uint32\+\_\+t)0x00000\+B00)
\item 
\#define \textbf{ I\+S\+\_\+\+D\+A\+C\+\_\+\+L\+F\+S\+R\+\_\+\+U\+N\+M\+A\+S\+K\+\_\+\+T\+R\+I\+A\+N\+G\+L\+E\+\_\+\+A\+M\+P\+L\+I\+T\+U\+DE}(V\+A\+L\+UE)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Output\+Buffer\+\_\+\+Enable}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Output\+Buffer\+\_\+\+Disable}~((uint32\+\_\+t)0x00000002)
\item 
\#define \textbf{ I\+S\+\_\+\+D\+A\+C\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Channel\+\_\+1}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Channel\+\_\+2}~((uint32\+\_\+t)0x00000010)
\item 
\#define \textbf{ I\+S\+\_\+\+D\+A\+C\+\_\+\+C\+H\+A\+N\+N\+EL}(C\+H\+A\+N\+N\+EL)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Align\+\_\+12b\+\_\+R}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Align\+\_\+12b\+\_\+L}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Align\+\_\+8b\+\_\+R}~((uint32\+\_\+t)0x00000008)
\item 
\#define \textbf{ I\+S\+\_\+\+D\+A\+C\+\_\+\+A\+L\+I\+GN}(A\+L\+I\+GN)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Wave\+\_\+\+Noise}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+Wave\+\_\+\+Triangle}~((uint32\+\_\+t)0x00000080)
\item 
\#define \textbf{ I\+S\+\_\+\+D\+A\+C\+\_\+\+W\+A\+VE}(W\+A\+VE)
\item 
\#define \textbf{ I\+S\+\_\+\+D\+A\+C\+\_\+\+D\+A\+TA}(D\+A\+TA)~((D\+A\+TA) $<$= 0x\+F\+F\+F0)
\item 
\#define \textbf{ D\+A\+C\+\_\+\+I\+T\+\_\+\+D\+M\+A\+U\+DR}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ I\+S\+\_\+\+D\+A\+C\+\_\+\+IT}(IT)~(((IT) == \textbf{ D\+A\+C\+\_\+\+I\+T\+\_\+\+D\+M\+A\+U\+DR}))
\item 
\#define \textbf{ D\+A\+C\+\_\+\+F\+L\+A\+G\+\_\+\+D\+M\+A\+U\+DR}~((uint32\+\_\+t)0x00002000)
\item 
\#define \textbf{ I\+S\+\_\+\+D\+A\+C\+\_\+\+F\+L\+AG}(F\+L\+AG)~(((F\+L\+AG) == \textbf{ D\+A\+C\+\_\+\+F\+L\+A\+G\+\_\+\+D\+M\+A\+U\+DR}))
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ D\+A\+C\+\_\+\+De\+Init} (void)
\begin{DoxyCompactList}\small\item\em Deinitializes the D\+AC peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \textbf{ D\+A\+C\+\_\+\+Init} (uint32\+\_\+t D\+A\+C\+\_\+\+Channel, \textbf{ D\+A\+C\+\_\+\+Init\+Type\+Def} $\ast$D\+A\+C\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the D\+AC peripheral according to the specified parameters in the D\+A\+C\+\_\+\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ D\+A\+C\+\_\+\+Struct\+Init} (\textbf{ D\+A\+C\+\_\+\+Init\+Type\+Def} $\ast$D\+A\+C\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each D\+A\+C\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ D\+A\+C\+\_\+\+Cmd} (uint32\+\_\+t D\+A\+C\+\_\+\+Channel, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified D\+AC channel. \end{DoxyCompactList}\item 
void \textbf{ D\+A\+C\+\_\+\+Software\+Trigger\+Cmd} (uint32\+\_\+t D\+A\+C\+\_\+\+Channel, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the selected D\+AC channel software trigger. \end{DoxyCompactList}\item 
void \textbf{ D\+A\+C\+\_\+\+Dual\+Software\+Trigger\+Cmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables simultaneously the two D\+AC channels software triggers. \end{DoxyCompactList}\item 
void \textbf{ D\+A\+C\+\_\+\+Wave\+Generation\+Cmd} (uint32\+\_\+t D\+A\+C\+\_\+\+Channel, uint32\+\_\+t D\+A\+C\+\_\+\+Wave, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the selected D\+AC channel wave generation. \end{DoxyCompactList}\item 
void \textbf{ D\+A\+C\+\_\+\+Set\+Channel1\+Data} (uint32\+\_\+t D\+A\+C\+\_\+\+Align, uint16\+\_\+t Data)
\begin{DoxyCompactList}\small\item\em Set the specified data holding register value for D\+AC channel1. \end{DoxyCompactList}\item 
void \textbf{ D\+A\+C\+\_\+\+Set\+Channel2\+Data} (uint32\+\_\+t D\+A\+C\+\_\+\+Align, uint16\+\_\+t Data)
\begin{DoxyCompactList}\small\item\em Set the specified data holding register value for D\+AC channel2. \end{DoxyCompactList}\item 
void \textbf{ D\+A\+C\+\_\+\+Set\+Dual\+Channel\+Data} (uint32\+\_\+t D\+A\+C\+\_\+\+Align, uint16\+\_\+t Data2, uint16\+\_\+t Data1)
\begin{DoxyCompactList}\small\item\em Set the specified data holding register value for dual channel D\+AC. \end{DoxyCompactList}\item 
uint16\+\_\+t \textbf{ D\+A\+C\+\_\+\+Get\+Data\+Output\+Value} (uint32\+\_\+t D\+A\+C\+\_\+\+Channel)
\begin{DoxyCompactList}\small\item\em Returns the last data output value of the selected D\+AC channel. \end{DoxyCompactList}\item 
void \textbf{ D\+A\+C\+\_\+\+D\+M\+A\+Cmd} (uint32\+\_\+t D\+A\+C\+\_\+\+Channel, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified D\+AC channel D\+MA request. \end{DoxyCompactList}\item 
void \textbf{ D\+A\+C\+\_\+\+I\+T\+Config} (uint32\+\_\+t D\+A\+C\+\_\+\+Channel, uint32\+\_\+t D\+A\+C\+\_\+\+IT, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified D\+AC interrupts. \end{DoxyCompactList}\item 
\textbf{ Flag\+Status} \textbf{ D\+A\+C\+\_\+\+Get\+Flag\+Status} (uint32\+\_\+t D\+A\+C\+\_\+\+Channel, uint32\+\_\+t D\+A\+C\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified D\+AC flag is set or not. \end{DoxyCompactList}\item 
void \textbf{ D\+A\+C\+\_\+\+Clear\+Flag} (uint32\+\_\+t D\+A\+C\+\_\+\+Channel, uint32\+\_\+t D\+A\+C\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Clears the D\+AC channel\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\textbf{ I\+T\+Status} \textbf{ D\+A\+C\+\_\+\+Get\+I\+T\+Status} (uint32\+\_\+t D\+A\+C\+\_\+\+Channel, uint32\+\_\+t D\+A\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified D\+AC interrupt has occurred or not. \end{DoxyCompactList}\item 
void \textbf{ D\+A\+C\+\_\+\+Clear\+I\+T\+Pending\+Bit} (uint32\+\_\+t D\+A\+C\+\_\+\+Channel, uint32\+\_\+t D\+A\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the D\+AC channel\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file contains all the functions prototypes for the D\+AC firmware library. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/\+September-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }

Definition in file \textbf{ stm32f4xx\+\_\+dac.\+h}.

