<stg><name>zs_func</name>


<trans_list>

<trans id="224" from="1" to="2">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="2" to="14">
<condition id="34">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="2" to="3">
<condition id="36">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="3" to="4">
<condition id="37">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="3" to="2">
<condition id="51">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="4" to="5">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="5" to="6">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="6" to="7">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="7" to="8">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="8" to="9">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="9" to="10">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="10" to="11">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="11" to="12">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="12" to="13">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="13" to="3">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="14" to="15">
<condition id="53">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="15" to="14">
<condition id="55">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="15" to="16">
<condition id="56">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="16" to="15">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="32" op_0_bw="32">
<![CDATA[
:0  %count = alloca i32

]]></node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([2100 x i32]* %ImgIn) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([2100 x i32]* %ImgOut) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @zs_func_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface([2100 x i32]* %ImgIn, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface([2100 x i32]* %ImgOut, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecMemCore([2100 x i32]* %ImgIn, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecMemCore([2100 x i32]* %ImgOut, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  store i32 0, i32* %count

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i = phi i6 [ 1, %0 ], [ %i_1, %3 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="13" op_0_bw="6">
<![CDATA[
:1  %i_cast38_cast = zext i6 %i to i13

]]></node>
<StgValue><ssdm name="i_cast38_cast"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond3 = icmp eq i6 %i, -22

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 41, i64 41, i64 41) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3, label %.preheader13, label %.preheader14.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader14.preheader:0  %tmp = mul i13 50, %i_cast38_cast

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="12" op_0_bw="13">
<![CDATA[
.preheader14.preheader:1  %tmp_2 = trunc i13 %tmp to i12

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader14.preheader:2  %tmp_1 = or i12 %tmp_2, 1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="13" op_0_bw="12">
<![CDATA[
.preheader14.preheader:3  %tmp_1_cast = zext i12 %tmp_1 to i13

]]></node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:4  br label %.preheader14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader14:0  %j = phi i6 [ 0, %.preheader14.preheader ], [ %j_1, %.preheader14.backedge ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="13" op_0_bw="6">
<![CDATA[
.preheader14:1  %j_cast1 = zext i6 %j to i13

]]></node>
<StgValue><ssdm name="j_cast1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="12" op_0_bw="6">
<![CDATA[
.preheader14:2  %j_cast2 = zext i6 %j to i12

]]></node>
<StgValue><ssdm name="j_cast2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="7" op_0_bw="6">
<![CDATA[
.preheader14:3  %j_cast = zext i6 %j to i7

]]></node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader14:4  %exitcond2 = icmp eq i6 %j, -14

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:5  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader14:6  %j_1 = add i6 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:7  br i1 %exitcond2, label %3, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:0  %tmp1 = add i7 %j_cast, -51

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="13" op_0_bw="7">
<![CDATA[
_ifconv:1  %tmp1_cast = sext i7 %tmp1 to i13

]]></node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:2  %tmp_5 = add i13 %tmp1_cast, %tmp

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="64" op_0_bw="13">
<![CDATA[
_ifconv:3  %tmp_6 = sext i13 %tmp_5 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %ImgIn_addr = getelementptr [2100 x i32]* %ImgIn, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="ImgIn_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:5  %ImgIn_load = load i32* %ImgIn_addr, align 4

]]></node>
<StgValue><ssdm name="ImgIn_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:34  %tmp_16 = add i13 %j_cast1, %tmp_1_cast

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %i_1 = add i6 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:5  %ImgIn_load = load i32* %ImgIn_addr, align 4

]]></node>
<StgValue><ssdm name="ImgIn_load"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %tmp_7 = icmp ne i32 %ImgIn_load, 0

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:8  %tmp2 = add i7 %j_cast, -50

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="12" op_0_bw="7">
<![CDATA[
_ifconv:9  %tmp2_cast = sext i7 %tmp2 to i12

]]></node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:10  %tmp_9 = add i12 %tmp2_cast, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:11  %tmp_s = zext i12 %tmp_9 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:12  %ImgIn_addr_1 = getelementptr [2100 x i32]* %ImgIn, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="ImgIn_addr_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:13  %ImgIn_load_1 = load i32* %ImgIn_addr_1, align 4

]]></node>
<StgValue><ssdm name="ImgIn_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:13  %ImgIn_load_1 = load i32* %ImgIn_addr_1, align 4

]]></node>
<StgValue><ssdm name="ImgIn_load_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_3 = icmp ne i32 %ImgIn_load_1, 0

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:15  %tmp3 = add i7 %j_cast, -49

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="12" op_0_bw="7">
<![CDATA[
_ifconv:16  %tmp3_cast = sext i7 %tmp3 to i12

]]></node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:17  %tmp_4 = add i12 %tmp3_cast, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:18  %tmp_8 = zext i12 %tmp_4 to i64

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:19  %ImgIn_addr_2 = getelementptr [2100 x i32]* %ImgIn, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="ImgIn_addr_2"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:20  %ImgIn_load_2 = load i32* %ImgIn_addr_2, align 4

]]></node>
<StgValue><ssdm name="ImgIn_load_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:20  %ImgIn_load_2 = load i32* %ImgIn_addr_2, align 4

]]></node>
<StgValue><ssdm name="ImgIn_load_2"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:21  %tmp_10 = icmp ne i32 %ImgIn_load_2, 0

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:22  %tmp4 = add i7 %j_cast, -1

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="12" op_0_bw="7">
<![CDATA[
_ifconv:23  %tmp4_cast = sext i7 %tmp4 to i12

]]></node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:24  %tmp_11 = add i12 %tmp4_cast, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:25  %tmp_12 = zext i12 %tmp_11 to i64

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:26  %ImgIn_addr_3 = getelementptr [2100 x i32]* %ImgIn, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="ImgIn_addr_3"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:27  %ImgIn_load_3 = load i32* %ImgIn_addr_3, align 4

]]></node>
<StgValue><ssdm name="ImgIn_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="80" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:27  %ImgIn_load_3 = load i32* %ImgIn_addr_3, align 4

]]></node>
<StgValue><ssdm name="ImgIn_load_3"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28  %tmp_13 = icmp ne i32 %ImgIn_load_3, 0

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:30  %tmp_14 = add i12 %j_cast2, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:31  %tmp_15 = zext i12 %tmp_14 to i64

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:32  %ImgIn_addr_4 = getelementptr [2100 x i32]* %ImgIn, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="ImgIn_addr_4"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:33  %ImgIn_load_4 = load i32* %ImgIn_addr_4, align 4

]]></node>
<StgValue><ssdm name="ImgIn_load_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="86" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:33  %ImgIn_load_4 = load i32* %ImgIn_addr_4, align 4

]]></node>
<StgValue><ssdm name="ImgIn_load_4"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="13">
<![CDATA[
_ifconv:35  %tmp_17 = zext i13 %tmp_16 to i64

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:36  %ImgIn_addr_5 = getelementptr [2100 x i32]* %ImgIn, i64 0, i64 %tmp_17

]]></node>
<StgValue><ssdm name="ImgIn_addr_5"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:37  %ImgIn_load_5 = load i32* %ImgIn_addr_5, align 4

]]></node>
<StgValue><ssdm name="ImgIn_load_5"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:133  %tmp_42 = icmp eq i32 %ImgIn_load_4, 255

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="91" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:37  %ImgIn_load_5 = load i32* %ImgIn_addr_5, align 4

]]></node>
<StgValue><ssdm name="ImgIn_load_5"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:38  %tmp_18 = icmp ne i32 %ImgIn_load_5, 0

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:39  %tmp5 = add i7 %j_cast, 49

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="12" op_0_bw="7">
<![CDATA[
_ifconv:40  %tmp5_cast = zext i7 %tmp5 to i12

]]></node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:41  %tmp_19 = add i12 %tmp5_cast, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:42  %tmp_20 = zext i12 %tmp_19 to i64

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:43  %ImgIn_addr_6 = getelementptr [2100 x i32]* %ImgIn, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="ImgIn_addr_6"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:44  %ImgIn_load_6 = load i32* %ImgIn_addr_6, align 4

]]></node>
<StgValue><ssdm name="ImgIn_load_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="99" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:44  %ImgIn_load_6 = load i32* %ImgIn_addr_6, align 4

]]></node>
<StgValue><ssdm name="ImgIn_load_6"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:45  %tmp_21 = icmp ne i32 %ImgIn_load_6, 0

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:46  %tmp6 = add i7 %j_cast, 50

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="12" op_0_bw="7">
<![CDATA[
_ifconv:47  %tmp6_cast = zext i7 %tmp6 to i12

]]></node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:48  %tmp_22 = add i12 %tmp6_cast, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:49  %tmp_23 = zext i12 %tmp_22 to i64

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:50  %ImgIn_addr_7 = getelementptr [2100 x i32]* %ImgIn, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="ImgIn_addr_7"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:51  %ImgIn_load_7 = load i32* %ImgIn_addr_7, align 4

]]></node>
<StgValue><ssdm name="ImgIn_load_7"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:54  %tmp7 = add i7 %j_cast, 51

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="12" op_0_bw="7">
<![CDATA[
_ifconv:55  %tmp7_cast = zext i7 %tmp7 to i12

]]></node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:56  %tmp_25 = add i12 %tmp7_cast, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="110" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:51  %ImgIn_load_7 = load i32* %ImgIn_addr_7, align 4

]]></node>
<StgValue><ssdm name="ImgIn_load_7"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %tmp_24 = icmp ne i32 %ImgIn_load_7, 0

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:57  %tmp_26 = zext i12 %tmp_25 to i64

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:58  %ImgIn_addr_8 = getelementptr [2100 x i32]* %ImgIn, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="ImgIn_addr_8"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:59  %ImgIn_load_8 = load i32* %ImgIn_addr_8, align 4

]]></node>
<StgValue><ssdm name="ImgIn_load_8"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:7  %p0_cast = zext i1 %tmp_7 to i2

]]></node>
<StgValue><ssdm name="p0_cast"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:29  %p3_cast = zext i1 %tmp_13 to i2

]]></node>
<StgValue><ssdm name="p3_cast"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:53  %p7_cast = zext i1 %tmp_24 to i2

]]></node>
<StgValue><ssdm name="p7_cast"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:59  %ImgIn_load_8 = load i32* %ImgIn_addr_8, align 4

]]></node>
<StgValue><ssdm name="ImgIn_load_8"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:60  %tmp_27 = icmp ne i32 %ImgIn_load_8, 0

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:61  %not_s = xor i1 %tmp_3, true

]]></node>
<StgValue><ssdm name="not_s"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:62  %p_s = and i1 %tmp_10, %not_s

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:63  %tmp_35_cast = zext i1 %p_s to i2

]]></node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:64  %not_1 = xor i1 %tmp_10, true

]]></node>
<StgValue><ssdm name="not_1"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:65  %tmp_28 = and i1 %tmp_18, %not_1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:66  %tmp_37_cast = zext i1 %tmp_28 to i2

]]></node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:67  %not_2 = xor i1 %tmp_18, true

]]></node>
<StgValue><ssdm name="not_2"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:68  %p_4 = and i1 %tmp_27, %not_2

]]></node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:70  %not_3 = xor i1 %tmp_27, true

]]></node>
<StgValue><ssdm name="not_3"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:71  %tmp_29 = and i1 %tmp_24, %not_3

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:73  %not_4 = xor i1 %tmp_24, true

]]></node>
<StgValue><ssdm name="not_4"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:74  %p_5 = and i1 %tmp_21, %not_4

]]></node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:76  %not_5 = xor i1 %tmp_21, true

]]></node>
<StgValue><ssdm name="not_5"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:77  %tmp_30 = and i1 %tmp_13, %not_5

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:79  %not_6 = xor i1 %tmp_13, true

]]></node>
<StgValue><ssdm name="not_6"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:80  %p_6 = and i1 %tmp_7, %not_6

]]></node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:81  %tmp_44_cast = zext i1 %p_6 to i2

]]></node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:82  %not_7 = xor i1 %tmp_7, true

]]></node>
<StgValue><ssdm name="not_7"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:83  %tmp_31 = and i1 %tmp_3, %not_7

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:84  %tmp_46_cast = zext i1 %tmp_31 to i2

]]></node>
<StgValue><ssdm name="tmp_46_cast"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:85  %tmp9 = add i2 %tmp_35_cast, %tmp_46_cast

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="3" op_0_bw="2">
<![CDATA[
_ifconv:86  %tmp9_cast = zext i2 %tmp9 to i3

]]></node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:87  %tmp10 = add i2 %tmp_44_cast, %tmp_37_cast

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="3" op_0_bw="2">
<![CDATA[
_ifconv:88  %tmp10_cast = zext i2 %tmp10 to i3

]]></node>
<StgValue><ssdm name="tmp10_cast"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:89  %tmp8 = add i3 %tmp10_cast, %tmp9_cast

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:98  %tmp_53_cast = zext i1 %tmp_3 to i2

]]></node>
<StgValue><ssdm name="tmp_53_cast"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:99  %tmp_54_cast = zext i1 %tmp_10 to i2

]]></node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:100  %tmp_55_cast = zext i1 %tmp_18 to i2

]]></node>
<StgValue><ssdm name="tmp_55_cast"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:101  %tmp_56_cast = zext i1 %tmp_27 to i2

]]></node>
<StgValue><ssdm name="tmp_56_cast"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:102  %tmp_57_cast = zext i1 %tmp_21 to i2

]]></node>
<StgValue><ssdm name="tmp_57_cast"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:103  %tmp14 = add i2 %tmp_57_cast, %p7_cast

]]></node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="3" op_0_bw="2">
<![CDATA[
_ifconv:104  %tmp20_cast = zext i2 %tmp14 to i3

]]></node>
<StgValue><ssdm name="tmp20_cast"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:105  %tmp15 = add i2 %tmp_55_cast, %p3_cast

]]></node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="3" op_0_bw="2">
<![CDATA[
_ifconv:106  %tmp21_cast = zext i2 %tmp15 to i3

]]></node>
<StgValue><ssdm name="tmp21_cast"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:107  %tmp16 = add i3 %tmp21_cast, %tmp20_cast

]]></node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:109  %tmp17 = add i2 %tmp_53_cast, %tmp_54_cast

]]></node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="3" op_0_bw="2">
<![CDATA[
_ifconv:110  %tmp23_cast = zext i2 %tmp17 to i3

]]></node>
<StgValue><ssdm name="tmp23_cast"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:111  %tmp18 = add i2 %p0_cast, %tmp_56_cast

]]></node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="3" op_0_bw="2">
<![CDATA[
_ifconv:112  %tmp24_cast = zext i2 %tmp18 to i3

]]></node>
<StgValue><ssdm name="tmp24_cast"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:113  %tmp19 = add i3 %tmp24_cast, %tmp23_cast

]]></node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:116  %tmp_32 = and i1 %tmp_18, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:117  %m1 = and i1 %tmp_24, %tmp_32

]]></node>
<StgValue><ssdm name="m1"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:118  %tmp_33 = and i1 %tmp_24, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:119  %m2 = and i1 %tmp_13, %tmp_33

]]></node>
<StgValue><ssdm name="m2"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:126  %tmp_37 = or i1 %m1, %m2

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:127  %tmp_38 = and i1 %tmp_24, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:128  %tmp_39 = or i1 %tmp_32, %tmp_38

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:129  %tmp_40 = and i1 %tmp_13, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:130  %tmp_7528_demorgan = and i1 %tmp_37, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_7528_demorgan"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:69  %tmp_38_cast = zext i1 %p_4 to i2

]]></node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:72  %tmp_40_cast = zext i1 %tmp_29 to i2

]]></node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:75  %tmp_41_cast = zext i1 %p_5 to i2

]]></node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:78  %tmp_43_cast = zext i1 %tmp_30 to i2

]]></node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="4" op_0_bw="3">
<![CDATA[
_ifconv:90  %tmp8_cast = zext i3 %tmp8 to i4

]]></node>
<StgValue><ssdm name="tmp8_cast"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:91  %tmp12 = add i2 %tmp_43_cast, %tmp_41_cast

]]></node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="3" op_0_bw="2">
<![CDATA[
_ifconv:92  %tmp12_cast = zext i2 %tmp12 to i3

]]></node>
<StgValue><ssdm name="tmp12_cast"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:93  %tmp13 = add i2 %tmp_40_cast, %tmp_38_cast

]]></node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="3" op_0_bw="2">
<![CDATA[
_ifconv:94  %tmp13_cast = zext i2 %tmp13 to i3

]]></node>
<StgValue><ssdm name="tmp13_cast"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:95  %tmp11 = add i3 %tmp13_cast, %tmp12_cast

]]></node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="4" op_0_bw="3">
<![CDATA[
_ifconv:96  %tmp11_cast = zext i3 %tmp11 to i4

]]></node>
<StgValue><ssdm name="tmp11_cast"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:97  %A = add i4 %tmp11_cast, %tmp8_cast

]]></node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="4" op_0_bw="3">
<![CDATA[
_ifconv:108  %tmp19_cast = zext i3 %tmp16 to i4

]]></node>
<StgValue><ssdm name="tmp19_cast"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="4" op_0_bw="3">
<![CDATA[
_ifconv:114  %tmp22_cast = zext i3 %tmp19 to i4

]]></node>
<StgValue><ssdm name="tmp22_cast"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:115  %B = add i4 %tmp22_cast, %tmp19_cast

]]></node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:120  %tmp_34 = icmp eq i4 %A, 1

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:121  %tmp_44 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %B, i32 1, i32 3)

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:122  %icmp = icmp ne i3 %tmp_44, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:123  %tmp_36 = icmp ult i4 %B, 7

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:124  %tmp20 = and i1 %icmp, %tmp_36

]]></node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:125  %or_cond7 = and i1 %tmp20, %tmp_34

]]></node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:131  %tmp_41 = xor i1 %tmp_7528_demorgan, true

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:132  %p_1 = and i1 %or_cond7, %tmp_41

]]></node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:134  %or_cond2 = and i1 %p_1, %tmp_42

]]></node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:135  br i1 %or_cond2, label %2, label %.preheader14.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32">
<![CDATA[
:0  %count_load_1 = load i32* %count

]]></node>
<StgValue><ssdm name="count_load_1"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %count_1 = add nsw i32 %count_load_1, 1

]]></node>
<StgValue><ssdm name="count_1"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %ImgOut_addr_1 = getelementptr [2100 x i32]* %ImgOut, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="ImgOut_addr_1"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:3  store i32 0, i32* %ImgOut_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %count_1, i32* %count

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader14.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.backedge:0  br label %.preheader14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader13:0  %k = phi i6 [ 0, %1 ], [ %k_1, %.preheader ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader13:1  %phi_mul = phi i12 [ 0, %1 ], [ %next_mul, %.preheader ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader13:2  %next_mul = add i12 %phi_mul, 50

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader13:3  %exitcond1 = icmp eq i6 %k, -22

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:4  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 42, i64 42, i64 42) nounwind

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader13:5  %k_1 = add i6 %k, 1

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:6  br i1 %exitcond1, label %5, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32">
<![CDATA[
:0  %count_load = load i32* %count

]]></node>
<StgValue><ssdm name="count_load"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 %count_load

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:0  %l = phi i6 [ %l_1, %4 ], [ 0, %.preheader13 ]

]]></node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="12" op_0_bw="6">
<![CDATA[
.preheader:1  %l_cast = zext i6 %l to i12

]]></node>
<StgValue><ssdm name="l_cast"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:2  %exitcond = icmp eq i6 %l, -14

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:4  %l_1 = add i6 %l, 1

]]></node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %.preheader13, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_35 = add i12 %phi_mul, %l_cast

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="64" op_0_bw="12">
<![CDATA[
:1  %tmp_43 = zext i12 %tmp_35 to i64

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %ImgOut_addr = getelementptr [2100 x i32]* %ImgOut, i64 0, i64 %tmp_43

]]></node>
<StgValue><ssdm name="ImgOut_addr"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="12">
<![CDATA[
:3  %ImgOut_load = load i32* %ImgOut_addr, align 4

]]></node>
<StgValue><ssdm name="ImgOut_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="220" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="12">
<![CDATA[
:3  %ImgOut_load = load i32* %ImgOut_addr, align 4

]]></node>
<StgValue><ssdm name="ImgOut_load"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %ImgIn_addr_9 = getelementptr [2100 x i32]* %ImgIn, i64 0, i64 %tmp_43

]]></node>
<StgValue><ssdm name="ImgIn_addr_9"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:5  store i32 %ImgOut_load, i32* %ImgIn_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
