# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_3.ip_user_files/bd/code_Gray/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" \
"../../../../project_3.ip_user_files/bd/code_Gray/ip/code_Gray_xup_and2_0_0/sim/code_Gray_xup_and2_0_0.v" \
"../../../../project_3.ip_user_files/bd/code_Gray/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" \
"../../../../project_3.ip_user_files/bd/code_Gray/ip/code_Gray_xup_or2_0_0/sim/code_Gray_xup_or2_0_0.v" \
"../../../../project_3.ip_user_files/bd/code_Gray/ip/code_Gray_xup_or2_0_3/sim/code_Gray_xup_or2_0_3.v" \
"../../../../project_3.ip_user_files/bd/code_Gray/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" \
"../../../../project_3.ip_user_files/bd/code_Gray/ip/code_Gray_xup_inv_0_0/sim/code_Gray_xup_inv_0_0.v" \
"../../../../project_3.ip_user_files/bd/code_Gray/ip/code_Gray_xup_and2_0_1/sim/code_Gray_xup_and2_0_1.v" \
"../../../../project_3.ip_user_files/bd/code_Gray/ip/code_Gray_xup_inv_0_1/sim/code_Gray_xup_inv_0_1.v" \
"../../../../project_3.ip_user_files/bd/code_Gray/ip/code_Gray_xup_and2_0_2/sim/code_Gray_xup_and2_0_2.v" \
"../../../../project_3.ip_user_files/bd/code_Gray/ip/code_Gray_xup_inv_1_0/sim/code_Gray_xup_inv_1_0.v" \
"../../../../project_3.ip_user_files/bd/code_Gray/ip/code_Gray_xup_and2_2_0/sim/code_Gray_xup_and2_2_0.v" \
"../../../../project_3.ip_user_files/bd/code_Gray/ip/code_Gray_xup_or2_3_0/sim/code_Gray_xup_or2_3_0.v" \
"../../../../project_3.ip_user_files/bd/code_Gray/ip/code_Gray_xup_and2_3_0/sim/code_Gray_xup_and2_3_0.v" \

verilog xlconcat_v2_1_1  \
"../../../../project_3.srcs/sources_1/bd/code_Gray/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v" \

verilog xil_defaultlib  \
"../../../../project_3.ip_user_files/bd/code_Gray/ip/code_Gray_xlconcat_0_0/sim/code_Gray_xlconcat_0_0.v" \
"../../../../project_3.ip_user_files/bd/code_Gray/ip/code_Gray_xup_and2_0_3/sim/code_Gray_xup_and2_0_3.v" \
"../../../../project_3.ip_user_files/bd/code_Gray/ip/code_Gray_xup_or2_0_2/sim/code_Gray_xup_or2_0_2.v" \
"../../../../project_3.ip_user_files/bd/code_Gray/ip/code_Gray_xup_inv_0_2/sim/code_Gray_xup_inv_0_2.v" \
"../../../../project_3.ip_user_files/bd/code_Gray/ip/code_Gray_xup_and2_5_0/sim/code_Gray_xup_and2_5_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
