--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml mksuii_x.twx mksuii_x.ncd -o mksuii_x.twr mksuii_x.pcf -ucf
mksuii_x.ucf

Design file:              mksuii_x.ncd
Physical constraint file: mksuii_x.pcf
Device,package,speed:     xc5vlx30t,ff665,-1 (PRODUCTION 1.73 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_u_Glink_Clk125_o = PERIOD TIMEGRP "u_Glink/Clk125_o" 125 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_Glink_Clk125_o = PERIOD TIMEGRP "u_Glink/Clk125_o" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: u_clkMux/PLL_ADV_INST/CLKIN2
  Logical resource: u_clkMux/PLL_ADV_INST/CLKIN2
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Lnk_Clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: u_clkMux/PLL_ADV_INST/CLKIN2
  Logical resource: u_clkMux/PLL_ADV_INST/CLKIN2
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Lnk_Clk
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X1Y12.CLKARDCLKL
  Clock network: Lnk_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MGTCLK1_n = PERIOD TIMEGRP "MGTCLK1_n" 125 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MGTCLK1_n = PERIOD TIMEGRP "MGTCLK1_n" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: u_clkMux/PLL_ADV_INST/CLKIN2
  Logical resource: u_clkMux/PLL_ADV_INST/CLKIN2
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Lnk_Clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: u_clkMux/PLL_ADV_INST/CLKIN2
  Logical resource: u_clkMux/PLL_ADV_INST/CLKIN2
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Lnk_Clk
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X1Y12.CLKARDCLKL
  Clock network: Lnk_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MGTCLK1_p = PERIOD TIMEGRP "MGTCLK1_p" 125 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4388 paths analyzed, 1117 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.744ns.
--------------------------------------------------------------------------------

Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe (SLICE_X49Y73.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Destination:          u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.356ns (Levels of Logic = 2)
  Clock Path Skew:      -0.353ns (1.206 - 1.559)
  Source Clock:         Lnk_Clk rising at 0.000ns
  Destination Clock:    Lnk_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac to u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    TEMAC_X0Y0.EMAC0CLIENTTXACK Tmaccko_ACK           1.550   u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                              u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    SLICE_X55Y67.B1             net (fanout=8)        2.017   u_Glink/v5_emac_ll/tx_ack_0_i
    SLICE_X55Y67.B              Tilo                  0.094   u_Glink/u_intf/IP_Dest_Addr_1_7
                                                              u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1333
    SLICE_X55Y67.A5             net (fanout=1)        0.224   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1333
    SLICE_X55Y67.A              Tilo                  0.094   u_Glink/u_intf/IP_Dest_Addr_1_7
                                                              u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527
    SLICE_X49Y73.CE             net (fanout=16)       2.148   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en
    SLICE_X49Y73.CLK            Tceck                 0.229   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe
                                                              u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe
    --------------------------------------------------------  ---------------------------
    Total                                             6.356ns (1.967ns logic, 4.389ns route)
                                                              (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame (FF)
  Destination:          u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.092ns (Levels of Logic = 2)
  Clock Path Skew:      -0.113ns (1.206 - 1.319)
  Source Clock:         Lnk_Clk rising at 0.000ns
  Destination Clock:    Lnk_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame to u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y57.AQ      Tcko                  0.450   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame
    SLICE_X54Y67.D2      net (fanout=16)       1.227   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame
    SLICE_X54Y67.D       Tilo                  0.094   u_Glink/u_intf/IP_Dest_Addr_0_7
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527_SW0
    SLICE_X55Y67.A1      net (fanout=1)        0.850   N959
    SLICE_X55Y67.A       Tilo                  0.094   u_Glink/u_intf/IP_Dest_Addr_1_7
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527
    SLICE_X49Y73.CE      net (fanout=16)       2.148   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en
    SLICE_X49Y73.CLK     Tceck                 0.229   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe
    -------------------------------------------------  ---------------------------
    Total                                      5.092ns (0.867ns logic, 4.225ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8 (FF)
  Destination:          u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.964ns (Levels of Logic = 2)
  Clock Path Skew:      -0.071ns (0.476 - 0.547)
  Source Clock:         Lnk_Clk rising at 0.000ns
  Destination Clock:    Lnk_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8 to u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y69.CQ      Tcko                  0.471   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8
    SLICE_X54Y67.D1      net (fanout=19)       1.078   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8
    SLICE_X54Y67.D       Tilo                  0.094   u_Glink/u_intf/IP_Dest_Addr_0_7
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527_SW0
    SLICE_X55Y67.A1      net (fanout=1)        0.850   N959
    SLICE_X55Y67.A       Tilo                  0.094   u_Glink/u_intf/IP_Dest_Addr_1_7
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527
    SLICE_X49Y73.CE      net (fanout=16)       2.148   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en
    SLICE_X49Y73.CLK     Tceck                 0.229   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof_pipe
    -------------------------------------------------  ---------------------------
    Total                                      4.964ns (0.888ns logic, 4.076ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u (SLICE_X51Y73.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Destination:          u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.330ns (Levels of Logic = 2)
  Clock Path Skew:      -0.348ns (1.211 - 1.559)
  Source Clock:         Lnk_Clk rising at 0.000ns
  Destination Clock:    Lnk_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac to u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    TEMAC_X0Y0.EMAC0CLIENTTXACK Tmaccko_ACK           1.550   u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                              u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    SLICE_X55Y67.B1             net (fanout=8)        2.017   u_Glink/v5_emac_ll/tx_ack_0_i
    SLICE_X55Y67.B              Tilo                  0.094   u_Glink/u_intf/IP_Dest_Addr_1_7
                                                              u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1333
    SLICE_X55Y67.A5             net (fanout=1)        0.224   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1333
    SLICE_X55Y67.A              Tilo                  0.094   u_Glink/u_intf/IP_Dest_Addr_1_7
                                                              u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527
    SLICE_X51Y73.CE             net (fanout=16)       2.122   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en
    SLICE_X51Y73.CLK            Tceck                 0.229   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u
                                                              u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u
    --------------------------------------------------------  ---------------------------
    Total                                             6.330ns (1.967ns logic, 4.363ns route)
                                                              (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame (FF)
  Destination:          u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.066ns (Levels of Logic = 2)
  Clock Path Skew:      -0.108ns (1.211 - 1.319)
  Source Clock:         Lnk_Clk rising at 0.000ns
  Destination Clock:    Lnk_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame to u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y57.AQ      Tcko                  0.450   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame
    SLICE_X54Y67.D2      net (fanout=16)       1.227   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame
    SLICE_X54Y67.D       Tilo                  0.094   u_Glink/u_intf/IP_Dest_Addr_0_7
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527_SW0
    SLICE_X55Y67.A1      net (fanout=1)        0.850   N959
    SLICE_X55Y67.A       Tilo                  0.094   u_Glink/u_intf/IP_Dest_Addr_1_7
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527
    SLICE_X51Y73.CE      net (fanout=16)       2.122   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en
    SLICE_X51Y73.CLK     Tceck                 0.229   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u
    -------------------------------------------------  ---------------------------
    Total                                      5.066ns (0.867ns logic, 4.199ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8 (FF)
  Destination:          u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.938ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.481 - 0.547)
  Source Clock:         Lnk_Clk rising at 0.000ns
  Destination Clock:    Lnk_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8 to u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y69.CQ      Tcko                  0.471   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8
    SLICE_X54Y67.D1      net (fanout=19)       1.078   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8
    SLICE_X54Y67.D       Tilo                  0.094   u_Glink/u_intf/IP_Dest_Addr_0_7
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527_SW0
    SLICE_X55Y67.A1      net (fanout=1)        0.850   N959
    SLICE_X55Y67.A       Tilo                  0.094   u_Glink/u_intf/IP_Dest_Addr_1_7
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527
    SLICE_X51Y73.CE      net (fanout=16)       2.122   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en
    SLICE_X51Y73.CLK     Tceck                 0.229   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u
    -------------------------------------------------  ---------------------------
    Total                                      4.938ns (0.888ns logic, 4.050ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0 (SLICE_X51Y70.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Destination:          u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.237ns (Levels of Logic = 2)
  Clock Path Skew:      -0.364ns (1.195 - 1.559)
  Source Clock:         Lnk_Clk rising at 0.000ns
  Destination Clock:    Lnk_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac to u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    TEMAC_X0Y0.EMAC0CLIENTTXACK Tmaccko_ACK           1.550   u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                              u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    SLICE_X55Y67.B1             net (fanout=8)        2.017   u_Glink/v5_emac_ll/tx_ack_0_i
    SLICE_X55Y67.B              Tilo                  0.094   u_Glink/u_intf/IP_Dest_Addr_1_7
                                                              u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1333
    SLICE_X55Y67.A5             net (fanout=1)        0.224   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1333
    SLICE_X55Y67.A              Tilo                  0.094   u_Glink/u_intf/IP_Dest_Addr_1_7
                                                              u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527
    SLICE_X51Y70.CE             net (fanout=16)       2.029   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en
    SLICE_X51Y70.CLK            Tceck                 0.229   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l<3>
                                                              u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0
    --------------------------------------------------------  ---------------------------
    Total                                             6.237ns (1.967ns logic, 4.270ns route)
                                                              (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame (FF)
  Destination:          u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.973ns (Levels of Logic = 2)
  Clock Path Skew:      -0.124ns (1.195 - 1.319)
  Source Clock:         Lnk_Clk rising at 0.000ns
  Destination Clock:    Lnk_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame to u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y57.AQ      Tcko                  0.450   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame
    SLICE_X54Y67.D2      net (fanout=16)       1.227   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_drop_frame
    SLICE_X54Y67.D       Tilo                  0.094   u_Glink/u_intf/IP_Dest_Addr_0_7
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527_SW0
    SLICE_X55Y67.A1      net (fanout=1)        0.850   N959
    SLICE_X55Y67.A       Tilo                  0.094   u_Glink/u_intf/IP_Dest_Addr_1_7
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527
    SLICE_X51Y70.CE      net (fanout=16)       2.029   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en
    SLICE_X51Y70.CLK     Tceck                 0.229   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l<3>
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0
    -------------------------------------------------  ---------------------------
    Total                                      4.973ns (0.867ns logic, 4.106ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8 (FF)
  Destination:          u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.845ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (0.465 - 0.547)
  Source Clock:         Lnk_Clk rising at 0.000ns
  Destination Clock:    Lnk_Clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8 to u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y69.CQ      Tcko                  0.471   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8
    SLICE_X54Y67.D1      net (fanout=19)       1.078   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8
    SLICE_X54Y67.D       Tilo                  0.094   u_Glink/u_intf/IP_Dest_Addr_0_7
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527_SW0
    SLICE_X55Y67.A1      net (fanout=1)        0.850   N959
    SLICE_X55Y67.A       Tilo                  0.094   u_Glink/u_intf/IP_Dest_Addr_1_7
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en1527
    SLICE_X51Y70.CE      net (fanout=16)       2.029   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en
    SLICE_X51Y70.CLK     Tceck                 0.229   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l<3>
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0
    -------------------------------------------------  ---------------------------
    Total                                      4.845ns (0.888ns logic, 3.957ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_MGTCLK1_p = PERIOD TIMEGRP "MGTCLK1_p" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X52Y74.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Destination:          u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.147 - 0.137)
  Source Clock:         Lnk_Clk rising at 8.000ns
  Destination Clock:    Lnk_Clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 to u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y74.BQ      Tcko                  0.414   u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9
    SLICE_X52Y74.BX      net (fanout=1)        0.282   u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<9>
    SLICE_X52Y74.CLK     Tckdi       (-Th)     0.242   u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.172ns logic, 0.282ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (SLICE_X53Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 (FF)
  Destination:          u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.138 - 0.133)
  Source Clock:         Lnk_Clk rising at 8.000ns
  Destination Clock:    Lnk_Clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 to u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y73.AQ      Tcko                  0.414   u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4
    SLICE_X53Y72.AX      net (fanout=1)        0.266   u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<4>
    SLICE_X53Y72.CLK     Tckdi       (-Th)     0.229   u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.185ns logic, 0.266ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (SLICE_X52Y74.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8 (FF)
  Destination:          u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.147 - 0.137)
  Source Clock:         Lnk_Clk rising at 8.000ns
  Destination Clock:    Lnk_Clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8 to u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y74.AQ      Tcko                  0.414   u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8
    SLICE_X52Y74.AX      net (fanout=1)        0.282   u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<8>
    SLICE_X52Y74.CLK     Tckdi       (-Th)     0.236   u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.178ns logic, 0.282ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MGTCLK1_p = PERIOD TIMEGRP "MGTCLK1_p" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: u_clkMux/PLL_ADV_INST/CLKIN2
  Logical resource: u_clkMux/PLL_ADV_INST/CLKIN2
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Lnk_Clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: u_clkMux/PLL_ADV_INST/CLKIN2
  Logical resource: u_clkMux/PLL_ADV_INST/CLKIN2
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Lnk_Clk
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X1Y12.CLKARDCLKL
  Clock network: Lnk_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK119MHZ_IN_n = PERIOD TIMEGRP "CLK119MHZ_IN_n" 125 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK119MHZ_IN_n = PERIOD TIMEGRP "CLK119MHZ_IN_n" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: u_clkMux/PLL_ADV_INST/CLKIN1
  Logical resource: u_clkMux/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: Clk119MhzBuf
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: u_clkMux/PLL_ADV_INST/CLKIN1
  Logical resource: u_clkMux/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: Clk119MhzBuf
--------------------------------------------------------------------------------
Slack: 6.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: u_clk119mhzbuf/I0
  Logical resource: u_clk119mhzbuf/I0
  Location pin: BUFGCTRL_X0Y12.I0
  Clock network: CLK119MHZ
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK119MHZ_IN_p = PERIOD TIMEGRP "CLK119MHZ_IN_p" 125 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49 paths analyzed, 37 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point u_clkDet/clk119Count_7 (SLICE_X20Y46.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_clkDet/clk119Count_0 (FF)
  Destination:          u_clkDet/clk119Count_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.524ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.128 - 0.142)
  Source Clock:         Clk119MhzBuf rising at 0.000ns
  Destination Clock:    Clk119MhzBuf rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_clkDet/clk119Count_0 to u_clkDet/clk119Count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.AQ      Tcko                  0.471   u_clkDet/clk119Count<3>
                                                       u_clkDet/clk119Count_0
    SLICE_X20Y45.A4      net (fanout=2)        0.386   u_clkDet/clk119Count<0>
    SLICE_X20Y45.COUT    Topcya                0.499   u_clkDet/clk119Count<3>
                                                       u_clkDet/Mcount_clk119Count_lut<0>_INV_0
                                                       u_clkDet/Mcount_clk119Count_cy<3>
    SLICE_X20Y46.CIN     net (fanout=1)        0.000   u_clkDet/Mcount_clk119Count_cy<3>
    SLICE_X20Y46.CLK     Tcinck                0.168   u_clkDet/clk119Count<7>
                                                       u_clkDet/Mcount_clk119Count_xor<7>
                                                       u_clkDet/clk119Count_7
    -------------------------------------------------  ---------------------------
    Total                                      1.524ns (1.138ns logic, 0.386ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_clkDet/clk119Count_1 (FF)
  Destination:          u_clkDet/clk119Count_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.512ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.128 - 0.142)
  Source Clock:         Clk119MhzBuf rising at 0.000ns
  Destination Clock:    Clk119MhzBuf rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_clkDet/clk119Count_1 to u_clkDet/clk119Count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.471   u_clkDet/clk119Count<3>
                                                       u_clkDet/clk119Count_1
    SLICE_X20Y45.B4      net (fanout=2)        0.390   u_clkDet/clk119Count<1>
    SLICE_X20Y45.COUT    Topcyb                0.483   u_clkDet/clk119Count<3>
                                                       u_clkDet/clk119Count<1>_rt
                                                       u_clkDet/Mcount_clk119Count_cy<3>
    SLICE_X20Y46.CIN     net (fanout=1)        0.000   u_clkDet/Mcount_clk119Count_cy<3>
    SLICE_X20Y46.CLK     Tcinck                0.168   u_clkDet/clk119Count<7>
                                                       u_clkDet/Mcount_clk119Count_xor<7>
                                                       u_clkDet/clk119Count_7
    -------------------------------------------------  ---------------------------
    Total                                      1.512ns (1.122ns logic, 0.390ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_clkDet/clk119Count_2 (FF)
  Destination:          u_clkDet/clk119Count_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.433ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.128 - 0.142)
  Source Clock:         Clk119MhzBuf rising at 0.000ns
  Destination Clock:    Clk119MhzBuf rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_clkDet/clk119Count_2 to u_clkDet/clk119Count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.CQ      Tcko                  0.471   u_clkDet/clk119Count<3>
                                                       u_clkDet/clk119Count_2
    SLICE_X20Y45.C4      net (fanout=2)        0.385   u_clkDet/clk119Count<2>
    SLICE_X20Y45.COUT    Topcyc                0.409   u_clkDet/clk119Count<3>
                                                       u_clkDet/clk119Count<2>_rt
                                                       u_clkDet/Mcount_clk119Count_cy<3>
    SLICE_X20Y46.CIN     net (fanout=1)        0.000   u_clkDet/Mcount_clk119Count_cy<3>
    SLICE_X20Y46.CLK     Tcinck                0.168   u_clkDet/clk119Count<7>
                                                       u_clkDet/Mcount_clk119Count_xor<7>
                                                       u_clkDet/clk119Count_7
    -------------------------------------------------  ---------------------------
    Total                                      1.433ns (1.048ns logic, 0.385ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------

Paths for end point u_clkDet/clk119Count_4 (SLICE_X20Y46.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_clkDet/clk119Window (FF)
  Destination:          u_clkDet/clk119Count_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.462ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.477 - 0.510)
  Source Clock:         Clk119MhzBuf rising at 0.000ns
  Destination Clock:    Clk119MhzBuf rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_clkDet/clk119Window to u_clkDet/clk119Count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y43.DQ      Tcko                  0.471   u_clkDet/clk119Window
                                                       u_clkDet/clk119Window
    SLICE_X20Y46.CE      net (fanout=3)        0.765   u_clkDet/clk119Window
    SLICE_X20Y46.CLK     Tceck                 0.226   u_clkDet/clk119Count<7>
                                                       u_clkDet/clk119Count_4
    -------------------------------------------------  ---------------------------
    Total                                      1.462ns (0.697ns logic, 0.765ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point u_clkDet/clk119Count_5 (SLICE_X20Y46.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_clkDet/clk119Window (FF)
  Destination:          u_clkDet/clk119Count_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.462ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.477 - 0.510)
  Source Clock:         Clk119MhzBuf rising at 0.000ns
  Destination Clock:    Clk119MhzBuf rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_clkDet/clk119Window to u_clkDet/clk119Count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y43.DQ      Tcko                  0.471   u_clkDet/clk119Window
                                                       u_clkDet/clk119Window
    SLICE_X20Y46.CE      net (fanout=3)        0.765   u_clkDet/clk119Window
    SLICE_X20Y46.CLK     Tceck                 0.226   u_clkDet/clk119Count<7>
                                                       u_clkDet/clk119Count_5
    -------------------------------------------------  ---------------------------
    Total                                      1.462ns (0.697ns logic, 0.765ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK119MHZ_IN_p = PERIOD TIMEGRP "CLK119MHZ_IN_p" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_clkDet/clk119WindowSr_1 (SLICE_X25Y43.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_clkDet/clk119WindowSr_0 (FF)
  Destination:          u_clkDet/clk119WindowSr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk119MhzBuf rising at 8.000ns
  Destination Clock:    Clk119MhzBuf rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_clkDet/clk119WindowSr_0 to u_clkDet/clk119WindowSr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y43.AQ      Tcko                  0.414   u_clkDet/clk119WindowSr<2>
                                                       u_clkDet/clk119WindowSr_0
    SLICE_X25Y43.BX      net (fanout=1)        0.282   u_clkDet/clk119WindowSr<0>
    SLICE_X25Y43.CLK     Tckdi       (-Th)     0.231   u_clkDet/clk119WindowSr<2>
                                                       u_clkDet/clk119WindowSr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point u_clkDet/clk119Window (SLICE_X24Y43.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.572ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_clkDet/clk119WindowSr_1 (FF)
  Destination:          u_clkDet/clk119Window (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.148 - 0.138)
  Source Clock:         Clk119MhzBuf rising at 8.000ns
  Destination Clock:    Clk119MhzBuf rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_clkDet/clk119WindowSr_1 to u_clkDet/clk119Window
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y43.BQ      Tcko                  0.414   u_clkDet/clk119WindowSr<2>
                                                       u_clkDet/clk119WindowSr_1
    SLICE_X24Y43.D5      net (fanout=2)        0.384   u_clkDet/clk119WindowSr<1>
    SLICE_X24Y43.CLK     Tah         (-Th)     0.216   u_clkDet/clk119Window
                                                       u_clkDet/clk119Window_mux00001
                                                       u_clkDet/clk119Window
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.198ns logic, 0.384ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point u_clkDet/clk119Window (SLICE_X24Y43.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_clkDet/clk119Window (FF)
  Destination:          u_clkDet/clk119Window (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk119MhzBuf rising at 8.000ns
  Destination Clock:    Clk119MhzBuf rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_clkDet/clk119Window to u_clkDet/clk119Window
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y43.DQ      Tcko                  0.433   u_clkDet/clk119Window
                                                       u_clkDet/clk119Window
    SLICE_X24Y43.D4      net (fanout=3)        0.363   u_clkDet/clk119Window
    SLICE_X24Y43.CLK     Tah         (-Th)     0.216   u_clkDet/clk119Window
                                                       u_clkDet/clk119Window_mux00001
                                                       u_clkDet/clk119Window
    -------------------------------------------------  ---------------------------
    Total                                      0.580ns (0.217ns logic, 0.363ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK119MHZ_IN_p = PERIOD TIMEGRP "CLK119MHZ_IN_p" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: u_clkMux/PLL_ADV_INST/CLKIN1
  Logical resource: u_clkMux/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: Clk119MhzBuf
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: u_clkMux/PLL_ADV_INST/CLKIN1
  Logical resource: u_clkMux/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: Clk119MhzBuf
--------------------------------------------------------------------------------
Slack: 6.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: u_clk119mhzbuf/I0
  Logical resource: u_clk119mhzbuf/I0
  Location pin: BUFGCTRL_X0Y12.I0
  Clock network: CLK119MHZ
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_FastADC_ADC_Clk = PERIOD TIMEGRP "u_FastADC/ADC_Clk" 65 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30 paths analyzed, 15 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.646ns.
--------------------------------------------------------------------------------

Paths for end point u_FastADC/u_ad9228/DCMRst (SLICE_X29Y69.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FastADC/u_ad9228/RstCnt_3 (FF)
  Destination:          u_FastADC/u_ad9228/DCMRst (FF)
  Requirement:          15.384ns
  Data Path Delay:      2.436ns (Levels of Logic = 1)
  Clock Path Skew:      -0.175ns (0.279 - 0.454)
  Source Clock:         u_FastADC/ADC_Clk rising at 0.000ns
  Destination Clock:    u_FastADC/ADC_Clk rising at 15.384ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_FastADC/u_ad9228/RstCnt_3 to u_FastADC/u_ad9228/DCMRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y69.DQ      Tcko                  0.471   u_FastADC/u_ad9228/RstCnt<3>
                                                       u_FastADC/u_ad9228/RstCnt_3
    SLICE_X33Y70.A1      net (fanout=3)        0.876   u_FastADC/u_ad9228/RstCnt<3>
    SLICE_X33Y70.A       Tilo                  0.094   u_FastADC/u_ad9228/DCMRst_cmp_eq0000
                                                       u_FastADC/u_ad9228/DCMRst_cmp_eq00001
    SLICE_X29Y69.SR      net (fanout=1)        0.450   u_FastADC/u_ad9228/DCMRst_cmp_eq0000
    SLICE_X29Y69.CLK     Tsrck                 0.545   u_FastADC/u_ad9228/DCMRst
                                                       u_FastADC/u_ad9228/DCMRst
    -------------------------------------------------  ---------------------------
    Total                                      2.436ns (1.110ns logic, 1.326ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FastADC/u_ad9228/RstCnt_2 (FF)
  Destination:          u_FastADC/u_ad9228/DCMRst (FF)
  Requirement:          15.384ns
  Data Path Delay:      2.166ns (Levels of Logic = 1)
  Clock Path Skew:      -0.175ns (0.279 - 0.454)
  Source Clock:         u_FastADC/ADC_Clk rising at 0.000ns
  Destination Clock:    u_FastADC/ADC_Clk rising at 15.384ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_FastADC/u_ad9228/RstCnt_2 to u_FastADC/u_ad9228/DCMRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y69.CQ      Tcko                  0.471   u_FastADC/u_ad9228/RstCnt<3>
                                                       u_FastADC/u_ad9228/RstCnt_2
    SLICE_X33Y70.A3      net (fanout=4)        0.606   u_FastADC/u_ad9228/RstCnt<2>
    SLICE_X33Y70.A       Tilo                  0.094   u_FastADC/u_ad9228/DCMRst_cmp_eq0000
                                                       u_FastADC/u_ad9228/DCMRst_cmp_eq00001
    SLICE_X29Y69.SR      net (fanout=1)        0.450   u_FastADC/u_ad9228/DCMRst_cmp_eq0000
    SLICE_X29Y69.CLK     Tsrck                 0.545   u_FastADC/u_ad9228/DCMRst
                                                       u_FastADC/u_ad9228/DCMRst
    -------------------------------------------------  ---------------------------
    Total                                      2.166ns (1.110ns logic, 1.056ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FastADC/u_ad9228/RstCnt_1 (FF)
  Destination:          u_FastADC/u_ad9228/DCMRst (FF)
  Requirement:          15.384ns
  Data Path Delay:      2.094ns (Levels of Logic = 1)
  Clock Path Skew:      -0.175ns (0.279 - 0.454)
  Source Clock:         u_FastADC/ADC_Clk rising at 0.000ns
  Destination Clock:    u_FastADC/ADC_Clk rising at 15.384ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_FastADC/u_ad9228/RstCnt_1 to u_FastADC/u_ad9228/DCMRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y69.BQ      Tcko                  0.471   u_FastADC/u_ad9228/RstCnt<3>
                                                       u_FastADC/u_ad9228/RstCnt_1
    SLICE_X33Y70.A4      net (fanout=5)        0.534   u_FastADC/u_ad9228/RstCnt<1>
    SLICE_X33Y70.A       Tilo                  0.094   u_FastADC/u_ad9228/DCMRst_cmp_eq0000
                                                       u_FastADC/u_ad9228/DCMRst_cmp_eq00001
    SLICE_X29Y69.SR      net (fanout=1)        0.450   u_FastADC/u_ad9228/DCMRst_cmp_eq0000
    SLICE_X29Y69.CLK     Tsrck                 0.545   u_FastADC/u_ad9228/DCMRst
                                                       u_FastADC/u_ad9228/DCMRst
    -------------------------------------------------  ---------------------------
    Total                                      2.094ns (1.110ns logic, 0.984ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Paths for end point u_FastADC/u_ad9228/RstCnt_0 (SLICE_X32Y69.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FastADC/u_ad9228/RstCnt_3 (FF)
  Destination:          u_FastADC/u_ad9228/RstCnt_0 (FF)
  Requirement:          15.384ns
  Data Path Delay:      1.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_FastADC/ADC_Clk rising at 0.000ns
  Destination Clock:    u_FastADC/ADC_Clk rising at 15.384ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_FastADC/u_ad9228/RstCnt_3 to u_FastADC/u_ad9228/RstCnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y69.DQ      Tcko                  0.471   u_FastADC/u_ad9228/RstCnt<3>
                                                       u_FastADC/u_ad9228/RstCnt_3
    SLICE_X33Y69.A2      net (fanout=3)        0.611   u_FastADC/u_ad9228/RstCnt<3>
    SLICE_X33Y69.A       Tilo                  0.094   u_Glink/u_intf/EMAC_Dest_Addr_0_7
                                                       u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv1
    SLICE_X32Y69.CE      net (fanout=1)        0.286   u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv
    SLICE_X32Y69.CLK     Tceck                 0.226   u_FastADC/u_ad9228/RstCnt<3>
                                                       u_FastADC/u_ad9228/RstCnt_0
    -------------------------------------------------  ---------------------------
    Total                                      1.688ns (0.791ns logic, 0.897ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FastADC/u_ad9228/RstCnt_2 (FF)
  Destination:          u_FastADC/u_ad9228/RstCnt_0 (FF)
  Requirement:          15.384ns
  Data Path Delay:      1.677ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_FastADC/ADC_Clk rising at 0.000ns
  Destination Clock:    u_FastADC/ADC_Clk rising at 15.384ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_FastADC/u_ad9228/RstCnt_2 to u_FastADC/u_ad9228/RstCnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y69.CQ      Tcko                  0.471   u_FastADC/u_ad9228/RstCnt<3>
                                                       u_FastADC/u_ad9228/RstCnt_2
    SLICE_X33Y69.A3      net (fanout=4)        0.600   u_FastADC/u_ad9228/RstCnt<2>
    SLICE_X33Y69.A       Tilo                  0.094   u_Glink/u_intf/EMAC_Dest_Addr_0_7
                                                       u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv1
    SLICE_X32Y69.CE      net (fanout=1)        0.286   u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv
    SLICE_X32Y69.CLK     Tceck                 0.226   u_FastADC/u_ad9228/RstCnt<3>
                                                       u_FastADC/u_ad9228/RstCnt_0
    -------------------------------------------------  ---------------------------
    Total                                      1.677ns (0.791ns logic, 0.886ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FastADC/u_ad9228/RstCnt_0 (FF)
  Destination:          u_FastADC/u_ad9228/RstCnt_0 (FF)
  Requirement:          15.384ns
  Data Path Delay:      1.507ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_FastADC/ADC_Clk rising at 0.000ns
  Destination Clock:    u_FastADC/ADC_Clk rising at 15.384ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_FastADC/u_ad9228/RstCnt_0 to u_FastADC/u_ad9228/RstCnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y69.AQ      Tcko                  0.471   u_FastADC/u_ad9228/RstCnt<3>
                                                       u_FastADC/u_ad9228/RstCnt_0
    SLICE_X33Y69.A5      net (fanout=6)        0.430   u_FastADC/u_ad9228/RstCnt<0>
    SLICE_X33Y69.A       Tilo                  0.094   u_Glink/u_intf/EMAC_Dest_Addr_0_7
                                                       u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv1
    SLICE_X32Y69.CE      net (fanout=1)        0.286   u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv
    SLICE_X32Y69.CLK     Tceck                 0.226   u_FastADC/u_ad9228/RstCnt<3>
                                                       u_FastADC/u_ad9228/RstCnt_0
    -------------------------------------------------  ---------------------------
    Total                                      1.507ns (0.791ns logic, 0.716ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point u_FastADC/u_ad9228/RstCnt_1 (SLICE_X32Y69.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FastADC/u_ad9228/RstCnt_3 (FF)
  Destination:          u_FastADC/u_ad9228/RstCnt_1 (FF)
  Requirement:          15.384ns
  Data Path Delay:      1.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_FastADC/ADC_Clk rising at 0.000ns
  Destination Clock:    u_FastADC/ADC_Clk rising at 15.384ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_FastADC/u_ad9228/RstCnt_3 to u_FastADC/u_ad9228/RstCnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y69.DQ      Tcko                  0.471   u_FastADC/u_ad9228/RstCnt<3>
                                                       u_FastADC/u_ad9228/RstCnt_3
    SLICE_X33Y69.A2      net (fanout=3)        0.611   u_FastADC/u_ad9228/RstCnt<3>
    SLICE_X33Y69.A       Tilo                  0.094   u_Glink/u_intf/EMAC_Dest_Addr_0_7
                                                       u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv1
    SLICE_X32Y69.CE      net (fanout=1)        0.286   u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv
    SLICE_X32Y69.CLK     Tceck                 0.226   u_FastADC/u_ad9228/RstCnt<3>
                                                       u_FastADC/u_ad9228/RstCnt_1
    -------------------------------------------------  ---------------------------
    Total                                      1.688ns (0.791ns logic, 0.897ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FastADC/u_ad9228/RstCnt_2 (FF)
  Destination:          u_FastADC/u_ad9228/RstCnt_1 (FF)
  Requirement:          15.384ns
  Data Path Delay:      1.677ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_FastADC/ADC_Clk rising at 0.000ns
  Destination Clock:    u_FastADC/ADC_Clk rising at 15.384ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_FastADC/u_ad9228/RstCnt_2 to u_FastADC/u_ad9228/RstCnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y69.CQ      Tcko                  0.471   u_FastADC/u_ad9228/RstCnt<3>
                                                       u_FastADC/u_ad9228/RstCnt_2
    SLICE_X33Y69.A3      net (fanout=4)        0.600   u_FastADC/u_ad9228/RstCnt<2>
    SLICE_X33Y69.A       Tilo                  0.094   u_Glink/u_intf/EMAC_Dest_Addr_0_7
                                                       u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv1
    SLICE_X32Y69.CE      net (fanout=1)        0.286   u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv
    SLICE_X32Y69.CLK     Tceck                 0.226   u_FastADC/u_ad9228/RstCnt<3>
                                                       u_FastADC/u_ad9228/RstCnt_1
    -------------------------------------------------  ---------------------------
    Total                                      1.677ns (0.791ns logic, 0.886ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FastADC/u_ad9228/RstCnt_0 (FF)
  Destination:          u_FastADC/u_ad9228/RstCnt_1 (FF)
  Requirement:          15.384ns
  Data Path Delay:      1.507ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_FastADC/ADC_Clk rising at 0.000ns
  Destination Clock:    u_FastADC/ADC_Clk rising at 15.384ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_FastADC/u_ad9228/RstCnt_0 to u_FastADC/u_ad9228/RstCnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y69.AQ      Tcko                  0.471   u_FastADC/u_ad9228/RstCnt<3>
                                                       u_FastADC/u_ad9228/RstCnt_0
    SLICE_X33Y69.A5      net (fanout=6)        0.430   u_FastADC/u_ad9228/RstCnt<0>
    SLICE_X33Y69.A       Tilo                  0.094   u_Glink/u_intf/EMAC_Dest_Addr_0_7
                                                       u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv1
    SLICE_X32Y69.CE      net (fanout=1)        0.286   u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv
    SLICE_X32Y69.CLK     Tceck                 0.226   u_FastADC/u_ad9228/RstCnt<3>
                                                       u_FastADC/u_ad9228/RstCnt_1
    -------------------------------------------------  ---------------------------
    Total                                      1.507ns (0.791ns logic, 0.716ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_FastADC_ADC_Clk = PERIOD TIMEGRP "u_FastADC/ADC_Clk" 65 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_FastADC/u_ad9228/RstCnt_2 (SLICE_X32Y69.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.572ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FastADC/u_ad9228/RstCnt_2 (FF)
  Destination:          u_FastADC/u_ad9228/RstCnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.572ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_FastADC/ADC_Clk rising at 0.000ns
  Destination Clock:    u_FastADC/ADC_Clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_FastADC/u_ad9228/RstCnt_2 to u_FastADC/u_ad9228/RstCnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y69.CQ      Tcko                  0.433   u_FastADC/u_ad9228/RstCnt<3>
                                                       u_FastADC/u_ad9228/RstCnt_2
    SLICE_X32Y69.C4      net (fanout=4)        0.356   u_FastADC/u_ad9228/RstCnt<2>
    SLICE_X32Y69.CLK     Tah         (-Th)     0.217   u_FastADC/u_ad9228/RstCnt<3>
                                                       u_FastADC/u_ad9228/Mcount_RstCnt_xor<2>11
                                                       u_FastADC/u_ad9228/RstCnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.572ns (0.216ns logic, 0.356ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point u_FastADC/u_ad9228/RstCnt_0 (SLICE_X32Y69.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.584ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FastADC/u_ad9228/RstCnt_0 (FF)
  Destination:          u_FastADC/u_ad9228/RstCnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_FastADC/ADC_Clk rising at 0.000ns
  Destination Clock:    u_FastADC/ADC_Clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_FastADC/u_ad9228/RstCnt_0 to u_FastADC/u_ad9228/RstCnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y69.AQ      Tcko                  0.433   u_FastADC/u_ad9228/RstCnt<3>
                                                       u_FastADC/u_ad9228/RstCnt_0
    SLICE_X32Y69.A4      net (fanout=6)        0.370   u_FastADC/u_ad9228/RstCnt<0>
    SLICE_X32Y69.CLK     Tah         (-Th)     0.219   u_FastADC/u_ad9228/RstCnt<3>
                                                       u_FastADC/u_ad9228/Mcount_RstCnt_xor<0>11_INV_0
                                                       u_FastADC/u_ad9228/RstCnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.214ns logic, 0.370ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point u_FastADC/u_ad9228/RstCnt_3 (SLICE_X32Y69.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.588ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FastADC/u_ad9228/RstCnt_3 (FF)
  Destination:          u_FastADC/u_ad9228/RstCnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.588ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_FastADC/ADC_Clk rising at 0.000ns
  Destination Clock:    u_FastADC/ADC_Clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_FastADC/u_ad9228/RstCnt_3 to u_FastADC/u_ad9228/RstCnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y69.DQ      Tcko                  0.433   u_FastADC/u_ad9228/RstCnt<3>
                                                       u_FastADC/u_ad9228/RstCnt_3
    SLICE_X32Y69.D4      net (fanout=3)        0.371   u_FastADC/u_ad9228/RstCnt<3>
    SLICE_X32Y69.CLK     Tah         (-Th)     0.216   u_FastADC/u_ad9228/RstCnt<3>
                                                       u_FastADC/u_ad9228/Mcount_RstCnt_xor<3>11
                                                       u_FastADC/u_ad9228/RstCnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.588ns (0.217ns logic, 0.371ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_FastADC_ADC_Clk = PERIOD TIMEGRP "u_FastADC/ADC_Clk" 65 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.984ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.384ns
  High pulse: 7.692ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: u_FastADC/u_ad9228/FADC_Clkoddr/N0/SR
  Logical resource: u_FastADC/u_ad9228/FADC_Clkoddr/N0/SR
  Location pin: OLOGIC_X1Y122.SR
  Clock network: Reset1
--------------------------------------------------------------------------------
Slack: 12.984ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.384ns
  High pulse: 7.692ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: u_FastADC/u_ad9228/FADC_Clk/SR
  Logical resource: u_FastADC/u_ad9228/FADC_Clkoddr/SR
  Location pin: OLOGIC_X1Y123.SR
  Clock network: Reset1
--------------------------------------------------------------------------------
Slack: 14.330ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.384ns
  Low pulse: 7.692ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: u_FastADC/u_BeamV/Ave_Cntr<3>/SR
  Logical resource: u_FastADC/u_BeamV/Ave_Cntr_0/SR
  Location pin: SLICE_X50Y30.SR
  Clock network: Reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FADC_DATA_CLK_N = PERIOD TIMEGRP "FADC_DATA_CLK_N" 375 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.300ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_FADC_DATA_CLK_N = PERIOD TIMEGRP "FADC_DATA_CLK_N" 375 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.666ns
  Low pulse: 1.333ns
  Low pulse limit: 1.150ns (Tdcmpw_CLKIN_350_400)
  Physical resource: u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN
  Logical resource: u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y3.CLKIN
  Clock network: u_FastADC/u_ad9228/DataClkibufds/CLKIN_IBUFGDS
--------------------------------------------------------------------------------
Slack: 0.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.666ns
  High pulse: 1.333ns
  High pulse limit: 1.150ns (Tdcmpw_CLKIN_350_400)
  Physical resource: u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN
  Logical resource: u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y3.CLKIN
  Clock network: u_FastADC/u_ad9228/DataClkibufds/CLKIN_IBUFGDS
--------------------------------------------------------------------------------
Slack: 0.445ns (period - min period limit)
  Period: 2.666ns
  Min period limit: 2.221ns (450.248MHz) (Tdcmpc(Fdllhfmsmax))
  Physical resource: u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN
  Logical resource: u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y3.CLKIN
  Clock network: u_FastADC/u_ad9228/DataClkibufds/CLKIN_IBUFGDS
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FADC_DATA_CLK_P = PERIOD TIMEGRP "FADC_DATA_CLK_P" 375 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.300ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_FADC_DATA_CLK_P = PERIOD TIMEGRP "FADC_DATA_CLK_P" 375 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.666ns
  Low pulse: 1.333ns
  Low pulse limit: 1.150ns (Tdcmpw_CLKIN_350_400)
  Physical resource: u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN
  Logical resource: u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y3.CLKIN
  Clock network: u_FastADC/u_ad9228/DataClkibufds/CLKIN_IBUFGDS
--------------------------------------------------------------------------------
Slack: 0.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.666ns
  High pulse: 1.333ns
  High pulse limit: 1.150ns (Tdcmpw_CLKIN_350_400)
  Physical resource: u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN
  Logical resource: u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y3.CLKIN
  Clock network: u_FastADC/u_ad9228/DataClkibufds/CLKIN_IBUFGDS
--------------------------------------------------------------------------------
Slack: 0.445ns (period - min period limit)
  Period: 2.666ns
  Min period limit: 2.221ns (450.248MHz) (Tdcmpc(Fdllhfmsmax))
  Physical resource: u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN
  Logical resource: u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y3.CLKIN
  Clock network: u_FastADC/u_ad9228/DataClkibufds/CLKIN_IBUFGDS
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_clkMux_CLKOUT0_BUF = PERIOD TIMEGRP 
"u_clkMux_CLKOUT0_BUF"         TS_u_Glink_Clk125_o HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_clkMux_CLKOUT0_BUF = PERIOD TIMEGRP "u_clkMux_CLKOUT0_BUF"
        TS_u_Glink_Clk125_o HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tmon_DCLK)
  Physical resource: u_Sysmon/u_SysMon/SYSMON_INST/DCLK
  Logical resource: u_Sysmon/u_SysMon/SYSMON_INST/DCLK
  Location pin: SYSMON_X0Y0.DCLK
  Clock network: SysClk
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: u_Display/u_alu/alu_div/blk00000003/blk00000007/CLK
  Logical resource: u_Display/u_alu/alu_div/blk00000003/blk00000007/CLK
  Location pin: DSP48_X0Y26.CLK
  Clock network: SysClk
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: u_Display/u_alu/alu_div/blk00000003/blk00000008/CLK
  Logical resource: u_Display/u_alu/alu_div/blk00000003/blk00000008/CLK
  Location pin: DSP48_X0Y21.CLK
  Clock network: SysClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_clkMux_CLKOUT0_BUF_0 = PERIOD TIMEGRP 
"u_clkMux_CLKOUT0_BUF_0"         TS_MGTCLK1_n HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_clkMux_CLKOUT0_BUF_0 = PERIOD TIMEGRP "u_clkMux_CLKOUT0_BUF_0"
        TS_MGTCLK1_n HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tmon_DCLK)
  Physical resource: u_Sysmon/u_SysMon/SYSMON_INST/DCLK
  Logical resource: u_Sysmon/u_SysMon/SYSMON_INST/DCLK
  Location pin: SYSMON_X0Y0.DCLK
  Clock network: SysClk
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: u_Display/u_alu/alu_div/blk00000003/blk00000007/CLK
  Logical resource: u_Display/u_alu/alu_div/blk00000003/blk00000007/CLK
  Location pin: DSP48_X0Y26.CLK
  Clock network: SysClk
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: u_Display/u_alu/alu_div/blk00000003/blk00000008/CLK
  Logical resource: u_Display/u_alu/alu_div/blk00000003/blk00000008/CLK
  Location pin: DSP48_X0Y21.CLK
  Clock network: SysClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_clkMux_CLKOUT0_BUF_1 = PERIOD TIMEGRP 
"u_clkMux_CLKOUT0_BUF_1"         TS_MGTCLK1_p HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (SLICE_X50Y77.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.184ns (Levels of Logic = 1)
  Clock Path Skew:      2.734ns (4.399 - 1.665)
  Source Clock:         Lnk_Clk rising at 0.000ns
  Destination Clock:    SysClk rising at 8.000ns
  Clock Uncertainty:    0.179ns

  Clock Uncertainty:          0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.098ns

  Maximum Data Path: u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y77.AQ      Tcko                  0.450   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X50Y77.B4      net (fanout=2)        5.700   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X50Y77.CLK     Tas                   0.034   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<3>
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_rt
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      6.184ns (0.484ns logic, 5.700ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (SLICE_X55Y79.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 (FF)
  Destination:          u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.059ns (Levels of Logic = 0)
  Clock Path Skew:      2.684ns (4.407 - 1.723)
  Source Clock:         Lnk_Clk rising at 0.000ns
  Destination Clock:    SysClk rising at 8.000ns
  Clock Uncertainty:    0.179ns

  Clock Uncertainty:          0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.098ns

  Maximum Data Path: u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 to u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y79.CQ      Tcko                  0.471   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10
    SLICE_X55Y79.CX      net (fanout=1)        5.584   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<10>
    SLICE_X55Y79.CLK     Tdick                 0.004   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      6.059ns (0.475ns logic, 5.584ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Paths for end point u_Display/u_alu/MultA_4 (SLICE_X13Y46.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_clkDet/Clk119MhzOK (FF)
  Destination:          u_Display/u_alu/MultA_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.131ns (Levels of Logic = 2)
  Clock Path Skew:      2.761ns (4.348 - 1.587)
  Source Clock:         Lnk_Clk rising at 0.000ns
  Destination Clock:    SysClk rising at 8.000ns
  Clock Uncertainty:    0.179ns

  Clock Uncertainty:          0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.098ns

  Maximum Data Path: u_clkDet/Clk119MhzOK to u_Display/u_alu/MultA_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.BQ      Tcko                  0.450   u_clkDet/Clk119MhzOK
                                                       u_clkDet/Clk119MhzOK
    SLICE_X13Y46.A4      net (fanout=16)       4.851   u_clkDet/Clk119MhzOK
    SLICE_X13Y46.A       Tilo                  0.094   u_Display/u_alu/MultA<4>
                                                       u_Display/u_alu/MultA_mux0001<11>_SW0
    SLICE_X13Y46.D1      net (fanout=2)        0.708   N312
    SLICE_X13Y46.CLK     Tas                   0.028   u_Display/u_alu/MultA<4>
                                                       u_Display/u_alu/MultA_mux0001<11>
                                                       u_Display/u_alu/MultA_4
    -------------------------------------------------  ---------------------------
    Total                                      6.131ns (0.572ns logic, 5.559ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_clkMux_CLKOUT0_BUF_1 = PERIOD TIMEGRP "u_clkMux_CLKOUT0_BUF_1"
        TS_MGTCLK1_p HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (SLICE_X55Y79.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.622ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8 (FF)
  Destination:          u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.936ns (Levels of Logic = 0)
  Clock Path Skew:      3.135ns (4.737 - 1.602)
  Source Clock:         Lnk_Clk rising at 8.000ns
  Destination Clock:    SysClk rising at 8.000ns
  Clock Uncertainty:    0.179ns

  Clock Uncertainty:          0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.098ns

  Minimum Data Path: u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8 to u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y79.AQ      Tcko                  0.433   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8
    SLICE_X55Y79.AX      net (fanout=1)        3.732   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<8>
    SLICE_X55Y79.CLK     Tckdi       (-Th)     0.229   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      3.936ns (0.204ns logic, 3.732ns route)
                                                       (5.2% logic, 94.8% route)

--------------------------------------------------------------------------------

Paths for end point u_Lnk_Decode/Tx_DataOut_6 (SLICE_X31Y31.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.726ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_clkDet/Clk119MhzOK (FF)
  Destination:          u_Lnk_Decode/Tx_DataOut_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.978ns (Levels of Logic = 5)
  Clock Path Skew:      3.073ns (4.549 - 1.476)
  Source Clock:         Lnk_Clk rising at 8.000ns
  Destination Clock:    SysClk rising at 8.000ns
  Clock Uncertainty:    0.179ns

  Clock Uncertainty:          0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.098ns

  Minimum Data Path: u_clkDet/Clk119MhzOK to u_Lnk_Decode/Tx_DataOut_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.BQ      Tcko                  0.414   u_clkDet/Clk119MhzOK
                                                       u_clkDet/Clk119MhzOK
    SLICE_X21Y30.D4      net (fanout=16)       1.139   u_clkDet/Clk119MhzOK
    SLICE_X21Y30.D       Tilo                  0.087   u_Lnk_Decode/Tx_DataOut_mux0000<1>39
                                                       u_Lnk_Decode/Tx_DataOut_mux0000<1>39
    SLICE_X18Y30.B1      net (fanout=1)        1.091   u_Lnk_Decode/Tx_DataOut_mux0000<1>39
    SLICE_X18Y30.B       Tilo                  0.087   u_Display/u_alu/Datain_3_15
                                                       u_Lnk_Decode/Tx_DataOut_mux0000<1>346_SW0
    SLICE_X18Y30.A5      net (fanout=1)        0.225   N1015
    SLICE_X18Y30.A       Tilo                  0.087   u_Display/u_alu/Datain_3_15
                                                       u_Lnk_Decode/Tx_DataOut_mux0000<1>346
    SLICE_X31Y31.A6      net (fanout=1)        0.833   u_Lnk_Decode/Tx_DataOut_mux0000<1>346
    SLICE_X31Y31.A       Tilo                  0.087   u_Lnk_Decode/Tx_DataOut<7>
                                                       u_Lnk_Decode/Tx_DataOut_mux0000<1>731
    SLICE_X31Y31.B6      net (fanout=1)        0.124   u_Lnk_Decode/Tx_DataOut_mux0000<1>731
    SLICE_X31Y31.CLK     Tah         (-Th)     0.196   u_Lnk_Decode/Tx_DataOut<7>
                                                       u_Lnk_Decode/Tx_DataOut_mux0000<1>1080
                                                       u_Lnk_Decode/Tx_DataOut_6
    -------------------------------------------------  ---------------------------
    Total                                      3.978ns (0.566ns logic, 3.412ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X52Y75.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.816ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.141ns (Levels of Logic = 0)
  Clock Path Skew:      3.146ns (4.731 - 1.585)
  Source Clock:         Lnk_Clk rising at 8.000ns
  Destination Clock:    SysClk rising at 8.000ns
  Clock Uncertainty:    0.179ns

  Clock Uncertainty:          0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.098ns

  Minimum Data Path: u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y73.BQ      Tcko                  0.433   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X52Y75.DX      net (fanout=2)        3.938   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X52Y75.CLK     Tckdi       (-Th)     0.230   u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      4.141ns (0.203ns logic, 3.938ns route)
                                                       (4.9% logic, 95.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_clkMux_CLKOUT0_BUF_1 = PERIOD TIMEGRP "u_clkMux_CLKOUT0_BUF_1"
        TS_MGTCLK1_p HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tmon_DCLK)
  Physical resource: u_Sysmon/u_SysMon/SYSMON_INST/DCLK
  Logical resource: u_Sysmon/u_SysMon/SYSMON_INST/DCLK
  Location pin: SYSMON_X0Y0.DCLK
  Clock network: SysClk
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: u_Display/u_alu/alu_div/blk00000003/blk00000007/CLK
  Logical resource: u_Display/u_alu/alu_div/blk00000003/blk00000007/CLK
  Location pin: DSP48_X0Y26.CLK
  Clock network: SysClk
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: u_Display/u_alu/alu_div/blk00000003/blk00000008/CLK
  Logical resource: u_Display/u_alu/alu_div/blk00000003/blk00000008/CLK
  Location pin: DSP48_X0Y21.CLK
  Clock network: SysClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_clkMux_CLKOUT0_BUF_2 = PERIOD TIMEGRP 
"u_clkMux_CLKOUT0_BUF_2"         TS_CLK119MHZ_IN_n HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_clkMux_CLKOUT0_BUF_2 = PERIOD TIMEGRP "u_clkMux_CLKOUT0_BUF_2"
        TS_CLK119MHZ_IN_n HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tmon_DCLK)
  Physical resource: u_Sysmon/u_SysMon/SYSMON_INST/DCLK
  Logical resource: u_Sysmon/u_SysMon/SYSMON_INST/DCLK
  Location pin: SYSMON_X0Y0.DCLK
  Clock network: SysClk
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: u_Display/u_alu/alu_div/blk00000003/blk00000007/CLK
  Logical resource: u_Display/u_alu/alu_div/blk00000003/blk00000007/CLK
  Location pin: DSP48_X0Y26.CLK
  Clock network: SysClk
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: u_Display/u_alu/alu_div/blk00000003/blk00000008/CLK
  Logical resource: u_Display/u_alu/alu_div/blk00000003/blk00000008/CLK
  Location pin: DSP48_X0Y21.CLK
  Clock network: SysClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_clkMux_CLKOUT0_BUF_3 = PERIOD TIMEGRP 
"u_clkMux_CLKOUT0_BUF_3"         TS_CLK119MHZ_IN_p HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 168615 paths analyzed, 31574 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.954ns.
--------------------------------------------------------------------------------

Paths for end point u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA (SLICE_X44Y5.CE), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Glink/u_intf/Lnk_MessType_6 (FF)
  Destination:          u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.846ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (1.227 - 1.255)
  Source Clock:         SysClk rising at 0.000ns
  Destination Clock:    SysClk rising at 8.000ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_Glink/u_intf/Lnk_MessType_6 to u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y36.CQ      Tcko                  0.450   u_Glink/u_intf/Lnk_MessType<7>
                                                       u_Glink/u_intf/Lnk_MessType_6
    SLICE_X27Y26.C1      net (fanout=37)       1.662   u_Glink/u_intf/Lnk_MessType<6>
    SLICE_X27Y26.C       Tilo                  0.094   TP_3_OBUF
                                                       u_Lnk_Decode/Lnk_Flash_EraseBlk11
    SLICE_X23Y12.A3      net (fanout=9)        1.856   u_Lnk_Decode/N52
    SLICE_X23Y12.A       Tilo                  0.094   u_fp_In/dSW_Fault_Reset
                                                       u_Lnk_Decode/Lnk_Flash_WriteBlk1
    SLICE_X26Y7.D2       net (fanout=11)       1.024   Lnk_Flash_WriteBlk
    SLICE_X26Y7.D        Tilo                  0.094   u_Flash/Flash_Cycle
                                                       u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X44Y5.CE       net (fanout=6)        2.071   u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X44Y5.CLK      Tceck                 0.501   u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N81
                                                       u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      7.846ns (1.233ns logic, 6.613ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Glink/u_intf/Lnk_MessType_4 (FF)
  Destination:          u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.717ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (1.227 - 1.255)
  Source Clock:         SysClk rising at 0.000ns
  Destination Clock:    SysClk rising at 8.000ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_Glink/u_intf/Lnk_MessType_4 to u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y36.AQ      Tcko                  0.450   u_Glink/u_intf/Lnk_MessType<7>
                                                       u_Glink/u_intf/Lnk_MessType_4
    SLICE_X27Y26.C3      net (fanout=32)       1.533   u_Glink/u_intf/Lnk_MessType<4>
    SLICE_X27Y26.C       Tilo                  0.094   TP_3_OBUF
                                                       u_Lnk_Decode/Lnk_Flash_EraseBlk11
    SLICE_X23Y12.A3      net (fanout=9)        1.856   u_Lnk_Decode/N52
    SLICE_X23Y12.A       Tilo                  0.094   u_fp_In/dSW_Fault_Reset
                                                       u_Lnk_Decode/Lnk_Flash_WriteBlk1
    SLICE_X26Y7.D2       net (fanout=11)       1.024   Lnk_Flash_WriteBlk
    SLICE_X26Y7.D        Tilo                  0.094   u_Flash/Flash_Cycle
                                                       u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X44Y5.CE       net (fanout=6)        2.071   u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X44Y5.CLK      Tceck                 0.501   u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N81
                                                       u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      7.717ns (1.233ns logic, 6.484ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Glink/u_intf/Lnk_MessType_5 (FF)
  Destination:          u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.540ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (1.227 - 1.255)
  Source Clock:         SysClk rising at 0.000ns
  Destination Clock:    SysClk rising at 8.000ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_Glink/u_intf/Lnk_MessType_5 to u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y36.BQ      Tcko                  0.450   u_Glink/u_intf/Lnk_MessType<7>
                                                       u_Glink/u_intf/Lnk_MessType_5
    SLICE_X27Y26.C2      net (fanout=43)       1.356   u_Glink/u_intf/Lnk_MessType<5>
    SLICE_X27Y26.C       Tilo                  0.094   TP_3_OBUF
                                                       u_Lnk_Decode/Lnk_Flash_EraseBlk11
    SLICE_X23Y12.A3      net (fanout=9)        1.856   u_Lnk_Decode/N52
    SLICE_X23Y12.A       Tilo                  0.094   u_fp_In/dSW_Fault_Reset
                                                       u_Lnk_Decode/Lnk_Flash_WriteBlk1
    SLICE_X26Y7.D2       net (fanout=11)       1.024   Lnk_Flash_WriteBlk
    SLICE_X26Y7.D        Tilo                  0.094   u_Flash/Flash_Cycle
                                                       u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X44Y5.CE       net (fanout=6)        2.071   u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X44Y5.CLK      Tceck                 0.501   u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N81
                                                       u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      7.540ns (1.233ns logic, 6.307ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB (SLICE_X44Y5.CE), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Glink/u_intf/Lnk_MessType_6 (FF)
  Destination:          u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.846ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (1.227 - 1.255)
  Source Clock:         SysClk rising at 0.000ns
  Destination Clock:    SysClk rising at 8.000ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_Glink/u_intf/Lnk_MessType_6 to u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y36.CQ      Tcko                  0.450   u_Glink/u_intf/Lnk_MessType<7>
                                                       u_Glink/u_intf/Lnk_MessType_6
    SLICE_X27Y26.C1      net (fanout=37)       1.662   u_Glink/u_intf/Lnk_MessType<6>
    SLICE_X27Y26.C       Tilo                  0.094   TP_3_OBUF
                                                       u_Lnk_Decode/Lnk_Flash_EraseBlk11
    SLICE_X23Y12.A3      net (fanout=9)        1.856   u_Lnk_Decode/N52
    SLICE_X23Y12.A       Tilo                  0.094   u_fp_In/dSW_Fault_Reset
                                                       u_Lnk_Decode/Lnk_Flash_WriteBlk1
    SLICE_X26Y7.D2       net (fanout=11)       1.024   Lnk_Flash_WriteBlk
    SLICE_X26Y7.D        Tilo                  0.094   u_Flash/Flash_Cycle
                                                       u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X44Y5.CE       net (fanout=6)        2.071   u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X44Y5.CLK      Tceck                 0.501   u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N81
                                                       u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      7.846ns (1.233ns logic, 6.613ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Glink/u_intf/Lnk_MessType_4 (FF)
  Destination:          u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.717ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (1.227 - 1.255)
  Source Clock:         SysClk rising at 0.000ns
  Destination Clock:    SysClk rising at 8.000ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_Glink/u_intf/Lnk_MessType_4 to u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y36.AQ      Tcko                  0.450   u_Glink/u_intf/Lnk_MessType<7>
                                                       u_Glink/u_intf/Lnk_MessType_4
    SLICE_X27Y26.C3      net (fanout=32)       1.533   u_Glink/u_intf/Lnk_MessType<4>
    SLICE_X27Y26.C       Tilo                  0.094   TP_3_OBUF
                                                       u_Lnk_Decode/Lnk_Flash_EraseBlk11
    SLICE_X23Y12.A3      net (fanout=9)        1.856   u_Lnk_Decode/N52
    SLICE_X23Y12.A       Tilo                  0.094   u_fp_In/dSW_Fault_Reset
                                                       u_Lnk_Decode/Lnk_Flash_WriteBlk1
    SLICE_X26Y7.D2       net (fanout=11)       1.024   Lnk_Flash_WriteBlk
    SLICE_X26Y7.D        Tilo                  0.094   u_Flash/Flash_Cycle
                                                       u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X44Y5.CE       net (fanout=6)        2.071   u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X44Y5.CLK      Tceck                 0.501   u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N81
                                                       u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      7.717ns (1.233ns logic, 6.484ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Glink/u_intf/Lnk_MessType_5 (FF)
  Destination:          u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.540ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (1.227 - 1.255)
  Source Clock:         SysClk rising at 0.000ns
  Destination Clock:    SysClk rising at 8.000ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_Glink/u_intf/Lnk_MessType_5 to u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y36.BQ      Tcko                  0.450   u_Glink/u_intf/Lnk_MessType<7>
                                                       u_Glink/u_intf/Lnk_MessType_5
    SLICE_X27Y26.C2      net (fanout=43)       1.356   u_Glink/u_intf/Lnk_MessType<5>
    SLICE_X27Y26.C       Tilo                  0.094   TP_3_OBUF
                                                       u_Lnk_Decode/Lnk_Flash_EraseBlk11
    SLICE_X23Y12.A3      net (fanout=9)        1.856   u_Lnk_Decode/N52
    SLICE_X23Y12.A       Tilo                  0.094   u_fp_In/dSW_Fault_Reset
                                                       u_Lnk_Decode/Lnk_Flash_WriteBlk1
    SLICE_X26Y7.D2       net (fanout=11)       1.024   Lnk_Flash_WriteBlk
    SLICE_X26Y7.D        Tilo                  0.094   u_Flash/Flash_Cycle
                                                       u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X44Y5.CE       net (fanout=6)        2.071   u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X44Y5.CLK      Tceck                 0.501   u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N81
                                                       u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      7.540ns (1.233ns logic, 6.307ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC (SLICE_X44Y5.CE), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Glink/u_intf/Lnk_MessType_6 (FF)
  Destination:          u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.846ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (1.227 - 1.255)
  Source Clock:         SysClk rising at 0.000ns
  Destination Clock:    SysClk rising at 8.000ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_Glink/u_intf/Lnk_MessType_6 to u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y36.CQ      Tcko                  0.450   u_Glink/u_intf/Lnk_MessType<7>
                                                       u_Glink/u_intf/Lnk_MessType_6
    SLICE_X27Y26.C1      net (fanout=37)       1.662   u_Glink/u_intf/Lnk_MessType<6>
    SLICE_X27Y26.C       Tilo                  0.094   TP_3_OBUF
                                                       u_Lnk_Decode/Lnk_Flash_EraseBlk11
    SLICE_X23Y12.A3      net (fanout=9)        1.856   u_Lnk_Decode/N52
    SLICE_X23Y12.A       Tilo                  0.094   u_fp_In/dSW_Fault_Reset
                                                       u_Lnk_Decode/Lnk_Flash_WriteBlk1
    SLICE_X26Y7.D2       net (fanout=11)       1.024   Lnk_Flash_WriteBlk
    SLICE_X26Y7.D        Tilo                  0.094   u_Flash/Flash_Cycle
                                                       u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X44Y5.CE       net (fanout=6)        2.071   u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X44Y5.CLK      Tceck                 0.501   u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N81
                                                       u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      7.846ns (1.233ns logic, 6.613ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Glink/u_intf/Lnk_MessType_4 (FF)
  Destination:          u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.717ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (1.227 - 1.255)
  Source Clock:         SysClk rising at 0.000ns
  Destination Clock:    SysClk rising at 8.000ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_Glink/u_intf/Lnk_MessType_4 to u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y36.AQ      Tcko                  0.450   u_Glink/u_intf/Lnk_MessType<7>
                                                       u_Glink/u_intf/Lnk_MessType_4
    SLICE_X27Y26.C3      net (fanout=32)       1.533   u_Glink/u_intf/Lnk_MessType<4>
    SLICE_X27Y26.C       Tilo                  0.094   TP_3_OBUF
                                                       u_Lnk_Decode/Lnk_Flash_EraseBlk11
    SLICE_X23Y12.A3      net (fanout=9)        1.856   u_Lnk_Decode/N52
    SLICE_X23Y12.A       Tilo                  0.094   u_fp_In/dSW_Fault_Reset
                                                       u_Lnk_Decode/Lnk_Flash_WriteBlk1
    SLICE_X26Y7.D2       net (fanout=11)       1.024   Lnk_Flash_WriteBlk
    SLICE_X26Y7.D        Tilo                  0.094   u_Flash/Flash_Cycle
                                                       u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X44Y5.CE       net (fanout=6)        2.071   u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X44Y5.CLK      Tceck                 0.501   u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N81
                                                       u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      7.717ns (1.233ns logic, 6.484ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_Glink/u_intf/Lnk_MessType_5 (FF)
  Destination:          u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.540ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (1.227 - 1.255)
  Source Clock:         SysClk rising at 0.000ns
  Destination Clock:    SysClk rising at 8.000ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_Glink/u_intf/Lnk_MessType_5 to u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y36.BQ      Tcko                  0.450   u_Glink/u_intf/Lnk_MessType<7>
                                                       u_Glink/u_intf/Lnk_MessType_5
    SLICE_X27Y26.C2      net (fanout=43)       1.356   u_Glink/u_intf/Lnk_MessType<5>
    SLICE_X27Y26.C       Tilo                  0.094   TP_3_OBUF
                                                       u_Lnk_Decode/Lnk_Flash_EraseBlk11
    SLICE_X23Y12.A3      net (fanout=9)        1.856   u_Lnk_Decode/N52
    SLICE_X23Y12.A       Tilo                  0.094   u_fp_In/dSW_Fault_Reset
                                                       u_Lnk_Decode/Lnk_Flash_WriteBlk1
    SLICE_X26Y7.D2       net (fanout=11)       1.024   Lnk_Flash_WriteBlk
    SLICE_X26Y7.D        Tilo                  0.094   u_Flash/Flash_Cycle
                                                       u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X44Y5.CE       net (fanout=6)        2.071   u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X44Y5.CLK      Tceck                 0.501   u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N81
                                                       u_Flash/Fifo_WriteFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      7.540ns (1.233ns logic, 6.307ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_clkMux_CLKOUT0_BUF_3 = PERIOD TIMEGRP "u_clkMux_CLKOUT0_BUF_3"
        TS_CLK119MHZ_IN_p HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_Display/u_alu/alu_div/blk00000003/blk00000008 (DSP48_X0Y21.B12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.213ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Display/u_alu/alu_div/blk00000003/blk00000009 (DSP)
  Destination:          u_Display/u_alu/alu_div/blk00000003/blk00000008 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.237ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.204 - 0.180)
  Source Clock:         SysClk rising at 8.000ns
  Destination Clock:    SysClk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_Display/u_alu/alu_div/blk00000003/blk00000009 to u_Display/u_alu/alu_div/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y20.P35      Tdspcko_PP            0.190   u_Display/u_alu/alu_div/blk00000003/blk00000009
                                                       u_Display/u_alu/alu_div/blk00000003/blk00000009
    DSP48_X0Y21.B12      net (fanout=3)        0.346   u_Display/u_alu/alu_div/blk00000003/sig0000010e
    DSP48_X0Y21.CLK      Tdspckd_BB  (-Th)     0.299   u_Display/u_alu/alu_div/blk00000003/blk00000008
                                                       u_Display/u_alu/alu_div/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      0.237ns (-0.109ns logic, 0.346ns route)
                                                       (-46.0% logic, 146.0% route)

--------------------------------------------------------------------------------

Paths for end point u_Display/u_alu/alu_div/blk00000003/blk00000008 (DSP48_X0Y21.B8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.218ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Display/u_alu/alu_div/blk00000003/blk00000009 (DSP)
  Destination:          u_Display/u_alu/alu_div/blk00000003/blk00000008 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.242ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.204 - 0.180)
  Source Clock:         SysClk rising at 8.000ns
  Destination Clock:    SysClk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_Display/u_alu/alu_div/blk00000003/blk00000009 to u_Display/u_alu/alu_div/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y20.P31      Tdspcko_PP            0.190   u_Display/u_alu/alu_div/blk00000003/blk00000009
                                                       u_Display/u_alu/alu_div/blk00000003/blk00000009
    DSP48_X0Y21.B8       net (fanout=3)        0.351   u_Display/u_alu/alu_div/blk00000003/sig00000112
    DSP48_X0Y21.CLK      Tdspckd_BB  (-Th)     0.299   u_Display/u_alu/alu_div/blk00000003/blk00000008
                                                       u_Display/u_alu/alu_div/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      0.242ns (-0.109ns logic, 0.351ns route)
                                                       (-45.0% logic, 145.0% route)

--------------------------------------------------------------------------------

Paths for end point u_Display/u_alu/alu_div/blk00000003/blk00000008 (DSP48_X0Y21.B0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.219ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Display/u_alu/alu_div/blk00000003/blk00000009 (DSP)
  Destination:          u_Display/u_alu/alu_div/blk00000003/blk00000008 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.243ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.204 - 0.180)
  Source Clock:         SysClk rising at 8.000ns
  Destination Clock:    SysClk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_Display/u_alu/alu_div/blk00000003/blk00000009 to u_Display/u_alu/alu_div/blk00000003/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y20.P23      Tdspcko_PP            0.190   u_Display/u_alu/alu_div/blk00000003/blk00000009
                                                       u_Display/u_alu/alu_div/blk00000003/blk00000009
    DSP48_X0Y21.B0       net (fanout=3)        0.352   u_Display/u_alu/alu_div/blk00000003/sig0000011a
    DSP48_X0Y21.CLK      Tdspckd_BB  (-Th)     0.299   u_Display/u_alu/alu_div/blk00000003/blk00000008
                                                       u_Display/u_alu/alu_div/blk00000003/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      0.243ns (-0.109ns logic, 0.352ns route)
                                                       (-44.9% logic, 144.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_clkMux_CLKOUT0_BUF_3 = PERIOD TIMEGRP "u_clkMux_CLKOUT0_BUF_3"
        TS_CLK119MHZ_IN_p HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tmon_DCLK)
  Physical resource: u_Sysmon/u_SysMon/SYSMON_INST/DCLK
  Logical resource: u_Sysmon/u_SysMon/SYSMON_INST/DCLK
  Location pin: SYSMON_X0Y0.DCLK
  Clock network: SysClk
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: u_Display/u_alu/alu_div/blk00000003/blk00000007/CLK
  Logical resource: u_Display/u_alu/alu_div/blk00000003/blk00000007/CLK
  Location pin: DSP48_X0Y26.CLK
  Clock network: SysClk
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: u_Display/u_alu/alu_div/blk00000003/blk00000008/CLK
  Logical resource: u_Display/u_alu/alu_div/blk00000003/blk00000008/CLK
  Location pin: DSP48_X0Y21.CLK
  Clock network: SysClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF = PERIOD 
TIMEGRP         "u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF" 
TS_FADC_DATA_CLK_N PHASE         2 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF = PERIOD TIMEGRP
        "u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF" TS_FADC_DATA_CLK_N PHASE
        2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.966ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.666ns
  Low pulse: 1.333ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: u_FastADC/u_ad9228/DataStrb1/CLK
  Logical resource: u_FastADC/u_ad9228/Mshreg_DataStrb/CLK
  Location pin: SLICE_X36Y44.CLK
  Clock network: u_FastADC/u_ad9228/iDataClk
--------------------------------------------------------------------------------
Slack: 0.966ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.666ns
  High pulse: 1.333ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: u_FastADC/u_ad9228/DataStrb1/CLK
  Logical resource: u_FastADC/u_ad9228/Mshreg_DataStrb/CLK
  Location pin: SLICE_X36Y44.CLK
  Clock network: u_FastADC/u_ad9228/iDataClk
--------------------------------------------------------------------------------
Slack: 1.000ns (period - min period limit)
  Period: 2.666ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: u_FastADC/u_ad9228/DataClkibufds/CLK270_BUFG_INST/I0
  Logical resource: u_FastADC/u_ad9228/DataClkibufds/CLK270_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y20.I0
  Clock network: u_FastADC/u_ad9228/DataClkibufds/CLK270_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF_0 = PERIOD 
TIMEGRP         "u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF_0" 
TS_FADC_DATA_CLK_P         PHASE 2 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 157 paths analyzed, 157 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.399ns.
--------------------------------------------------------------------------------

Paths for end point u_FastADC/u_ad9228/REFL_PWR_Data_0 (SLICE_X41Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FastADC/u_ad9228/DataStrb (FF)
  Destination:          u_FastADC/u_ad9228/REFL_PWR_Data_0 (FF)
  Requirement:          2.666ns
  Data Path Delay:      2.169ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (1.095 - 1.230)
  Source Clock:         u_FastADC/u_ad9228/iDataClk rising at 2.000ns
  Destination Clock:    u_FastADC/u_ad9228/iDataClk rising at 4.666ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_FastADC/u_ad9228/DataStrb to u_FastADC/u_ad9228/REFL_PWR_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y34.CQ      Tcko                  0.450   u_FastADC/u_ad9228/DataStrb
                                                       u_FastADC/u_ad9228/DataStrb
    SLICE_X41Y48.CE      net (fanout=12)       1.490   u_FastADC/u_ad9228/DataStrb
    SLICE_X41Y48.CLK     Tceck                 0.229   u_FastADC/u_ad9228/REFL_PWR_Data<3>
                                                       u_FastADC/u_ad9228/REFL_PWR_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      2.169ns (0.679ns logic, 1.490ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point u_FastADC/u_ad9228/REFL_PWR_Data_1 (SLICE_X41Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FastADC/u_ad9228/DataStrb (FF)
  Destination:          u_FastADC/u_ad9228/REFL_PWR_Data_1 (FF)
  Requirement:          2.666ns
  Data Path Delay:      2.169ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (1.095 - 1.230)
  Source Clock:         u_FastADC/u_ad9228/iDataClk rising at 2.000ns
  Destination Clock:    u_FastADC/u_ad9228/iDataClk rising at 4.666ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_FastADC/u_ad9228/DataStrb to u_FastADC/u_ad9228/REFL_PWR_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y34.CQ      Tcko                  0.450   u_FastADC/u_ad9228/DataStrb
                                                       u_FastADC/u_ad9228/DataStrb
    SLICE_X41Y48.CE      net (fanout=12)       1.490   u_FastADC/u_ad9228/DataStrb
    SLICE_X41Y48.CLK     Tceck                 0.229   u_FastADC/u_ad9228/REFL_PWR_Data<3>
                                                       u_FastADC/u_ad9228/REFL_PWR_Data_1
    -------------------------------------------------  ---------------------------
    Total                                      2.169ns (0.679ns logic, 1.490ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point u_FastADC/u_ad9228/REFL_PWR_Data_2 (SLICE_X41Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FastADC/u_ad9228/DataStrb (FF)
  Destination:          u_FastADC/u_ad9228/REFL_PWR_Data_2 (FF)
  Requirement:          2.666ns
  Data Path Delay:      2.169ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (1.095 - 1.230)
  Source Clock:         u_FastADC/u_ad9228/iDataClk rising at 2.000ns
  Destination Clock:    u_FastADC/u_ad9228/iDataClk rising at 4.666ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_FastADC/u_ad9228/DataStrb to u_FastADC/u_ad9228/REFL_PWR_Data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y34.CQ      Tcko                  0.450   u_FastADC/u_ad9228/DataStrb
                                                       u_FastADC/u_ad9228/DataStrb
    SLICE_X41Y48.CE      net (fanout=12)       1.490   u_FastADC/u_ad9228/DataStrb
    SLICE_X41Y48.CLK     Tceck                 0.229   u_FastADC/u_ad9228/REFL_PWR_Data<3>
                                                       u_FastADC/u_ad9228/REFL_PWR_Data_2
    -------------------------------------------------  ---------------------------
    Total                                      2.169ns (0.679ns logic, 1.490ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF_0 = PERIOD TIMEGRP
        "u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF_0" TS_FADC_DATA_CLK_P
        PHASE 2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_FastADC/u_ad9228/Beam_V_Data_10 (SLICE_X46Y36.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FastADC/u_ad9228/Beam_VSr_11 (FF)
  Destination:          u_FastADC/u_ad9228/Beam_V_Data_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.350ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.177 - 0.140)
  Source Clock:         u_FastADC/u_ad9228/iDataClk rising at 2.000ns
  Destination Clock:    u_FastADC/u_ad9228/iDataClk rising at 2.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_FastADC/u_ad9228/Beam_VSr_11 to u_FastADC/u_ad9228/Beam_V_Data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y36.DQ      Tcko                  0.414   u_FastADC/u_ad9228/Beam_VSr<11>
                                                       u_FastADC/u_ad9228/Beam_VSr_11
    SLICE_X46Y36.CX      net (fanout=1)        0.154   u_FastADC/u_ad9228/Beam_VSr<11>
    SLICE_X46Y36.CLK     Tckdi       (-Th)     0.218   u_FastADC/u_ad9228/Beam_V_Data<11>
                                                       u_FastADC/u_ad9228/Beam_V_Data_10
    -------------------------------------------------  ---------------------------
    Total                                      0.350ns (0.196ns logic, 0.154ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point u_FastADC/u_ad9228/REFL_PWR_Data_10 (SLICE_X40Y45.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FastADC/u_ad9228/REFL_PWRSr_11 (FF)
  Destination:          u_FastADC/u_ad9228/REFL_PWR_Data_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.144 - 0.134)
  Source Clock:         u_FastADC/u_ad9228/iDataClk rising at 2.000ns
  Destination Clock:    u_FastADC/u_ad9228/iDataClk rising at 2.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_FastADC/u_ad9228/REFL_PWRSr_11 to u_FastADC/u_ad9228/REFL_PWR_Data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y45.DQ      Tcko                  0.414   u_FastADC/u_ad9228/REFL_PWRSr<11>
                                                       u_FastADC/u_ad9228/REFL_PWRSr_11
    SLICE_X40Y45.CX      net (fanout=1)        0.146   u_FastADC/u_ad9228/REFL_PWRSr<11>
    SLICE_X40Y45.CLK     Tckdi       (-Th)     0.230   u_FastADC/u_ad9228/REFL_PWR_Data<11>
                                                       u_FastADC/u_ad9228/REFL_PWR_Data_10
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.184ns logic, 0.146ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point u_FastADC/u_ad9228/REFL_PWR_Data_8 (SLICE_X40Y45.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FastADC/u_ad9228/REFL_PWRSr_9 (FF)
  Destination:          u_FastADC/u_ad9228/REFL_PWR_Data_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.332ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.144 - 0.134)
  Source Clock:         u_FastADC/u_ad9228/iDataClk rising at 2.000ns
  Destination Clock:    u_FastADC/u_ad9228/iDataClk rising at 2.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_FastADC/u_ad9228/REFL_PWRSr_9 to u_FastADC/u_ad9228/REFL_PWR_Data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y45.BQ      Tcko                  0.414   u_FastADC/u_ad9228/REFL_PWRSr<11>
                                                       u_FastADC/u_ad9228/REFL_PWRSr_9
    SLICE_X40Y45.AX      net (fanout=2)        0.154   u_FastADC/u_ad9228/REFL_PWRSr<9>
    SLICE_X40Y45.CLK     Tckdi       (-Th)     0.236   u_FastADC/u_ad9228/REFL_PWR_Data<11>
                                                       u_FastADC/u_ad9228/REFL_PWR_Data_8
    -------------------------------------------------  ---------------------------
    Total                                      0.332ns (0.178ns logic, 0.154ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF_0 = PERIOD TIMEGRP
        "u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF_0" TS_FADC_DATA_CLK_P
        PHASE 2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.966ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.666ns
  Low pulse: 1.333ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: u_FastADC/u_ad9228/DataStrb1/CLK
  Logical resource: u_FastADC/u_ad9228/Mshreg_DataStrb/CLK
  Location pin: SLICE_X36Y44.CLK
  Clock network: u_FastADC/u_ad9228/iDataClk
--------------------------------------------------------------------------------
Slack: 0.966ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.666ns
  High pulse: 1.333ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: u_FastADC/u_ad9228/DataStrb1/CLK
  Logical resource: u_FastADC/u_ad9228/Mshreg_DataStrb/CLK
  Location pin: SLICE_X36Y44.CLK
  Clock network: u_FastADC/u_ad9228/iDataClk
--------------------------------------------------------------------------------
Slack: 1.000ns (period - min period limit)
  Period: 2.666ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: u_FastADC/u_ad9228/DataClkibufds/CLK270_BUFG_INST/I0
  Logical resource: u_FastADC/u_ad9228/DataClkibufds/CLK270_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y20.I0
  Clock network: u_FastADC/u_ad9228/DataClkibufds/CLK270_BUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_u_Glink_Clk125_o
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_u_Glink_Clk125_o            |      8.000ns|      4.000ns|      4.000ns|            0|            0|            0|            0|
| TS_u_clkMux_CLKOUT0_BUF       |      8.000ns|      4.000ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_MGTCLK1_n
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MGTCLK1_n                   |      8.000ns|      4.000ns|      4.000ns|            0|            0|            0|            0|
| TS_u_clkMux_CLKOUT0_BUF_0     |      8.000ns|      4.000ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_MGTCLK1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MGTCLK1_p                   |      8.000ns|      6.744ns|      4.000ns|            0|            0|         4388|           33|
| TS_u_clkMux_CLKOUT0_BUF_1     |      8.000ns|      4.000ns|          N/A|            0|            0|           33|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_CLK119MHZ_IN_n
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK119MHZ_IN_n              |      8.000ns|      4.000ns|      4.000ns|            0|            0|            0|            0|
| TS_u_clkMux_CLKOUT0_BUF_2     |      8.000ns|      4.000ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_CLK119MHZ_IN_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK119MHZ_IN_p              |      8.000ns|      4.000ns|      7.954ns|            0|            0|           49|       168615|
| TS_u_clkMux_CLKOUT0_BUF_3     |      8.000ns|      7.954ns|          N/A|            0|            0|       168615|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_FADC_DATA_CLK_N
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_FADC_DATA_CLK_N             |      2.667ns|      2.300ns|      1.700ns|            0|            0|            0|            0|
| TS_u_FastADC_u_ad9228_DataClki|      2.667ns|      1.700ns|          N/A|            0|            0|            0|            0|
| bufds_CLK270_BUF              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_FADC_DATA_CLK_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_FADC_DATA_CLK_P             |      2.667ns|      2.300ns|      2.399ns|            0|            0|            0|          157|
| TS_u_FastADC_u_ad9228_DataClki|      2.667ns|      2.399ns|          N/A|            0|            0|          157|            0|
| bufds_CLK270_BUF_0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK119MHZ_IN_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK119MHZ_IN_n |    7.954|    3.842|    3.887|         |
CLK119MHZ_IN_p |    7.954|    3.842|    3.887|         |
MGTCLK1_n      |    7.954|    3.842|    3.887|         |
MGTCLK1_p      |    7.954|    3.842|    3.887|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK119MHZ_IN_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK119MHZ_IN_n |    7.954|    3.842|    3.887|         |
CLK119MHZ_IN_p |    7.954|    3.842|    3.887|         |
MGTCLK1_n      |    7.954|    3.842|    3.887|         |
MGTCLK1_p      |    7.954|    3.842|    3.887|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock FADC_DATA_CLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FADC_DATA_CLK_N|    2.399|         |         |         |
FADC_DATA_CLK_P|    2.399|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock FADC_DATA_CLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FADC_DATA_CLK_N|    2.399|         |         |         |
FADC_DATA_CLK_P|    2.399|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MGTCLK1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK119MHZ_IN_n |    7.954|    3.842|    3.887|         |
CLK119MHZ_IN_p |    7.954|    3.842|    3.887|         |
MGTCLK1_n      |    7.954|    3.842|    3.887|         |
MGTCLK1_p      |    7.954|    3.842|    3.887|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MGTCLK1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK119MHZ_IN_n |    7.954|    3.842|    3.887|         |
CLK119MHZ_IN_p |    7.954|    3.842|    3.887|         |
MGTCLK1_n      |    7.954|    3.842|    3.887|         |
MGTCLK1_p      |    7.954|    3.842|    3.887|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 173272 paths, 0 nets, and 43291 connections

Design statistics:
   Minimum period:   7.954ns{1}   (Maximum frequency: 125.723MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 22 17:33:10 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 724 MB



