============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Mon Aug 12 17:13:02 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  3.366482s wall, 3.120020s user + 0.156001s system = 3.276021s CPU (97.3%)

RUN-1004 : used memory is 248 MB, reserved memory is 228 MB, peak memory is 248 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment clk  LOCATION = A3;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8835/823 useful/useless nets, 7971/720 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 4353 better
SYN-1014 : Optimize round 2
SYN-1032 : 7538/2841 useful/useless nets, 6674/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 7538/0 useful/useless nets, 6674/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.674094s wall, 2.714417s user + 0.000000s system = 2.714417s CPU (101.5%)

RUN-1004 : used memory is 218 MB, reserved memory is 186 MB, peak memory is 278 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Gate Statistics
#Basic gates         4042
  #and                705
  #nand                 0
  #or                 512
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                147
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF               2670
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2512

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1372   |2670   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.076550s wall, 1.045207s user + 0.031200s system = 1.076407s CPU (100.0%)

RUN-1004 : used memory is 252 MB, reserved memory is 218 MB, peak memory is 278 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 98 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7701/0 useful/useless nets, 6838/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 10157/0 useful/useless nets, 9294/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1258 better
SYN-2501 : Optimize round 2
SYN-1032 : 10155/0 useful/useless nets, 9292/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 11003/0 useful/useless nets, 10140/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 41355, tnet num: 10994, tinst num: 10115, tnode num: 76786, tedge num: 78199.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.242547s wall, 1.170008s user + 0.062400s system = 1.232408s CPU (99.2%)

RUN-1004 : used memory is 369 MB, reserved memory is 334 MB, peak memory is 369 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-3001 : Logic optimization runtime opt =   0.47 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6502 instances into 3013 LUTs, name keeping = 49%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7482/0 useful/useless nets, 6619/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2654 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3013 LUT to BLE ...
SYN-4008 : Packed 3013 LUT and 1296 SEQ to BLE.
SYN-4003 : Packing 1358 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1358 nodes)...
SYN-4004 : #1: Packed 508 SEQ (64505 nodes)...
SYN-4004 : #2: Packed 1235 SEQ (898516 nodes)...
SYN-4004 : #3: Packed 1358 SEQ (42723 nodes)...
SYN-4004 : #4: Packed 1358 SEQ (0 nodes)...
SYN-4005 : Packed 1358 SEQ with LUT/SLICE
SYN-4006 : 381 single LUT's are left
SYN-4006 : 1358 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3013/3437 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 3936   out of   4480   87.86%
#reg                 2654   out of   4480   59.24%
#le                  3936
  #lut only          1282   out of   3936   32.57%
  #reg only             0   out of   3936    0.00%
  #lut&reg           2654   out of   3936   67.43%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3936  |3936  |2654  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  13.043780s wall, 12.698481s user + 0.249602s system = 12.948083s CPU (99.3%)

RUN-1004 : used memory is 346 MB, reserved memory is 322 MB, peak memory is 430 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.211714s wall, 2.215214s user + 0.031200s system = 2.246414s CPU (101.6%)

RUN-1004 : used memory is 348 MB, reserved memory is 323 MB, peak memory is 430 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 1 trigger nets, 29 data nets.
KIT-1004 : Chipwatcher code = 0010111000001110
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6121/24 useful/useless nets, 2450/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 6012/109 useful/useless nets, 2341/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6012/0 useful/useless nets, 2341/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  3.094989s wall, 3.120020s user + 0.031200s system = 3.151220s CPU (101.8%)

RUN-1004 : used memory is 350 MB, reserved memory is 324 MB, peak memory is 430 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6043/0 useful/useless nets, 2373/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2571 : Optimize after map_dsp, round 1, 3 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6040/0 useful/useless nets, 2370/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6096/1 useful/useless nets, 2427/0 useful/useless insts
SYN-2501 : Optimize round 1, 6 better
SYN-2501 : Optimize round 2
SYN-1032 : 6096/0 useful/useless nets, 2427/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 6236/6 useful/useless nets, 2567/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26570, tnet num: 6237, tinst num: 2562, tnode num: 33800, tedge num: 45265.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6237 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6131/0 useful/useless nets, 2462/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1665 nodes)...
SYN-4004 : #2: Packed 46 SEQ (1902 nodes)...
SYN-4004 : #3: Packed 53 SEQ (1989 nodes)...
SYN-4004 : #4: Packed 58 SEQ (3276 nodes)...
SYN-4004 : #5: Packed 59 SEQ (4150 nodes)...
SYN-4004 : #6: Packed 65 SEQ (10679 nodes)...
SYN-4004 : #7: Packed 82 SEQ (9642 nodes)...
SYN-4004 : #8: Packed 91 SEQ (3851 nodes)...
SYN-4004 : #9: Packed 91 SEQ (0 nodes)...
SYN-4005 : Packed 91 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 95/2234 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.540523s wall, 2.636417s user + 0.031200s system = 2.667617s CPU (105.0%)

RUN-1004 : used memory is 413 MB, reserved memory is 378 MB, peak memory is 430 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.952167s wall, 6.006038s user + 0.124801s system = 6.130839s CPU (103.0%)

RUN-1004 : used memory is 413 MB, reserved memory is 378 MB, peak memory is 430 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (39 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2190 instances
RUN-1001 : 1042 mslices, 1042 lslices, 98 pads, 2 brams, 0 dsps
RUN-1001 : There are total 5994 nets
RUN-1001 : 3069 nets have 2 pins
RUN-1001 : 2184 nets have [3 - 5] pins
RUN-1001 : 526 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2188 instances, 2084 slices, 40 macros(374 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25741, tnet num: 5992, tinst num: 2188, tnode num: 31428, tedge num: 43253.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.138712s wall, 1.154407s user + 0.015600s system = 1.170008s CPU (102.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 954786
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.441786
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 570273, overlap = 197
PHY-3002 : Step(2): len = 398771, overlap = 263.5
PHY-3002 : Step(3): len = 311744, overlap = 288.75
PHY-3002 : Step(4): len = 250740, overlap = 308.5
PHY-3002 : Step(5): len = 205244, overlap = 325
PHY-3002 : Step(6): len = 166320, overlap = 347.25
PHY-3002 : Step(7): len = 135392, overlap = 365.25
PHY-3002 : Step(8): len = 115957, overlap = 378.5
PHY-3002 : Step(9): len = 95415.2, overlap = 385.25
PHY-3002 : Step(10): len = 88716.3, overlap = 386.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.86596e-07
PHY-3002 : Step(11): len = 86955.3, overlap = 386
PHY-3002 : Step(12): len = 86653, overlap = 385.75
PHY-3002 : Step(13): len = 92733.4, overlap = 374
PHY-3002 : Step(14): len = 93701.3, overlap = 366.5
PHY-3002 : Step(15): len = 99487.4, overlap = 343.5
PHY-3002 : Step(16): len = 97623.5, overlap = 340
PHY-3002 : Step(17): len = 96826.7, overlap = 334.25
PHY-3002 : Step(18): len = 97876.7, overlap = 334.25
PHY-3002 : Step(19): len = 98100.6, overlap = 332.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.77319e-06
PHY-3002 : Step(20): len = 97510.9, overlap = 332.25
PHY-3002 : Step(21): len = 99362.8, overlap = 331.25
PHY-3002 : Step(22): len = 105922, overlap = 327.75
PHY-3002 : Step(23): len = 110198, overlap = 307
PHY-3002 : Step(24): len = 110560, overlap = 300.5
PHY-3002 : Step(25): len = 111565, overlap = 303.75
PHY-3002 : Step(26): len = 113346, overlap = 293.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.54638e-06
PHY-3002 : Step(27): len = 113716, overlap = 279.5
PHY-3002 : Step(28): len = 116674, overlap = 274.75
PHY-3002 : Step(29): len = 121704, overlap = 259
PHY-3002 : Step(30): len = 124394, overlap = 255.75
PHY-3002 : Step(31): len = 127044, overlap = 243.75
PHY-3002 : Step(32): len = 127436, overlap = 236.5
PHY-3002 : Step(33): len = 127288, overlap = 234
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.09276e-06
PHY-3002 : Step(34): len = 128543, overlap = 231.25
PHY-3002 : Step(35): len = 130440, overlap = 231.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.24146e-05
PHY-3002 : Step(36): len = 132818, overlap = 229
PHY-3002 : Step(37): len = 136986, overlap = 226.25
PHY-3002 : Step(38): len = 138868, overlap = 219.75
PHY-3002 : Step(39): len = 142944, overlap = 196.5
PHY-3002 : Step(40): len = 149439, overlap = 174.25
PHY-3002 : Step(41): len = 149275, overlap = 174.75
PHY-3002 : Step(42): len = 149704, overlap = 176
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.48292e-05
PHY-3002 : Step(43): len = 150367, overlap = 176.5
PHY-3002 : Step(44): len = 152478, overlap = 174
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005056s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (308.5%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.091647s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (98.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.681493s wall, 0.686404s user + 0.000000s system = 0.686404s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.25702e-06
PHY-3002 : Step(45): len = 155532, overlap = 171
PHY-3002 : Step(46): len = 156605, overlap = 169
PHY-3002 : Step(47): len = 155861, overlap = 165.5
PHY-3002 : Step(48): len = 154139, overlap = 171
PHY-3002 : Step(49): len = 151239, overlap = 182.5
PHY-3002 : Step(50): len = 148042, overlap = 196.25
PHY-3002 : Step(51): len = 144265, overlap = 200.5
PHY-3002 : Step(52): len = 140842, overlap = 204.75
PHY-3002 : Step(53): len = 138038, overlap = 210.5
PHY-3002 : Step(54): len = 135312, overlap = 215.25
PHY-3002 : Step(55): len = 133156, overlap = 218
PHY-3002 : Step(56): len = 131918, overlap = 222.5
PHY-3002 : Step(57): len = 131037, overlap = 225.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.51403e-06
PHY-3002 : Step(58): len = 133317, overlap = 218.5
PHY-3002 : Step(59): len = 137989, overlap = 205
PHY-3002 : Step(60): len = 138961, overlap = 198.5
PHY-3002 : Step(61): len = 139765, overlap = 194.5
PHY-3002 : Step(62): len = 141595, overlap = 190
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.70281e-05
PHY-3002 : Step(63): len = 143133, overlap = 187.5
PHY-3002 : Step(64): len = 153817, overlap = 168.25
PHY-3002 : Step(65): len = 154752, overlap = 164
PHY-3002 : Step(66): len = 154259, overlap = 163.25
PHY-3002 : Step(67): len = 155269, overlap = 156.25
PHY-3002 : Step(68): len = 155657, overlap = 154.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.21699e-05
PHY-3002 : Step(69): len = 158420, overlap = 149.25
PHY-3002 : Step(70): len = 167064, overlap = 144
PHY-3002 : Step(71): len = 166762, overlap = 146.5
PHY-3002 : Step(72): len = 166383, overlap = 141
PHY-3002 : Step(73): len = 167170, overlap = 137.25
PHY-3002 : Step(74): len = 167671, overlap = 135.25
PHY-3002 : Step(75): len = 168972, overlap = 135.75
PHY-3002 : Step(76): len = 168640, overlap = 135.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.43397e-05
PHY-3002 : Step(77): len = 174141, overlap = 131.5
PHY-3002 : Step(78): len = 180701, overlap = 125.75
PHY-3002 : Step(79): len = 179366, overlap = 126.75
PHY-3002 : Step(80): len = 178358, overlap = 122.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000128085
PHY-3002 : Step(81): len = 182884, overlap = 123
PHY-3002 : Step(82): len = 189203, overlap = 119.75
PHY-3002 : Step(83): len = 187867, overlap = 118.75
PHY-3002 : Step(84): len = 187203, overlap = 116
PHY-3002 : Step(85): len = 186884, overlap = 114.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.044124s wall, 1.045207s user + 0.000000s system = 1.045207s CPU (100.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.691168s wall, 0.686404s user + 0.015600s system = 0.702005s CPU (101.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.44824e-05
PHY-3002 : Step(86): len = 194358, overlap = 204
PHY-3002 : Step(87): len = 195773, overlap = 190
PHY-3002 : Step(88): len = 192995, overlap = 187
PHY-3002 : Step(89): len = 187509, overlap = 189.25
PHY-3002 : Step(90): len = 182046, overlap = 194
PHY-3002 : Step(91): len = 178112, overlap = 205
PHY-3002 : Step(92): len = 174628, overlap = 209.75
PHY-3002 : Step(93): len = 171244, overlap = 222.75
PHY-3002 : Step(94): len = 168667, overlap = 227
PHY-3002 : Step(95): len = 166292, overlap = 226.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000108965
PHY-3002 : Step(96): len = 173902, overlap = 214.25
PHY-3002 : Step(97): len = 179126, overlap = 205.5
PHY-3002 : Step(98): len = 181869, overlap = 199.5
PHY-3002 : Step(99): len = 181528, overlap = 196
PHY-3002 : Step(100): len = 181279, overlap = 190.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000217929
PHY-3002 : Step(101): len = 187980, overlap = 179
PHY-3002 : Step(102): len = 192662, overlap = 173.5
PHY-3002 : Step(103): len = 197401, overlap = 165
PHY-3002 : Step(104): len = 196188, overlap = 165.25
PHY-3002 : Step(105): len = 194315, overlap = 168.25
PHY-3002 : Step(106): len = 194343, overlap = 163.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000369692
PHY-3002 : Step(107): len = 199683, overlap = 164.5
PHY-3002 : Step(108): len = 201405, overlap = 155
PHY-3002 : Step(109): len = 204066, overlap = 156.75
PHY-3002 : Step(110): len = 206575, overlap = 152.75
PHY-3002 : Step(111): len = 206290, overlap = 154.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000733083
PHY-3002 : Step(112): len = 209300, overlap = 156.5
PHY-3002 : Step(113): len = 210465, overlap = 153.5
PHY-3002 : Step(114): len = 212674, overlap = 153.5
PHY-3002 : Step(115): len = 212854, overlap = 150
PHY-3002 : Step(116): len = 212779, overlap = 150.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00133878
PHY-3002 : Step(117): len = 214919, overlap = 150.75
PHY-3002 : Step(118): len = 215818, overlap = 148.5
PHY-3002 : Step(119): len = 216252, overlap = 147.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00198904
PHY-3002 : Step(120): len = 217247, overlap = 146.5
PHY-3002 : Step(121): len = 218111, overlap = 146.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00253974
PHY-3002 : Step(122): len = 218591, overlap = 146.5
PHY-3002 : Step(123): len = 219598, overlap = 143
PHY-3002 : Step(124): len = 220681, overlap = 142.25
PHY-3002 : Step(125): len = 220842, overlap = 140.75
PHY-3002 : Step(126): len = 221491, overlap = 140.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00361836
PHY-3002 : Step(127): len = 221710, overlap = 139.5
PHY-3002 : Step(128): len = 222854, overlap = 139.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.269289s wall, 0.140401s user + 0.171601s system = 0.312002s CPU (115.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.996601s wall, 0.998406s user + 0.000000s system = 0.998406s CPU (100.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.715900s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (98.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000309008
PHY-3002 : Step(129): len = 222973, overlap = 101.75
PHY-3002 : Step(130): len = 220807, overlap = 114.25
PHY-3002 : Step(131): len = 216525, overlap = 121.5
PHY-3002 : Step(132): len = 214520, overlap = 133.25
PHY-3002 : Step(133): len = 212797, overlap = 140.25
PHY-3002 : Step(134): len = 211802, overlap = 139.75
PHY-3002 : Step(135): len = 211151, overlap = 139.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000618017
PHY-3002 : Step(136): len = 214592, overlap = 133.75
PHY-3002 : Step(137): len = 215000, overlap = 129.75
PHY-3002 : Step(138): len = 215800, overlap = 130.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111566
PHY-3002 : Step(139): len = 217577, overlap = 125.5
PHY-3002 : Step(140): len = 218354, overlap = 125.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.178297s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (96.2%)

PHY-3001 : Legalized: Len = 244254, Over = 0
PHY-3001 : Spreading special nets. 17 overflows in 750 tiles.
PHY-3001 : 32 instances has been re-located, deltaX = 39, deltaY = 26.
PHY-3001 : Final: Len = 245542, Over = 0
RUN-1003 : finish command "place" in  20.579844s wall, 29.109787s user + 1.388409s system = 30.498196s CPU (148.2%)

RUN-1004 : used memory is 427 MB, reserved memory is 390 MB, peak memory is 430 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3009 to 2295
PHY-1001 : Pin misalignment score is improved from 2295 to 2254
PHY-1001 : Pin misalignment score is improved from 2254 to 2247
PHY-1001 : Pin misalignment score is improved from 2247 to 2246
PHY-1001 : Pin misalignment score is improved from 2246 to 2246
PHY-1001 : Pin local connectivity score is improved from 270 to 0
PHY-1001 : Pin misalignment score is improved from 2368 to 2305
PHY-1001 : Pin misalignment score is improved from 2305 to 2301
PHY-1001 : Pin misalignment score is improved from 2301 to 2298
PHY-1001 : Pin misalignment score is improved from 2298 to 2298
PHY-1001 : Pin local connectivity score is improved from 43 to 0
PHY-1001 : End pin swap;  3.742539s wall, 3.744024s user + 0.015600s system = 3.759624s CPU (100.5%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2190 instances
RUN-1001 : 1042 mslices, 1042 lslices, 98 pads, 2 brams, 0 dsps
RUN-1001 : There are total 5994 nets
RUN-1001 : 3069 nets have 2 pins
RUN-1001 : 2184 nets have [3 - 5] pins
RUN-1001 : 526 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 308968, over cnt = 1699(21%), over = 3334, worst = 8
PHY-1002 : len = 317336, over cnt = 1435(17%), over = 2285, worst = 5
PHY-1002 : len = 324256, over cnt = 1353(16%), over = 1834, worst = 4
PHY-1002 : len = 346912, over cnt = 969(12%), over = 1043, worst = 3
PHY-1002 : len = 362616, over cnt = 774(9%), over = 785, worst = 2
PHY-1002 : len = 377472, over cnt = 658(8%), over = 662, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25741, tnet num: 5992, tinst num: 2188, tnode num: 31428, tedge num: 43253.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 20 out of 5994 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.045357s wall, 5.023232s user + 0.015600s system = 5.038832s CPU (99.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.184822s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (92.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 45864, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.418561s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (96.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 45672, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.013208s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (118.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 45632, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.006277s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 45632, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.006996s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 45632, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.007908s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (394.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 45632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.006935s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 674800, over cnt = 1994(1%), over = 2065, worst = 3
PHY-1001 : End Routed; 24.564847s wall, 29.562189s user + 0.124801s system = 29.686990s CPU (120.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 612224, over cnt = 1036(0%), over = 1039, worst = 2
PHY-1001 : End DR Iter 1; 15.710761s wall, 15.568900s user + 0.000000s system = 15.568900s CPU (99.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 603360, over cnt = 462(0%), over = 462, worst = 1
PHY-1001 : End DR Iter 2; 6.446914s wall, 6.442841s user + 0.000000s system = 6.442841s CPU (99.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 606352, over cnt = 147(0%), over = 147, worst = 1
PHY-1001 : End DR Iter 3; 2.341783s wall, 2.340015s user + 0.000000s system = 2.340015s CPU (99.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 609456, over cnt = 64(0%), over = 64, worst = 1
PHY-1001 : End DR Iter 4; 0.924978s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (99.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 611936, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 5; 0.758484s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (98.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 613344, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 6; 1.124337s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (101.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 613704, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 7; 0.984999s wall, 0.998406s user + 0.000000s system = 0.998406s CPU (101.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 613704, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 8; 1.091223s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (101.5%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 613704, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 9; 1.117942s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (100.5%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 613704, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 9; 1.119433s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (100.3%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 613704, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 10; 1.128897s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (98.1%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 613704, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 11; 1.133240s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (100.5%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 613704, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 12; 1.129297s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (99.5%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 613704, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 13; 1.131370s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (99.3%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 613728, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 2; 1.846345s wall, 1.825212s user + 0.015600s system = 1.840812s CPU (99.7%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 613824, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 3; 2.449646s wall, 2.464816s user + 0.000000s system = 2.464816s CPU (100.6%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 613816, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 4; 1.082426s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (102.3%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 613824, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 5; 1.312642s wall, 1.279208s user + 0.015600s system = 1.294808s CPU (98.6%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 613808, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 613808
PHY-1001 : End DC Iter 5; 0.076332s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (81.7%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  77.754563s wall, 82.430928s user + 0.312002s system = 82.742930s CPU (106.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  86.677894s wall, 91.354186s user + 0.343202s system = 91.697388s CPU (105.8%)

RUN-1004 : used memory is 555 MB, reserved memory is 517 MB, peak memory is 588 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4145   out of   4480   92.52%
#reg                 2800   out of   4480   62.50%
#le                  4145
  #lut only          1345   out of   4145   32.45%
  #reg only             0   out of   4145    0.00%
  #lut&reg           2800   out of   4145   67.55%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                2   out of      6   33.33%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.541779s wall, 2.433616s user + 0.109201s system = 2.542816s CPU (100.0%)

RUN-1004 : used memory is 555 MB, reserved memory is 517 MB, peak memory is 588 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25741, tnet num: 5992, tinst num: 2189, tnode num: 31428, tedge num: 43253.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.654942s wall, 3.619223s user + 0.000000s system = 3.619223s CPU (99.0%)

RUN-1004 : used memory is 610 MB, reserved memory is 572 MB, peak memory is 610 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001011100010111000001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2191
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5994, pip num: 56836
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 940 valid insts, and 160521 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001011100010111000001110 -f Quick_Start.btc" in  10.492547s wall, 20.451731s user + 0.046800s system = 20.498531s CPU (195.4%)

RUN-1004 : used memory is 638 MB, reserved memory is 601 MB, peak memory is 646 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.336905s wall, 1.232408s user + 0.093601s system = 1.326008s CPU (99.2%)

RUN-1004 : used memory is 742 MB, reserved memory is 707 MB, peak memory is 745 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  26.887403s wall, 3.010819s user + 0.468003s system = 3.478822s CPU (12.9%)

RUN-1004 : used memory is 743 MB, reserved memory is 709 MB, peak memory is 746 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.698179s wall, 0.405603s user + 0.062400s system = 0.468003s CPU (7.0%)

RUN-1004 : used memory is 728 MB, reserved memory is 694 MB, peak memory is 746 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  35.677628s wall, 5.085633s user + 0.670804s system = 5.756437s CPU (16.1%)

RUN-1004 : used memory is 718 MB, reserved memory is 683 MB, peak memory is 746 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
