#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024e98c0ba00 .scope module, "uart_tx_tb" "uart_tx_tb" 2 4;
 .timescale -9 -12;
v0000024e98cc3560_0 .var "baud_rate_clk", 0 0;
v0000024e98cc3600_0 .var "byte", 7 0;
v0000024e98cc36a0_0 .var "clk", 0 0;
v0000024e98cc3740_0 .var "rst", 0 0;
v0000024e98cc37e0_0 .net "tx_busy", 0 0, v0000024e98cc3380_0;  1 drivers
v0000024e98cc44b0_0 .net "tx_out", 0 0, v0000024e98cc3420_0;  1 drivers
v0000024e98cc4690_0 .var "tx_start", 0 0;
E_0000024e98c091d0 .event anyedge, v0000024e98cc3380_0;
S_0000024e98c0bb90 .scope module, "uut" "uart_tx" 2 14, 3 22 0, S_0000024e98c0ba00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "byte";
    .port_info 4 /INPUT 1 "baud_rate_clk";
    .port_info 5 /OUTPUT 1 "tx_out";
    .port_info 6 /OUTPUT 1 "tx_busy";
P_0000024e98cbae30 .param/l "DATA" 0 3 38, C4<011>;
P_0000024e98cbae68 .param/l "IDLE" 0 3 35, C4<000>;
P_0000024e98cbaea0 .param/l "LOAD" 0 3 36, C4<001>;
P_0000024e98cbaed8 .param/l "START" 0 3 37, C4<010>;
P_0000024e98cbaf10 .param/l "STOP" 0 3 39, C4<100>;
v0000024e98c0bd20_0 .net "baud_rate_clk", 0 0, v0000024e98cc3560_0;  1 drivers
v0000024e98c93360_0 .var "bit_counter", 3 0;
v0000024e98c930e0_0 .net "byte", 7 0, v0000024e98cc3600_0;  1 drivers
v0000024e98cc3100_0 .net "clk", 0 0, v0000024e98cc36a0_0;  1 drivers
v0000024e98cc31a0_0 .net "rst", 0 0, v0000024e98cc3740_0;  1 drivers
v0000024e98cc3240_0 .var "shift_reg", 7 0;
v0000024e98cc32e0_0 .var "state", 2 0;
v0000024e98cc3380_0 .var "tx_busy", 0 0;
v0000024e98cc3420_0 .var "tx_out", 0 0;
v0000024e98cc34c0_0 .net "tx_start", 0 0, v0000024e98cc4690_0;  1 drivers
E_0000024e98c09290 .event posedge, v0000024e98cc3100_0;
    .scope S_0000024e98c0bb90;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024e98cc3240_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024e98c93360_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0000024e98c0bb90;
T_1 ;
    %wait E_0000024e98c09290;
    %load/vec4 v0000024e98cc32e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024e98cc32e0_0, 0;
    %jmp T_1.6;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024e98cc3420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e98cc3380_0, 0;
    %load/vec4 v0000024e98cc34c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v0000024e98c930e0_0;
    %assign/vec4 v0000024e98cc3240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024e98cc3380_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000024e98cc32e0_0, 0;
T_1.7 ;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000024e98cc32e0_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e98cc3420_0, 0;
    %load/vec4 v0000024e98c0bd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024e98c93360_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000024e98cc32e0_0, 0;
T_1.9 ;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0000024e98c0bd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %load/vec4 v0000024e98cc3240_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000024e98cc3420_0, 0;
    %load/vec4 v0000024e98cc3240_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000024e98cc3240_0, 0;
    %load/vec4 v0000024e98c93360_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000024e98c93360_0, 0;
    %load/vec4 v0000024e98c93360_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000024e98cc32e0_0, 0;
T_1.13 ;
T_1.11 ;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0000024e98c0bd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024e98cc3420_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024e98cc32e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e98cc3380_0, 0;
T_1.15 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024e98c0ba00;
T_2 ;
    %delay 10000, 0;
    %load/vec4 v0000024e98cc36a0_0;
    %inv;
    %store/vec4 v0000024e98cc36a0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024e98c0ba00;
T_3 ;
    %delay 8680000, 0;
    %load/vec4 v0000024e98cc3560_0;
    %inv;
    %store/vec4 v0000024e98cc3560_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000024e98c0ba00;
T_4 ;
    %vpi_call 2 30 "$dumpfile", "uart_tx.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024e98c0ba00 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000024e98c0ba00;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e98cc36a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e98cc3560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024e98cc3740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e98cc4690_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024e98cc3600_0, 0, 8;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e98cc3740_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000024e98cc3600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024e98cc4690_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e98cc4690_0, 0, 1;
T_5.0 ;
    %load/vec4 v0000024e98cc37e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.1, 6;
    %wait E_0000024e98c091d0;
    %jmp T_5.0;
T_5.1 ;
    %delay 10000000, 0;
    %pushi/vec4 163, 0, 8;
    %store/vec4 v0000024e98cc3600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024e98cc4690_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e98cc4690_0, 0, 1;
T_5.2 ;
    %load/vec4 v0000024e98cc37e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.3, 6;
    %wait E_0000024e98c091d0;
    %jmp T_5.2;
T_5.3 ;
    %delay 10000000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000024e98cc3600_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024e98cc4690_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e98cc4690_0, 0, 1;
T_5.4 ;
    %load/vec4 v0000024e98cc37e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.5, 6;
    %wait E_0000024e98c091d0;
    %jmp T_5.4;
T_5.5 ;
    %delay 10000000, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "uart_tx_tb.v";
    "uart_tx.v";
