\hypertarget{CatCaloUpgrade_2src_2Python_8cpp}{}\section{/home/eleclhcb/\+L\+H\+Cb/lbcat-\/cmake/\+Cat\+Calo\+Upgrade/src/\+Python.cpp File Reference}
\label{CatCaloUpgrade_2src_2Python_8cpp}\index{/home/eleclhcb/\+L\+H\+Cb/lbcat-\/cmake/\+Cat\+Calo\+Upgrade/src/\+Python.\+cpp@{/home/eleclhcb/\+L\+H\+Cb/lbcat-\/cmake/\+Cat\+Calo\+Upgrade/src/\+Python.\+cpp}}
{\ttfamily \#include $<$vector$>$}\newline
{\ttfamily \#include $<$list$>$}\newline
{\ttfamily \#include \char`\"{}Processus.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Element.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}F\+E\+B\+\_\+v1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}C\+U\+\_\+v1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Seq\+P\+G\+A.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Fe\+P\+G\+A.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Usb\+F\+T\+M\+L\+Interface.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Usb\+M\+L\+Spi\+Bus.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Usb\+M\+L\+I2c\+Bus.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}I\+C\+Phaser.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Test\+U\+S\+B.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Test\+S\+P\+I.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Test\+I2\+C.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Acquisition.\+h\char`\"{}}\newline
{\ttfamily \#include $<$boost/python.\+hpp$>$}\newline
{\ttfamily \#include $<$boost/python/suite/indexing/vector\+\_\+indexing\+\_\+suite.\+hpp$>$}\newline
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{CatCaloUpgrade_2src_2Python_8cpp_a5142f09cbd1228dce82c092764a94364}{B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+LE} (lib\+Cat\+Calo\+Upgrade)
\end{DoxyCompactItemize}


\subsection{Function Documentation}
\mbox{\Hypertarget{CatCaloUpgrade_2src_2Python_8cpp_a5142f09cbd1228dce82c092764a94364}\label{CatCaloUpgrade_2src_2Python_8cpp_a5142f09cbd1228dce82c092764a94364}} 
\index{Cat\+Calo\+Upgrade/src/\+Python.\+cpp@{Cat\+Calo\+Upgrade/src/\+Python.\+cpp}!B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+LE@{B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+LE}}
\index{B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+LE@{B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+LE}!Cat\+Calo\+Upgrade/src/\+Python.\+cpp@{Cat\+Calo\+Upgrade/src/\+Python.\+cpp}}
\subsubsection{\texorpdfstring{B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+L\+E()}{BOOST\_PYTHON\_MODULE()}}
{\footnotesize\ttfamily B\+O\+O\+S\+T\+\_\+\+P\+Y\+T\+H\+O\+N\+\_\+\+M\+O\+D\+U\+LE (\begin{DoxyParamCaption}\item[{lib\+Cat\+Calo\+Upgrade}]{ }\end{DoxyParamCaption})}



Definition at line 26 of file Python.\+cpp.



References Seq\+P\+G\+A\+::add\+I2c\+Reg(), I\+C\+Phaser\+::address(), F\+E\+B\+\_\+v1\+::calib\+Cte(), F\+E\+B\+\_\+v1\+::clock80\+M\+Hz\+Falling\+Edge(), F\+E\+B\+\_\+v1\+::clock\+Falling\+Edge(), F\+E\+B\+\_\+v1\+::clock\+Phase\+Eport(), Usb\+F\+T\+M\+L\+Interface\+::close(), F\+E\+B\+\_\+v1\+::data(), Usb\+F\+T\+M\+L\+Interface\+::device\+Desc(), F\+E\+B\+\_\+v1\+::disable\+Subtract(), F\+E\+B\+\_\+v1\+::enable\+B\+X\+I\+D\+Reset(), Seq\+P\+G\+A\+::ext\+Trig(), F\+E\+B\+\_\+v1\+::ext\+Trig(), C\+U\+\_\+v1\+::fe\+Pga(), F\+E\+B\+\_\+v1\+::gain4(), F\+E\+B\+\_\+v1\+::gbt80\+M\+Hz\+Clk\+Eport(), F\+E\+B\+\_\+v1\+::gbt\+Acknowledge\+Config(), F\+E\+B\+\_\+v1\+::gbt\+Clock\+Strength(), F\+E\+B\+\_\+v1\+::gbt\+Data\+Path(), F\+E\+B\+\_\+v1\+::gbt\+D\+L\+L\+Eport(), F\+E\+B\+\_\+v1\+::gbt\+D\+L\+L\+Reset(), F\+E\+B\+\_\+v1\+::gbt\+Enable\+Eport(), F\+E\+B\+\_\+v1\+::gbt\+Mode(), F\+E\+B\+\_\+v1\+::gbt\+Status(), F\+E\+B\+\_\+v1\+::gbt\+Term\+Eport(), F\+E\+B\+\_\+v1\+::gbt\+Track\+Mode(), F\+E\+B\+\_\+v1\+::global\+Pseudo\+P\+M\+Enable(), Seq\+P\+G\+A\+::i2c(), Fe\+P\+G\+A\+::i2c(), Seq\+P\+G\+A\+::i2c\+Add(), Seq\+P\+G\+A\+::i2c\+Buffer(), Seq\+P\+G\+A\+::i2c\+Data(), Seq\+P\+G\+A\+::i2c\+G\+B\+T\+S\+C\+A(), Seq\+P\+G\+A\+::i2c\+Read(), Seq\+P\+G\+A\+::i2c\+Sub\+Add(), Seq\+P\+G\+A\+::i2c\+Write(), Usb\+F\+T\+M\+L\+Interface\+::init(), F\+E\+B\+\_\+v1\+::inject\+Mode\+F\+E(), F\+E\+B\+\_\+v1\+::latency(), F\+E\+B\+\_\+v1\+::latency\+Eport(), F\+E\+B\+\_\+v1\+::latency\+L\+L\+T(), Usb\+F\+T\+M\+L\+Interface\+::latency\+Timer(), Seq\+P\+G\+A\+::led\+Enable(), F\+E\+B\+\_\+v1\+::mask\+L\+L\+T(), Seq\+P\+G\+A\+::master\+I2c\+Reg(), F\+E\+B\+\_\+v1\+::old\+Subtract(), F\+E\+B\+\_\+v1\+::probe\+Enable(), F\+E\+B\+\_\+v1\+::pseudo\+A\+D\+C\+Enable(), F\+E\+B\+\_\+v1\+::pseudo\+P\+M\+Enable(), Usb\+F\+T\+M\+L\+Interface\+::purge\+Buffers(), F\+E\+B\+\_\+v1\+::ram\+Inj(), F\+E\+B\+\_\+v1\+::ram\+Spy(), I\+C\+Phaser\+::read(), Usb\+F\+T\+M\+L\+Interface\+::read(), C\+U\+\_\+v1\+::read\+Fifo(), F\+E\+B\+\_\+v1\+::read\+Fifo\+Inject\+F\+E(), F\+E\+B\+\_\+v1\+::read\+Fifo\+L\+L\+T(), F\+E\+B\+\_\+v1\+::read\+Fifo\+L\+L\+T\+F\+E(), F\+E\+B\+\_\+v1\+::read\+Fifo\+Spy\+F\+E(), Seq\+P\+G\+A\+::reg(), I\+C\+Phaser\+::reg\+Config(), I\+C\+Phaser\+::reg\+Status(), I\+C\+Phaser\+::reset(), F\+E\+B\+\_\+v1\+::reset\+F\+E(), F\+E\+B\+\_\+v1\+::reset\+Fifo\+Inject\+F\+E(), F\+E\+B\+\_\+v1\+::reset\+Fifo\+Spy\+F\+E(), Usb\+F\+T\+M\+L\+Interface\+::reset\+Mode(), F\+E\+B\+\_\+v1\+::reset\+Spi(), Usb\+F\+T\+M\+L\+Interface\+::rx\+Buffer(), Usb\+F\+T\+M\+L\+Interface\+::rx\+Time\+Out(), F\+E\+B\+\_\+v1\+::seq\+Pga(), Usb\+F\+T\+M\+L\+Interface\+::serial\+Num(), Test\+S\+P\+I\+::set\+Address(), Test\+I2\+C\+::set\+Address(), I\+C\+Phaser\+::set\+Address(), Usb\+F\+T\+M\+L\+Interface\+::set\+Buffer(), F\+E\+B\+\_\+v1\+::set\+Calib\+Cte(), F\+E\+B\+\_\+v1\+::set\+Clock80\+M\+Hz\+Falling\+Edge(), F\+E\+B\+\_\+v1\+::set\+Clock\+Falling\+Edge(), Acquisition\+::set\+Depth(), Usb\+F\+T\+M\+L\+Interface\+::set\+Device\+Desc(), F\+E\+B\+\_\+v1\+::set\+Disable\+Subtract(), F\+E\+B\+\_\+v1\+::set\+Enable\+B\+X\+I\+D\+Reset(), Seq\+P\+G\+A\+::set\+Ext\+Trig(), F\+E\+B\+\_\+v1\+::set\+Ext\+Trig(), F\+E\+B\+\_\+v1\+::set\+Gain4(), F\+E\+B\+\_\+v1\+::set\+Gbt80\+M\+Hz\+Clk\+Eport(), F\+E\+B\+\_\+v1\+::set\+Gbt\+Clock\+Strength(), F\+E\+B\+\_\+v1\+::set\+Gbt\+Data\+Path(), F\+E\+B\+\_\+v1\+::set\+Gbt\+D\+L\+L\+Eport(), F\+E\+B\+\_\+v1\+::set\+Gbt\+Enable\+Eport(), F\+E\+B\+\_\+v1\+::set\+Gbt\+Mode(), F\+E\+B\+\_\+v1\+::set\+Gbt\+Term\+Eport(), F\+E\+B\+\_\+v1\+::set\+Gbt\+Track\+Mode(), F\+E\+B\+\_\+v1\+::set\+Global\+Pseudo\+P\+M\+Enable(), Seq\+P\+G\+A\+::set\+I2c\+Add(), Seq\+P\+G\+A\+::set\+I2c\+Buffer(), Seq\+P\+G\+A\+::set\+I2c\+G\+B\+T\+S\+C\+A(), Seq\+P\+G\+A\+::set\+I2c\+Sub\+Add(), F\+E\+B\+\_\+v1\+::set\+Inject\+Mode\+F\+E(), F\+E\+B\+\_\+v1\+::set\+Latency(), F\+E\+B\+\_\+v1\+::set\+Latency\+L\+L\+T(), F\+E\+B\+\_\+v1\+::set\+Latency\+L\+L\+T\+Corner(), F\+E\+B\+\_\+v1\+::set\+Latency\+L\+L\+T\+Side\+Nb(), F\+E\+B\+\_\+v1\+::set\+Latency\+L\+L\+T\+Up\+Nb(), Usb\+F\+T\+M\+L\+Interface\+::set\+Latency\+Timer(), Seq\+P\+G\+A\+::set\+Led\+Enable(), F\+E\+B\+\_\+v1\+::set\+Mask\+L\+L\+T(), F\+E\+B\+\_\+v1\+::set\+Mask\+L\+L\+T\+Corner(), F\+E\+B\+\_\+v1\+::set\+Mask\+L\+L\+T\+Side\+Nb(), F\+E\+B\+\_\+v1\+::set\+Mask\+L\+L\+T\+Up\+Nb(), F\+E\+B\+\_\+v1\+::set\+Old\+Subtract(), F\+E\+B\+\_\+v1\+::set\+Output\+Eport(), I\+C\+Phaser\+::set\+Phase(), F\+E\+B\+\_\+v1\+::set\+Probe\+Enable(), F\+E\+B\+\_\+v1\+::set\+Pseudo\+A\+D\+C\+Enable(), F\+E\+B\+\_\+v1\+::set\+Pseudo\+P\+M\+Enable(), Usb\+F\+T\+M\+L\+Interface\+::set\+Serial\+Num(), F\+E\+B\+\_\+v1\+::set\+Spare\+For\+Trig\+Enable(), Fe\+P\+G\+A\+::set\+Spi\+Add(), Seq\+P\+G\+A\+::set\+Spi\+Add(), Seq\+P\+G\+A\+::set\+Spi\+Enable(), Seq\+P\+G\+A\+::set\+Spi\+G\+B\+T\+S\+C\+A(), Fe\+P\+G\+A\+::set\+Spi\+G\+B\+T\+S\+C\+A(), Seq\+P\+G\+A\+::set\+Spi\+Sub\+Add(), F\+E\+B\+\_\+v1\+::set\+Spy\+Mode\+F\+E(), F\+E\+B\+\_\+v1\+::set\+Spy\+Mode\+Seq(), F\+E\+B\+\_\+v1\+::set\+Stop\+Inj\+Loop(), Test\+S\+P\+I\+::set\+Sub\+Address(), Test\+I2\+C\+::set\+Sub\+Address(), Usb\+F\+T\+M\+L\+Interface\+::set\+Synchronous\+Mode(), F\+E\+B\+\_\+v1\+::set\+Test\+Duration(), F\+E\+B\+\_\+v1\+::set\+Threshold(), Usb\+F\+T\+M\+L\+Interface\+::set\+Time\+Out(), Acquisition\+::set\+Trigger(), Seq\+P\+G\+A\+::setup\+Reg(), Fe\+P\+G\+A\+::setup\+Reg(), Usb\+F\+T\+M\+L\+Interface\+::set\+Word\+Size(), F\+E\+B\+\_\+v1\+::spare\+For\+Trig\+Enable(), Seq\+P\+G\+A\+::spi(), Fe\+P\+G\+A\+::spi(), Seq\+P\+G\+A\+::spi\+Add(), Seq\+P\+G\+A\+::spi\+Enable(), Seq\+P\+G\+A\+::spi\+G\+B\+T\+S\+C\+A(), Fe\+P\+G\+A\+::spi\+Read(), Seq\+P\+G\+A\+::spi\+Read(), Seq\+P\+G\+A\+::spi\+Sub\+Add(), Fe\+P\+G\+A\+::spi\+Write(), Seq\+P\+G\+A\+::spi\+Write(), F\+E\+B\+\_\+v1\+::spy\+Mode\+F\+E(), F\+E\+B\+\_\+v1\+::spy\+Mode\+Seq(), I\+C\+Phaser\+::status(), F\+E\+B\+\_\+v1\+::status\+Register(), F\+E\+B\+\_\+v1\+::stop\+Inj\+Loop(), F\+E\+B\+\_\+v1\+::test\+Duration(), Seq\+P\+G\+A\+::test\+Sequence(), F\+E\+B\+\_\+v1\+::test\+Sequence(), F\+E\+B\+\_\+v1\+::threshold(), Usb\+F\+T\+M\+L\+Interface\+::tx\+Buffer(), Usb\+F\+T\+M\+L\+Interface\+::tx\+Time\+Out(), Seq\+P\+G\+A\+::usb(), Fe\+P\+G\+A\+::usb(), Usb\+F\+T\+M\+L\+Interface\+::word\+Size(), I\+C\+Phaser\+::write(), Usb\+F\+T\+M\+L\+Interface\+::write(), F\+E\+B\+\_\+v1\+::write\+Data\+Fifo\+Inject\+F\+E(), F\+E\+B\+\_\+v1\+::write\+Fifo\+Inject\+F\+E(), F\+E\+B\+\_\+v1\+::write\+Fifo\+L\+L\+T(), F\+E\+B\+\_\+v1\+::write\+Fifo\+L\+L\+T\+F\+E(), F\+E\+B\+\_\+v1\+::write\+Fifo\+Spy\+F\+E(), Usb\+F\+T\+M\+L\+Interface\+::\+W\+S\+\_\+\+Byte, Usb\+F\+T\+M\+L\+Interface\+::\+W\+S\+\_\+\+D\+Word, and Usb\+F\+T\+M\+L\+Interface\+::\+W\+S\+\_\+\+Word.


\begin{DoxyCode}
27 \{
28 
29 
30   \hyperlink{classStatusCode}{StatusCode} (\hyperlink{classFEB__v1}{FEB\_v1}::*setOutputEport1)(int, int, int, int) = (&
      \hyperlink{classFEB__v1_ae94205e374c3438e910aa39a889ebf5c}{FEB\_v1::setOutputEport});
31   \hyperlink{classStatusCode}{StatusCode} (\hyperlink{classFEB__v1}{FEB\_v1}::*setOutputEport2)(int, int, int) = (&
      \hyperlink{classFEB__v1_ae94205e374c3438e910aa39a889ebf5c}{FEB\_v1::setOutputEport});
32 
33   int (\hyperlink{classFEB__v1}{FEB\_v1}::*latencyEport1)(int, int) = (&\hyperlink{classFEB__v1_a330c0a895c3c43acda2fd68e1cdb7368}{FEB\_v1::latencyEport});
34   int (\hyperlink{classFEB__v1}{FEB\_v1}::*latencyEport2)(int) = (&\hyperlink{classFEB__v1_a330c0a895c3c43acda2fd68e1cdb7368}{FEB\_v1::latencyEport});
35 
36   int (\hyperlink{classFEB__v1}{FEB\_v1}::*clockPhaseEport1)(int, int) = (&\hyperlink{classFEB__v1_a4a5b20275b96a19eba0c28d694c88ca8}{FEB\_v1::clockPhaseEport});
37   int (\hyperlink{classFEB__v1}{FEB\_v1}::*clockPhaseEport2)(int) = (&\hyperlink{classFEB__v1_a4a5b20275b96a19eba0c28d694c88ca8}{FEB\_v1::clockPhaseEport});
38 
39   class\_<FEB\_v1, bases <Element> >(\textcolor{stringliteral}{"FEB\_v1"})
40     .def(\textcolor{stringliteral}{"seqPga"}           ,&\hyperlink{classFEB__v1_a8bf655504f9b0c51d5aa5bc6b30da00d}{FEB\_v1::seqPga},return\_value\_policy<reference\_existing\_object>()
      )
41     .def(\textcolor{stringliteral}{"ramInj"}           ,&\hyperlink{classFEB__v1_aceff066f476794fefe2712e43bc2d6d2}{FEB\_v1::ramInj},return\_value\_policy<reference\_existing\_object>()
      )
42     .def(\textcolor{stringliteral}{"ramSpy"}           ,&\hyperlink{classFEB__v1_ac59216f094007ede67d49bd23287be73}{FEB\_v1::ramSpy},return\_value\_policy<reference\_existing\_object>()
      )
43    
44     .def(\textcolor{stringliteral}{"testSequence"}     ,&\hyperlink{classFEB__v1_a7b948b40f3034ccfb0a696b5cf9c5c6c}{FEB\_v1::testSequence})
45     .def(\textcolor{stringliteral}{"setExtTrig"}       ,&\hyperlink{classFEB__v1_aea3b1f84ea9be2e5c55a93ae215c8a35}{FEB\_v1::setExtTrig})
46     .def(\textcolor{stringliteral}{"extTrig"}          ,&\hyperlink{classFEB__v1_a481e089490ae958c7606f11d27c9db9a}{FEB\_v1::extTrig})
47 
48     .def(\textcolor{stringliteral}{"readFifoSpyFE"}    ,&\hyperlink{classFEB__v1_a86e0ed4fc9946a184d82cefdf5e5a794}{FEB\_v1::readFifoSpyFE})
49     .def(\textcolor{stringliteral}{"readFifoLLTFE"}    ,&\hyperlink{classFEB__v1_a27df6aecacccf3415ff98092b7da5485}{FEB\_v1::readFifoLLTFE})
50     .def(\textcolor{stringliteral}{"readFifoLLT"}      ,&\hyperlink{classFEB__v1_a449a15db7087e4dbe6af0b0f96ec2038}{FEB\_v1::readFifoLLT})
51     .def(\textcolor{stringliteral}{"readFifoInjectFE"} ,&\hyperlink{classFEB__v1_ab370d9f02895e1a44ab19d320255123e}{FEB\_v1::readFifoInjectFE})
52     .def(\textcolor{stringliteral}{"writeFifoSpyFE"}   ,&\hyperlink{classFEB__v1_a0fd77cbaae9ae853e5c4dfc81b4462a5}{FEB\_v1::writeFifoSpyFE})
53     .def(\textcolor{stringliteral}{"writeFifoLLTFE"}   ,&\hyperlink{classFEB__v1_a9dbedaebc2e3569e8b5fc0be782dbce3}{FEB\_v1::writeFifoLLTFE})
54     .def(\textcolor{stringliteral}{"writeFifoLLT"}     ,&\hyperlink{classFEB__v1_a0e88b14453100c97b5962e8a6b0f48bf}{FEB\_v1::writeFifoLLT})
55     .def(\textcolor{stringliteral}{"writeFifoInjectFE"},&\hyperlink{classFEB__v1_ae212b0e4c9824afaebb4508b688f94bf}{FEB\_v1::writeFifoInjectFE})
56     .def(\textcolor{stringliteral}{"writeDataFifoInjectFE"},&\hyperlink{classFEB__v1_a0afafcfdea15d3268284203a90c67572}{FEB\_v1::writeDataFifoInjectFE})
57 
58     .def(\textcolor{stringliteral}{"latencyLLT"}       ,&\hyperlink{classFEB__v1_a42cc3f61fd94d4de68eb605b04fb1e74}{FEB\_v1::latencyLLT})
59     .def(\textcolor{stringliteral}{"setLatencyLLT"}       ,&\hyperlink{classFEB__v1_abf7b8a0e6842ecf74a2b1889fbb9a722}{FEB\_v1::setLatencyLLT})
60     .def(\textcolor{stringliteral}{"setLatencyLLTCorner"} ,&\hyperlink{classFEB__v1_a935e78031961cff9330e82a70bf91052}{FEB\_v1::setLatencyLLTCorner})
61     .def(\textcolor{stringliteral}{"setLatencyLLTUpNb"}   ,&\hyperlink{classFEB__v1_a8a3aafdda0f1028e02c4a5850f987f32}{FEB\_v1::setLatencyLLTUpNb})
62     .def(\textcolor{stringliteral}{"setLatencyLLTSideNb"} ,&\hyperlink{classFEB__v1_a840532b78d0062646116a076e65cf353}{FEB\_v1::setLatencyLLTSideNb})
63 
64     .def(\textcolor{stringliteral}{"maskLLT"}      ,&\hyperlink{classFEB__v1_a14807bfa77f92bb82428c39abea5df88}{FEB\_v1::maskLLT})
65     .def(\textcolor{stringliteral}{"setMaskLLT"}       ,&\hyperlink{classFEB__v1_a5a177c98b2be429aacbb3d652f40b247}{FEB\_v1::setMaskLLT})
66     .def(\textcolor{stringliteral}{"setMaskLLTCorner"} ,&\hyperlink{classFEB__v1_ad078f7c2086dd78375da9d9d82b78d23}{FEB\_v1::setMaskLLTCorner})
67     .def(\textcolor{stringliteral}{"setMaskLLTUpNb"}   ,&\hyperlink{classFEB__v1_a904bff89e5ad45ce78730502dc26a0e3}{FEB\_v1::setMaskLLTUpNb})
68     .def(\textcolor{stringliteral}{"setMaskLLTSideNb"} ,&\hyperlink{classFEB__v1_a519a955361c420680af64c7fa9410784}{FEB\_v1::setMaskLLTSideNb})
69 
70 
71     .def(\textcolor{stringliteral}{"resetFifoSpyFE"}    ,&\hyperlink{classFEB__v1_ab02c292e29e01079bb9b268acbc782b1}{FEB\_v1::resetFifoSpyFE})
72     .def(\textcolor{stringliteral}{"resetFifoInjectFE"} ,&\hyperlink{classFEB__v1_a71d10a772bda2506fd7adb86739fb24d}{FEB\_v1::resetFifoInjectFE})
73     .def(\textcolor{stringliteral}{"resetSpi"}          ,&\hyperlink{classFEB__v1_a1a50b5fff8a6e170fe136657f75b8ad4}{FEB\_v1::resetSpi})
74     .def(\textcolor{stringliteral}{"resetFE"}           ,&\hyperlink{classFEB__v1_ae351e55f3d8e8f936c324ffbda6816bf}{FEB\_v1::resetFE})
75     
76     .def(\textcolor{stringliteral}{"setSpareForTrigEnable"}   ,&\hyperlink{classFEB__v1_ae8e531b961f91ac974a75c43937acf78}{FEB\_v1::setSpareForTrigEnable})
77     .def(\textcolor{stringliteral}{"spareForTrigEnable"}      ,&\hyperlink{classFEB__v1_a76d86fb9e9be48e704257070675ae1cc}{FEB\_v1::spareForTrigEnable})
78     .def(\textcolor{stringliteral}{"setProbeEnable"}   ,&\hyperlink{classFEB__v1_abb013a3441c02f57cea07a244554fdd5}{FEB\_v1::setProbeEnable})
79     .def(\textcolor{stringliteral}{"probeEnable"}      ,&\hyperlink{classFEB__v1_aa9a047f616c6affac88a8d9ec984013f}{FEB\_v1::probeEnable})
80     .def(\textcolor{stringliteral}{"setTestDuration"}  ,&\hyperlink{classFEB__v1_a19d3dee6fa47408cf0aa136fb99ebe1c}{FEB\_v1::setTestDuration})
81     .def(\textcolor{stringliteral}{"testDuration"}     ,&\hyperlink{classFEB__v1_a7f1db8ca9490172fce7603da9e703dec}{FEB\_v1::testDuration})
82     .def(\textcolor{stringliteral}{"setStopInjLoop"} ,&\hyperlink{classFEB__v1_aaf8386be3d27ea22e389b0a6c7699af7}{FEB\_v1::setStopInjLoop})
83     .def(\textcolor{stringliteral}{"stopInjLoop"}    ,&\hyperlink{classFEB__v1_abfd23d8fbcea0415a7e8401110869a78}{FEB\_v1::stopInjLoop})
84     .def(\textcolor{stringliteral}{"setSpyModeSeq"}    ,&\hyperlink{classFEB__v1_a9e13da349fc335ec44032fa0426c40d0}{FEB\_v1::setSpyModeSeq})
85     .def(\textcolor{stringliteral}{"spyModeSeq"}       ,&\hyperlink{classFEB__v1_a3ec8b74aedfbe5e3d3ce0d4b4eb44330}{FEB\_v1::spyModeSeq})
86     .def(\textcolor{stringliteral}{"setSpyModeFE"}     ,&\hyperlink{classFEB__v1_ab88d23abb96f746298e0fa1e1cf63e3e}{FEB\_v1::setSpyModeFE})
87     .def(\textcolor{stringliteral}{"spyModeFE"}        ,&\hyperlink{classFEB__v1_a0b6d25515e575e370552c6b6f715fd76}{FEB\_v1::spyModeFE})
88     .def(\textcolor{stringliteral}{"setSpyModeFE"}     ,&\hyperlink{classFEB__v1_ab88d23abb96f746298e0fa1e1cf63e3e}{FEB\_v1::setSpyModeFE})
89     .def(\textcolor{stringliteral}{"spyModeFE"}        ,&\hyperlink{classFEB__v1_a0b6d25515e575e370552c6b6f715fd76}{FEB\_v1::spyModeFE})
90     .def(\textcolor{stringliteral}{"setDisableSubtract"},&\hyperlink{classFEB__v1_a067a0aeae34dbd782547afbcd82fc77f}{FEB\_v1::setDisableSubtract})
91     .def(\textcolor{stringliteral}{"disableSubtract"}   ,&\hyperlink{classFEB__v1_a3d224acca0807603d14b72cff6359b3f}{FEB\_v1::disableSubtract})
92     .def(\textcolor{stringliteral}{"setOldSubtract"}   ,&\hyperlink{classFEB__v1_aec8198d5c03ddc5dd9151683f9506d00}{FEB\_v1::setOldSubtract})
93     .def(\textcolor{stringliteral}{"oldSubtract"}      ,&\hyperlink{classFEB__v1_a5b277ace76b9e511c055ad94d241dd61}{FEB\_v1::oldSubtract})
94     .def(\textcolor{stringliteral}{"setThreshold"}     ,&\hyperlink{classFEB__v1_a02416559cdd68e8aa57f47ce7cf6788c}{FEB\_v1::setThreshold})
95     .def(\textcolor{stringliteral}{"threshold"}        ,&\hyperlink{classFEB__v1_a71e54700c59857844905c879e4b3d4fd}{FEB\_v1::threshold})
96     .def(\textcolor{stringliteral}{"setLatency"}       ,&\hyperlink{classFEB__v1_ae3252ed2737b5c93395da201b427b871}{FEB\_v1::setLatency})
97     .def(\textcolor{stringliteral}{"latency"}          ,&\hyperlink{classFEB__v1_a68050d232efd8d6568910b09a2c18f62}{FEB\_v1::latency})
98     .def(\textcolor{stringliteral}{"setSpyModeFE"}     ,&\hyperlink{classFEB__v1_ab88d23abb96f746298e0fa1e1cf63e3e}{FEB\_v1::setSpyModeFE})
99     .def(\textcolor{stringliteral}{"spyModeFE"}        ,&\hyperlink{classFEB__v1_a0b6d25515e575e370552c6b6f715fd76}{FEB\_v1::spyModeFE})
100     .def(\textcolor{stringliteral}{"setSpyModeFE"}     ,&\hyperlink{classFEB__v1_ab88d23abb96f746298e0fa1e1cf63e3e}{FEB\_v1::setSpyModeFE})
101     .def(\textcolor{stringliteral}{"spyModeFE"}        ,&\hyperlink{classFEB__v1_a0b6d25515e575e370552c6b6f715fd76}{FEB\_v1::spyModeFE})
102     .def(\textcolor{stringliteral}{"setInjectModeFE"}  ,&\hyperlink{classFEB__v1_aea3983d847c7b8053485ddd16af65680}{FEB\_v1::setInjectModeFE})
103     .def(\textcolor{stringliteral}{"injectModeFE"}     ,&\hyperlink{classFEB__v1_adad5a9a1dc8f650a59e6edb310451cab}{FEB\_v1::injectModeFE})
104     .def(\textcolor{stringliteral}{"statusRegister"}   ,&\hyperlink{classFEB__v1_aa98b8e0bcc4d6d03f4b365de786f5c95}{FEB\_v1::statusRegister})
105     .def(\textcolor{stringliteral}{"setEnableBXIDReset"} ,&\hyperlink{classFEB__v1_a2ad20ff9db6a0ceef875d874bae214a9}{FEB\_v1::setEnableBXIDReset})
106     .def(\textcolor{stringliteral}{"enableBXIDReset"}    ,&\hyperlink{classFEB__v1_ac8186be2d5fd8122092d6475e77395e9}{FEB\_v1::enableBXIDReset})
107 
108     .def(\textcolor{stringliteral}{"setGain4"}                  ,&\hyperlink{classFEB__v1_ac30cac86837c86e4f03cb51fff6226cd}{FEB\_v1::setGain4})
109     .def(\textcolor{stringliteral}{"setPseudoADCEnable"}        ,&\hyperlink{classFEB__v1_a244c472d16ea6778cf6ec93943a060a5}{FEB\_v1::setPseudoADCEnable})
110     .def(\textcolor{stringliteral}{"setPseudoPMEnable"}         ,&\hyperlink{classFEB__v1_af422c3cf889440d5d49cce51d98b496e}{FEB\_v1::setPseudoPMEnable})
111     .def(\textcolor{stringliteral}{"setGlobalPseudoPMEnable"}   ,&\hyperlink{classFEB__v1_adce2d9c70235f4226ab59aea3dc5953c}{FEB\_v1::setGlobalPseudoPMEnable})
112     .def(\textcolor{stringliteral}{"setClockFallingEdge"} ,&\hyperlink{classFEB__v1_af2bb7bacef6c06d15e2c9e47c373de08}{FEB\_v1::setClockFallingEdge})
113     .def(\textcolor{stringliteral}{"setCalibCte"}         ,&\hyperlink{classFEB__v1_acf3c8ad478ce506bb9d9cb3e4d3b6252}{FEB\_v1::setCalibCte})
114     .def(\textcolor{stringliteral}{"gain4"}               ,&\hyperlink{classFEB__v1_a6b05c21a70fbb2e88f8e1f991a117b49}{FEB\_v1::gain4})
115     .def(\textcolor{stringliteral}{"pseudoADCEnable"}     ,&\hyperlink{classFEB__v1_aeb6c988faf48d93637ef669c54e25223}{FEB\_v1::pseudoADCEnable})
116     .def(\textcolor{stringliteral}{"pseudoPMEnable"}      ,&\hyperlink{classFEB__v1_ab6b076d6e1372bfa8d9fd2916b1b52cd}{FEB\_v1::pseudoPMEnable})
117     .def(\textcolor{stringliteral}{"globalPseudoPMEnable"},&\hyperlink{classFEB__v1_acfaf998ce0166362401e5253502a16d2}{FEB\_v1::globalPseudoPMEnable})
118     .def(\textcolor{stringliteral}{"setClockFallingEdge"} ,&\hyperlink{classFEB__v1_af2bb7bacef6c06d15e2c9e47c373de08}{FEB\_v1::setClockFallingEdge})
119     .def(\textcolor{stringliteral}{"clockFallingEdge"}    ,&\hyperlink{classFEB__v1_aa9f591714dce594562e3e959b105a580}{FEB\_v1::clockFallingEdge})
120     .def(\textcolor{stringliteral}{"setClock80MHzFallingEdge"} ,&\hyperlink{classFEB__v1_a9ccd318b9a80b1cbd554ec6fe461cd82}{FEB\_v1::setClock80MHzFallingEdge})
121     .def(\textcolor{stringliteral}{"clock80MHzFallingEdge"}    ,&\hyperlink{classFEB__v1_a8518757e40b372f784674da1a2c41091}{FEB\_v1::clock80MHzFallingEdge})
122     .def(\textcolor{stringliteral}{"setCalibCte"}         ,&\hyperlink{classFEB__v1_acf3c8ad478ce506bb9d9cb3e4d3b6252}{FEB\_v1::setCalibCte})
123     .def(\textcolor{stringliteral}{"calibCte"}            ,&\hyperlink{classFEB__v1_ad3893c8062c75d1f9695c196c95703c7}{FEB\_v1::calibCte})
124     
125     .def(\textcolor{stringliteral}{"setGbtMode"}          ,&\hyperlink{classFEB__v1_a849040ff2fa8275b1a47e7be3915ebf4}{FEB\_v1::setGbtMode})
126     .def(\textcolor{stringliteral}{"gbtMode"}             ,&\hyperlink{classFEB__v1_aab7166214ef0f99f4835ce9a7416e052}{FEB\_v1::gbtMode})
127     .def(\textcolor{stringliteral}{"setGbtDataPath"}      ,&\hyperlink{classFEB__v1_aabd651b11d1119ce3a19b7fb083cca78}{FEB\_v1::setGbtDataPath})
128     .def(\textcolor{stringliteral}{"gbtDataPath"}         ,&\hyperlink{classFEB__v1_adf46e43506d1bd7cd26ca62c685e6c98}{FEB\_v1::gbtDataPath})
129     .def(\textcolor{stringliteral}{"setGbtTrackMode"}     ,&\hyperlink{classFEB__v1_ab65b869df2adc4d3880caad71a4e3074}{FEB\_v1::setGbtTrackMode})
130     .def(\textcolor{stringliteral}{"gbtTrackMode"}        ,&\hyperlink{classFEB__v1_a25eeb132e9058cd421a085878fba9204}{FEB\_v1::gbtTrackMode})
131     .def(\textcolor{stringliteral}{"setGbtTermEport"}     ,&\hyperlink{classFEB__v1_ab7c261039c872c9f039fb7366a84d271}{FEB\_v1::setGbtTermEport})
132     .def(\textcolor{stringliteral}{"gbtTermEport"}        ,&\hyperlink{classFEB__v1_a84fa302a012eee663fe21829866fb20e}{FEB\_v1::gbtTermEport})
133     .def(\textcolor{stringliteral}{"setGbt80MHzClkEport"} ,&\hyperlink{classFEB__v1_a6efa59ad9f80ae40aad2df0b925b0b14}{FEB\_v1::setGbt80MHzClkEport})
134     .def(\textcolor{stringliteral}{"gbt80MHzClkEport"}    ,&\hyperlink{classFEB__v1_ac22b1ffdc20be66330a66ebd12cd13f1}{FEB\_v1::gbt80MHzClkEport})
135     .def(\textcolor{stringliteral}{"setGbtDLLEport"}      ,&\hyperlink{classFEB__v1_a66584fe850cdf9e4ccd03fd4b2f4db38}{FEB\_v1::setGbtDLLEport})
136     .def(\textcolor{stringliteral}{"gbtDLLEport"}         ,&\hyperlink{classFEB__v1_add5e12a5351c0c4986d24f433155351b}{FEB\_v1::gbtDLLEport})
137     .def(\textcolor{stringliteral}{"setGbtEnableEport"}   ,&\hyperlink{classFEB__v1_a30ce0e679748a4e2bf7f953b2162618f}{FEB\_v1::setGbtEnableEport})
138     .def(\textcolor{stringliteral}{"gbtEnableEport"}      ,&\hyperlink{classFEB__v1_ae11c18013b56bdbb947e9ae147d6d77d}{FEB\_v1::gbtEnableEport})
139     .def(\textcolor{stringliteral}{"setGbtClockStrength"}   ,&\hyperlink{classFEB__v1_a717d56186e6221cb20397cc3e496da50}{FEB\_v1::setGbtClockStrength})
140     .def(\textcolor{stringliteral}{"gbtClockStrength"}      ,&\hyperlink{classFEB__v1_a6ca15de02d32e38a0fc90ad29302072e}{FEB\_v1::gbtClockStrength})
141     .def(\textcolor{stringliteral}{"gbtStatus"}           ,&\hyperlink{classFEB__v1_a7b47a1b2c7af459b211eed59f4dbe9a7}{FEB\_v1::gbtStatus})
142     .def(\textcolor{stringliteral}{"gbtDLLReset"}         ,&\hyperlink{classFEB__v1_a79b299ce9b36b51916103371aef027df}{FEB\_v1::gbtDLLReset})
143     .def(\textcolor{stringliteral}{"gbtAcknowledgeConfig"},&\hyperlink{classFEB__v1_af7e7f3cb7269dc811866bc42585cf020}{FEB\_v1::gbtAcknowledgeConfig})
144 
145     .def(\textcolor{stringliteral}{"setOutputEport"}      ,setOutputEport1)
146     .def(\textcolor{stringliteral}{"latencyEport"}        ,latencyEport1)
147     .def(\textcolor{stringliteral}{"clockPhaseEport"}     ,clockPhaseEport1)
148 
149     .def(\textcolor{stringliteral}{"setOutputEport"}      ,setOutputEport2)
150     .def(\textcolor{stringliteral}{"latencyEport"}        ,latencyEport2)
151     .def(\textcolor{stringliteral}{"clockPhaseEport"}     ,clockPhaseEport2)
152    
153     .def(\textcolor{stringliteral}{"data"},&\hyperlink{classFEB__v1_a6bca4320bd3bbbc32efc81097f33421a}{FEB\_v1::data},return\_value\_policy<reference\_existing\_object>())
154     ;
155   
156   \hyperlink{classStatusCode}{StatusCode} (\hyperlink{classSeqPGA}{SeqPGA}::*spiwrite\_1)(\textcolor{keywordtype}{unsigned} int, \textcolor{keywordtype}{unsigned} int) = (&
      \hyperlink{classSeqPGA_ad4421841ce4ce8b88ad13f63216f0743}{SeqPGA::spiWrite});
157   \hyperlink{classStatusCode}{StatusCode} (\hyperlink{classSeqPGA}{SeqPGA}::*spiwrite\_2)(\textcolor{keywordtype}{unsigned} int, \textcolor{keywordtype}{unsigned} int, PyObject*) = (&
      \hyperlink{classSeqPGA_ad4421841ce4ce8b88ad13f63216f0743}{SeqPGA::spiWrite});
158 
159   \textcolor{keywordtype}{unsigned} int (\hyperlink{classSeqPGA}{SeqPGA}::*spiread\_1)(\textcolor{keywordtype}{unsigned} int) = (&\hyperlink{classSeqPGA_ab3d0e5e5d4014bc7a92588a76b8713d4}{SeqPGA::spiRead});
160   PyObject* (\hyperlink{classSeqPGA}{SeqPGA}::*spiread\_2)(\textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{int}, \textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{int}) = (&
      \hyperlink{classSeqPGA_ab3d0e5e5d4014bc7a92588a76b8713d4}{SeqPGA::spiRead});
161 
162   \hyperlink{classStatusCode}{StatusCode} (\hyperlink{classSeqPGA}{SeqPGA}::*i2cwrite\_1)() = (&\hyperlink{classSeqPGA_a429076ca3a4ece94182bd95c623bb9d0}{SeqPGA::i2cWrite});
163   \hyperlink{classStatusCode}{StatusCode} (\hyperlink{classSeqPGA}{SeqPGA}::*i2cwrite\_2)(\textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{long} int, \textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{long} int) = (&
      \hyperlink{classSeqPGA_a429076ca3a4ece94182bd95c623bb9d0}{SeqPGA::i2cWrite});
164   \hyperlink{classStatusCode}{StatusCode} (\hyperlink{classSeqPGA}{SeqPGA}::*i2cread\_1)() = (&\hyperlink{classSeqPGA_a7cd344df2be99f3a02b487f80e87b27e}{SeqPGA::i2cRead});
165   \textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{long} int (\hyperlink{classSeqPGA}{SeqPGA}::*i2cread\_2)(\textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{long} int) = (&
      \hyperlink{classSeqPGA_a7cd344df2be99f3a02b487f80e87b27e}{SeqPGA::i2cRead});
166 
167   class\_<SeqPGA, bases <Element> >(\textcolor{stringliteral}{"SeqPGA"})
168     .def(\textcolor{stringliteral}{"usb"},&\hyperlink{classSeqPGA_a10c68ea9de38eb0445d47e4b21b580a1}{SeqPGA::usb},return\_value\_policy<reference\_existing\_object>())
169     .def(\textcolor{stringliteral}{"spi"},&\hyperlink{classSeqPGA_a9c6993bb241b4cc474d525f65696099a}{SeqPGA::spi},return\_value\_policy<reference\_existing\_object>())
170     .def(\textcolor{stringliteral}{"i2c"},&\hyperlink{classSeqPGA_ad1629388bbd38b013110ee03a1eea339}{SeqPGA::i2c},return\_value\_policy<reference\_existing\_object>())
171     .def(\textcolor{stringliteral}{"reg"},&\hyperlink{classSeqPGA_a43c48f29313ca63046cc8efc6cc73e23}{SeqPGA::reg},return\_value\_policy<reference\_existing\_object>())
172 
173     .def(\textcolor{stringliteral}{"setupReg"},&\hyperlink{classSeqPGA_a83598ab914c8e3ee5afa34c5e6e7fdf4}{SeqPGA::setupReg},return\_value\_policy<reference\_existing\_object>())
174 
175     .def(\textcolor{stringliteral}{"testSequence"}    ,&\hyperlink{classSeqPGA_a299f2826e5edba5636f0f41233683156}{SeqPGA::testSequence})
176     .def(\textcolor{stringliteral}{"setExtTrig"}      ,&\hyperlink{classSeqPGA_a9744b6cff04738474556cc2153af19de}{SeqPGA::setExtTrig})
177     .def(\textcolor{stringliteral}{"extTrig"}         ,&\hyperlink{classSeqPGA_ae2e0917c379649d106539cc3b8b9ca3c}{SeqPGA::extTrig})
178     
179 
180     .def(\textcolor{stringliteral}{"setSpiGBTSCA"}  ,&\hyperlink{classSeqPGA_ae5449d6970bffd8de3670a8a1ce6942d}{SeqPGA::setSpiGBTSCA})
181     .def(\textcolor{stringliteral}{"spiGBTSCA"}     ,&\hyperlink{classSeqPGA_a2eadc7868d61ff79ea566b3fbfd977a5}{SeqPGA::spiGBTSCA})
182     .def(\textcolor{stringliteral}{"setSpiEnable"}  ,&\hyperlink{classSeqPGA_a39a6cf702c9185793f59a8a05f3a9de7}{SeqPGA::setSpiEnable})
183     .def(\textcolor{stringliteral}{"spiEnable"}     ,&\hyperlink{classSeqPGA_a6be337fc18199d758430bd178542abb4}{SeqPGA::spiEnable})
184     .def(\textcolor{stringliteral}{"setLedEnable"}  ,&\hyperlink{classSeqPGA_a2e256a39e1bc4fbfa23de3760a7bd19a}{SeqPGA::setLedEnable})
185     .def(\textcolor{stringliteral}{"ledEnable"}     ,&\hyperlink{classSeqPGA_a45ec726e141bfef3fa59c4b2d36a0657}{SeqPGA::ledEnable})
186     \textcolor{comment}{//    .def("setSpiDataTx"  ,&SeqPGA::setSpiDataTx)}
187     \textcolor{comment}{//    .def("spiDataTx"     ,&SeqPGA::spiDataTx)}
188     \textcolor{comment}{//    .def("setSpiDataRx"  ,&SeqPGA::setSpiDataRx)}
189     \textcolor{comment}{//    .def("spiDataRx"     ,&SeqPGA::spiDataRx) }
190     .def(\textcolor{stringliteral}{"setSpiAdd"}     ,&\hyperlink{classSeqPGA_ac998ce3a6d9b5f2e88cc8393f8c1df53}{SeqPGA::setSpiAdd})
191     .def(\textcolor{stringliteral}{"spiAdd"}        ,&\hyperlink{classSeqPGA_af31a6428f365c1f8ded0ee381d249cde}{SeqPGA::spiAdd}) 
192     .def(\textcolor{stringliteral}{"setSpiSubAdd"}  ,&\hyperlink{classSeqPGA_a5db205f213770dd3fb3fcfb8ff7981df}{SeqPGA::setSpiSubAdd})
193     .def(\textcolor{stringliteral}{"spiSubAdd"}      ,&\hyperlink{classSeqPGA_a6422961edd45abad31e6d79e0564c48f}{SeqPGA::spiSubAdd})
194     .def(\textcolor{stringliteral}{"spiWrite"}          ,spiwrite\_1)
195     .def(\textcolor{stringliteral}{"spiWrite"}          ,spiwrite\_2)
196     .def(\textcolor{stringliteral}{"spiRead"}           ,spiread\_1)
197     .def(\textcolor{stringliteral}{"spiRead"}           ,spiread\_2)
198 
199     .def(\textcolor{stringliteral}{"addI2cReg"}       ,&\hyperlink{classSeqPGA_a80eec67d433c12f8fcdf1ad73c6b8f59}{SeqPGA::addI2cReg},
      return\_value\_policy<reference\_existing\_object>())
200     .def(\textcolor{stringliteral}{"masterI2cReg"},&\hyperlink{classSeqPGA_a3906fe0cdfd9042a67c0fa35ae75147a}{SeqPGA::masterI2cReg},
      return\_value\_policy<reference\_existing\_object>())
201 
202     .def(\textcolor{stringliteral}{"setI2cGBTSCA"}    ,&\hyperlink{classSeqPGA_aef7911620b07d8aeef2a9ec95fa58ca4}{SeqPGA::setI2cGBTSCA})
203     .def(\textcolor{stringliteral}{"i2cGBTSCA"}       ,&\hyperlink{classSeqPGA_a1d9edf6e3303581efe0bdb1b8b3fff0c}{SeqPGA::i2cGBTSCA})
204     .def(\textcolor{stringliteral}{"setI2cBuffer"}    ,&\hyperlink{classSeqPGA_ab93beca49a31c1f9fddc915e9efeeaa0}{SeqPGA::setI2cBuffer})
205     .def(\textcolor{stringliteral}{"buffer"}          ,&\hyperlink{classSeqPGA_a3d441522bfe5a6d35b8a77cbcd38b49e}{SeqPGA::i2cBuffer})
206     .def(\textcolor{stringliteral}{"i2cData"}            ,&\hyperlink{classSeqPGA_a5e48f7b7ca1ada5a1decc0436dda4b26}{SeqPGA::i2cData})
207     .def(\textcolor{stringliteral}{"setI2cAdd"}       ,&\hyperlink{classSeqPGA_a4ef334e4d2cb417b49033dce951728cd}{SeqPGA::setI2cAdd})
208     .def(\textcolor{stringliteral}{"i2cAdd"}             ,&\hyperlink{classSeqPGA_a67022684977cb2f6335eb6b21262fe89}{SeqPGA::i2cAdd}) 
209     .def(\textcolor{stringliteral}{"setI2cSubAdd"}    ,&\hyperlink{classSeqPGA_a348c5d982223fb5cf2878e5bf3c6429c}{SeqPGA::setI2cSubAdd})
210     .def(\textcolor{stringliteral}{"i2cSubAdd"}          ,&\hyperlink{classSeqPGA_a6c7137f9b45a20ecfcccf1d47e5af985}{SeqPGA::i2cSubAdd})
211     .def(\textcolor{stringliteral}{"i2cWrite"}        ,i2cwrite\_1)
212     .def(\textcolor{stringliteral}{"i2cWrite"}        ,i2cwrite\_2)
213     .def(\textcolor{stringliteral}{"i2cRead"}         ,i2cread\_1)
214     .def(\textcolor{stringliteral}{"i2cRead"}         ,i2cread\_2)
215    ;
216   
217  class\_<CU\_v1, bases <Element> >(\textcolor{stringliteral}{"CU\_v1"})
218    .def(\textcolor{stringliteral}{"fePga"}           ,&\hyperlink{classCU__v1_a6bdee7e086b6c0b2acee0879aee137ed}{CU\_v1::fePga},return\_value\_policy<reference\_existing\_object>())
219    .def(\textcolor{stringliteral}{"readFifo"}    ,&\hyperlink{classCU__v1_ab57452edfcad0fa9efb23f8e4c532602}{CU\_v1::readFifo})
220 
221  ;
222 
223  \hyperlink{classStatusCode}{StatusCode} (\hyperlink{classFePGA}{FePGA}::*spiwrite\_3)(\textcolor{keywordtype}{unsigned} int, \textcolor{keywordtype}{unsigned} int) = (&
      \hyperlink{classFePGA_ac3e8b10fc267b44fef1e651cab77d2ab}{FePGA::spiWrite});
224  \hyperlink{classStatusCode}{StatusCode} (\hyperlink{classFePGA}{FePGA}::*spiwrite\_4)(\textcolor{keywordtype}{unsigned} int, \textcolor{keywordtype}{unsigned} int, PyObject*) = (&
      \hyperlink{classFePGA_ac3e8b10fc267b44fef1e651cab77d2ab}{FePGA::spiWrite});
225 
226  \textcolor{keywordtype}{unsigned} int (\hyperlink{classFePGA}{FePGA}::*spiread\_3)(\textcolor{keywordtype}{unsigned} int) = (&\hyperlink{classFePGA_a637b93fed75b576a54e723acb36cb6a3}{FePGA::spiRead});
227  PyObject* (\hyperlink{classFePGA}{FePGA}::*spiread\_4)(\textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{int}, \textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{int}) = (&
      \hyperlink{classFePGA_a637b93fed75b576a54e723acb36cb6a3}{FePGA::spiRead});
228 
229 
230  class\_<FePGA, bases <Element> >(\textcolor{stringliteral}{"FePGA"})
231    .def(\textcolor{stringliteral}{"usb"},&\hyperlink{classFePGA_a4a7889dc3c2f88f623876ca475e66410}{FePGA::usb},return\_value\_policy<reference\_existing\_object>())
232    .def(\textcolor{stringliteral}{"spi"},&\hyperlink{classFePGA_ab54f9f61e87f1cced6c4ba19eb38a848}{FePGA::spi},return\_value\_policy<reference\_existing\_object>())
233    .def(\textcolor{stringliteral}{"i2c"},&\hyperlink{classFePGA_a1553db5010cce9e3495aa3060baf0b3c}{FePGA::i2c},return\_value\_policy<reference\_existing\_object>())
234    \textcolor{comment}{//.def("reg",&FePGA::reg,return\_value\_policy<reference\_existing\_object>())}
235    .def(\textcolor{stringliteral}{"setupReg"},&\hyperlink{classFePGA_aa0657c6ef809f3f6b54613f237750cc4}{FePGA::setupReg},return\_value\_policy<reference\_existing\_object>())
236    \textcolor{comment}{// .def("testSequence"    ,&FePGA::testSequence)}
237    \textcolor{comment}{// .def("setExtTrig"      ,&FePGA::setExtTrig)}
238    \textcolor{comment}{// .def("extTrig"         ,&FePGA::extTrig)}
239    .def(\textcolor{stringliteral}{"setSpiGBTSCA"}  ,&\hyperlink{classFePGA_a59b840619341df26918a6c26e8b8e72b}{FePGA::setSpiGBTSCA})
240    \textcolor{comment}{// .def("spiGBTSCA"     ,&FePGA::spiGBTSCA)}
241    .def(\textcolor{stringliteral}{"setSpiAdd"}     ,&\hyperlink{classFePGA_a2cd235d1971625d6742d4f3107489a07}{FePGA::setSpiAdd})
242    \textcolor{comment}{// .def("spiAdd"        ,&FePGA::spiAdd) }
243    \textcolor{comment}{// .def("setSpiSubAdd"  ,&FePGA::setSpiSubAdd)}
244    \textcolor{comment}{// .def("spiSubAdd"      ,&FePGA::spiSubAdd)}
245    .def(\textcolor{stringliteral}{"spiWrite"}          ,spiwrite\_3)
246    .def(\textcolor{stringliteral}{"spiWrite"}          ,spiwrite\_4)
247 
248    .def(\textcolor{stringliteral}{"spiRead"}           ,spiread\_3) \textcolor{comment}{//This is needed by readfifo}
249    .def(\textcolor{stringliteral}{"spiRead"}           ,spiread\_4)
250    \textcolor{comment}{// .def("addI2cReg"       ,&FePGA::addI2cReg,return\_value\_policy<reference\_existing\_object>())}
251    \textcolor{comment}{//.def("masterI2cReg",&FePGA::masterI2cReg,return\_value\_policy<reference\_existing\_object>())}
252    \textcolor{comment}{// .def("setI2cGBTSCA"    ,&FePGA::setI2cGBTSCA)}
253    \textcolor{comment}{// .def("i2cGBTSCA"       ,&FePGA::i2cGBTSCA)}
254    \textcolor{comment}{// .def("setI2cBuffer"    ,&FePGA::setI2cBuffer)}
255    \textcolor{comment}{// .def("buffer"          ,&FePGA::i2cBuffer)}
256    \textcolor{comment}{// .def("i2cData"            ,&FePGA::i2cData)}
257    \textcolor{comment}{// .def("setI2cAdd"       ,&FePGA::setI2cAdd)}
258    \textcolor{comment}{// .def("i2cAdd"             ,&FePGA::i2cAdd) }
259    \textcolor{comment}{// .def("setI2cSubAdd"    ,&FePGA::setI2cSubAdd)}
260    \textcolor{comment}{// .def("i2cSubAdd"          ,&FePGA::i2cSubAdd)}
261    \textcolor{comment}{// .def("i2cWrite"        ,i2cwrite\_1)}
262    \textcolor{comment}{//  .def("i2cWrite"        ,i2cwrite\_2)}
263    \textcolor{comment}{// .def("i2cRead"         ,i2cread\_1)}
264    \textcolor{comment}{//  .def("i2cRead"         ,i2cread\_2)}
265    ;
266     
267 
268   enum\_<UsbFTMLInterface::WordSize>(\textcolor{stringliteral}{"WordSize"})
269     .value(\textcolor{stringliteral}{"U8"}, \hyperlink{classUsbFTMLInterface_ae0f25daa336091a5acd548aef3e9b4b4a6d1f2c03dd60649290649efd7fb7f57d}{UsbFTMLInterface::WS\_Byte})
270     .value(\textcolor{stringliteral}{"U16"}, \hyperlink{classUsbFTMLInterface_ae0f25daa336091a5acd548aef3e9b4b4adcfe42e171e84db403d40614f2502f3e}{UsbFTMLInterface::WS\_Word})
271     .value(\textcolor{stringliteral}{"U32"}, \hyperlink{classUsbFTMLInterface_ae0f25daa336091a5acd548aef3e9b4b4abff203c40a75d695acbf9190ae2dbe69}{UsbFTMLInterface::WS\_DWord})
272    ;
273 
274   \hyperlink{classStatusCode}{StatusCode} (\hyperlink{classUsbFTMLInterface}{UsbFTMLInterface}::*write\_1)(\textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{long} int, boost::python::list)
       = (&\hyperlink{classUsbFTMLInterface_aa801e8875661d73b2afe25cb1fb94a94}{UsbFTMLInterface::write});
275   \hyperlink{classStatusCode}{StatusCode} (\hyperlink{classUsbFTMLInterface}{UsbFTMLInterface}::*write\_2)(\hyperlink{classIOdata}{IOdata}*) = (&
      \hyperlink{classUsbFTMLInterface_aa801e8875661d73b2afe25cb1fb94a94}{UsbFTMLInterface::write});
276   \hyperlink{classStatusCode}{StatusCode} (\hyperlink{classUsbFTMLInterface}{UsbFTMLInterface}::*read\_1)(\textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{long} int,\textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{long} int, 
      boost::python::list&) = (&\hyperlink{classUsbFTMLInterface_a9999929c6169c8b4ebe57b687b2dac28}{UsbFTMLInterface::read});
277   \hyperlink{classStatusCode}{StatusCode} (\hyperlink{classUsbFTMLInterface}{UsbFTMLInterface}::*read\_2)(\hyperlink{classIOdata}{IOdata}*) = (&
      \hyperlink{classUsbFTMLInterface_a9999929c6169c8b4ebe57b687b2dac28}{UsbFTMLInterface::read});
278 
279   class\_<UsbFTMLInterface, bases <Element> > (\textcolor{stringliteral}{"UsbFTMLInterface"})
280     .def(\textcolor{stringliteral}{"init"}           ,&\hyperlink{classUsbFTMLInterface_a7f7c96ece97e607b88425823a2923a43}{UsbFTMLInterface::init})
281     .def(\textcolor{stringliteral}{"setSerialNum"}   ,&\hyperlink{classUsbFTMLInterface_a53fda4d42c82362f61544ba7c05beb8a}{UsbFTMLInterface::setSerialNum})
282     .def(\textcolor{stringliteral}{"setDeviceDesc"}  ,&\hyperlink{classUsbFTMLInterface_a8be842aa510ff8f915a9ad31f11154a0}{UsbFTMLInterface::setDeviceDesc})
283     .def(\textcolor{stringliteral}{"serialNum"}      ,&\hyperlink{classUsbFTMLInterface_a6b005503472f0ff0357662555275cba4}{UsbFTMLInterface::serialNum})
284     .def(\textcolor{stringliteral}{"deviceDesc"}     ,&\hyperlink{classUsbFTMLInterface_ab541b4c57c1e7e947037acbfebc3fe3b}{UsbFTMLInterface::deviceDesc})
285     .def(\textcolor{stringliteral}{"setWordSize"}    ,&\hyperlink{classUsbFTMLInterface_a8f54e893ac36ae74bd4702ae649b79dd}{UsbFTMLInterface::setWordSize})
286     .def(\textcolor{stringliteral}{"wordSize"}       ,&\hyperlink{classUsbFTMLInterface_ac313f412cbda6222ef817cb46083e2b3}{UsbFTMLInterface::wordSize})
287     .def(\textcolor{stringliteral}{"close"}          ,&\hyperlink{classUsbFTMLInterface_a1eaa27bd62bc381f60aa837f70a70117}{UsbFTMLInterface::close})
288     .def(\textcolor{stringliteral}{"setLatencyTimer"},&\hyperlink{classUsbFTMLInterface_a3625ccc604bbf5e707b3f5d91bc8f1bb}{UsbFTMLInterface::setLatencyTimer})
289     .def(\textcolor{stringliteral}{"latencyTimer"}   ,&\hyperlink{classUsbFTMLInterface_ac94dcd155b2e060d5fe04ccfbbb4de8d}{UsbFTMLInterface::latencyTimer})
290     .def(\textcolor{stringliteral}{"setTimeOut"}     ,&\hyperlink{classUsbFTMLInterface_a93f8a5e14d22d36e29ffa367d60faca5}{UsbFTMLInterface::setTimeOut})
291     .def(\textcolor{stringliteral}{"txTimeOut"}      ,&\hyperlink{classUsbFTMLInterface_ad7e76fd952273faf094bf3475b2963da}{UsbFTMLInterface::txTimeOut})
292     .def(\textcolor{stringliteral}{"rxTimeOut"}      ,&\hyperlink{classUsbFTMLInterface_a106df14066462a38f7e4849c9d15828a}{UsbFTMLInterface::rxTimeOut})
293     .def(\textcolor{stringliteral}{"setBuffer"}      ,&\hyperlink{classUsbFTMLInterface_a0223b6508fe1ac8da3aee952da113b1a}{UsbFTMLInterface::setBuffer})
294     .def(\textcolor{stringliteral}{"txBuffer"}       ,&\hyperlink{classUsbFTMLInterface_ada338c9311fdb6d788a951f41cf9101f}{UsbFTMLInterface::txBuffer})
295     .def(\textcolor{stringliteral}{"rxBuffer"}       ,&\hyperlink{classUsbFTMLInterface_a41db8f21098bca8fb7a85ce1058ab10b}{UsbFTMLInterface::rxBuffer})
296     .def(\textcolor{stringliteral}{"resetMode"}         ,&\hyperlink{classUsbFTMLInterface_a91063d4374b617177c6b7a4022385dd1}{UsbFTMLInterface::resetMode})
297     .def(\textcolor{stringliteral}{"purgeBuffers"}      ,&\hyperlink{classUsbFTMLInterface_ad5c6964b2618149f33c258f896e9f113}{UsbFTMLInterface::purgeBuffers})
298     .def(\textcolor{stringliteral}{"setSynchronousMode"},&\hyperlink{classUsbFTMLInterface_a8aa032fbbaf9d0adbeea2d147d7c8a14}{UsbFTMLInterface::setSynchronousMode})
299     .def(\textcolor{stringliteral}{"write"}          ,write\_1)
300     .def(\textcolor{stringliteral}{"write"}          ,write\_2)
301     .def(\textcolor{stringliteral}{"read"}           ,read\_1)
302     .def(\textcolor{stringliteral}{"read"}           ,read\_2)
303     ;
304  
305   class\_<UsbMLSpiBus, bases <Element> >(\textcolor{stringliteral}{"UsbMLSpiBus"})
306     ;
307   
308   class\_<UsbMLI2cBus, bases <Element> >(\textcolor{stringliteral}{"UsbMLI2cBus"})
309     ;
310   
311   void (\hyperlink{classICPhaser}{ICPhaser}::*setPhasex2)(\textcolor{keywordtype}{unsigned} char, \textcolor{keywordtype}{unsigned} char) = (&
      \hyperlink{classICPhaser_a93d99f9980c4a85d0d5570e56ae5d1bb}{ICPhaser::setPhase});
312   void (\hyperlink{classICPhaser}{ICPhaser}::*setPhasex4)(\textcolor{keywordtype}{unsigned} char, \textcolor{keywordtype}{unsigned} char,
313                    \textcolor{keywordtype}{unsigned} char, \textcolor{keywordtype}{unsigned} char) = (&\hyperlink{classICPhaser_a93d99f9980c4a85d0d5570e56ae5d1bb}{ICPhaser::setPhase});
314 
315   class\_<ICPhaser, bases <Element> >(\textcolor{stringliteral}{"ICPhaser"})
316     .def(\textcolor{stringliteral}{"setPhase"},setPhasex2)
317     .def(\textcolor{stringliteral}{"setPhase"},setPhasex4)
318     .def(\textcolor{stringliteral}{"setAddress"},&\hyperlink{classICPhaser_aacedf2a891a7946818a38afdbb29b52a}{ICPhaser::setAddress})
319     .def(\textcolor{stringliteral}{"address"},&\hyperlink{classICPhaser_ac5cd0f3cb56324782ae8d360944a94fd}{ICPhaser::address})
320     .def(\textcolor{stringliteral}{"status"},&\hyperlink{classICPhaser_a8169d433a2789fdb1453d01f1c11517f}{ICPhaser::status})
321     .def(\textcolor{stringliteral}{"reset"},&\hyperlink{classICPhaser_aa20b5b71ef76a97b9ff9688cb360293c}{ICPhaser::reset})
322     .def(\textcolor{stringliteral}{"read"} ,&\hyperlink{classICPhaser_a79170c0639b8bcedd267a99a1857c9a7}{ICPhaser::read})
323     .def(\textcolor{stringliteral}{"write"},&\hyperlink{classICPhaser_a160d0f9b959c865fc3458857bb303dd0}{ICPhaser::write})
324     .def(\textcolor{stringliteral}{"regConfig"}  ,&\hyperlink{classICPhaser_ae22a3e794e85fbcafa154b4ba2d2e8d1}{ICPhaser::regConfig},
325      return\_value\_policy<reference\_existing\_object>())
326     .def(\textcolor{stringliteral}{"regStatus"}  ,&\hyperlink{classICPhaser_a075f0f88445142d07a02c21401a0e342}{ICPhaser::regStatus},
327      return\_value\_policy<reference\_existing\_object>())
328     ;
329 
330   \textcolor{comment}{//    class\_<TestUSB, bases<Processus> > ("TestUSB")}
331   \textcolor{comment}{//    ;  }
332 
333   class\_<TestSPI, bases<Processus> > (\textcolor{stringliteral}{"TestSPI"})
334     .def(\textcolor{stringliteral}{"setAddress"},     &\hyperlink{classTestSPI_aaf3401bdea3168f816a4df5a00694c0b}{TestSPI::setAddress})
335     .def(\textcolor{stringliteral}{"setSubAddress"},  &\hyperlink{classTestSPI_aef2329f6379983f05038752a1ca3f190}{TestSPI::setSubAddress}) 
336     ;  
337 
338   class\_<TestI2C, bases<Processus> > (\textcolor{stringliteral}{"TestI2C"})
339     .def(\textcolor{stringliteral}{"setAddress"},     &\hyperlink{classTestI2C_a55f7e0dde864dc0db6dc62d4f8d26c90}{TestI2C::setAddress})
340     .def(\textcolor{stringliteral}{"setSubAddress"},  &\hyperlink{classTestI2C_a25776d1fdac40d7285219337ef943b5d}{TestI2C::setSubAddress}) 
341     ;  
342 
343   class\_<Acquisition, bases<Processus> > (\textcolor{stringliteral}{"Acquisition"})
344     .def(\textcolor{stringliteral}{"setDepth"}  , &\hyperlink{classAcquisition_a303145d497f99da966fcfd95c00cd81e}{Acquisition::setDepth})
345     .def(\textcolor{stringliteral}{"setTrigger"}, &\hyperlink{classAcquisition_acdb167b43f3babb59a98698aa5c5066f}{Acquisition::setTrigger}) 
346     ;  
347 
348 \}
\end{DoxyCode}
