# UART (Universal Asynchronous Receiver-Transmitter) in Verilog

## ğŸ§© Description
This project implements a fully functional UART module in Verilog, complete with:
- Baud rate generator
- Transmitter (TX)
- Receiver (RX)
- FIFO buffering
- Full testbench verification

## ğŸ› ï¸ Features
- Parametrizable data bits and stop bits
- Baud rate control via configurable timer
- Testbenches for each module
- Waveform outputs for validation

## ğŸ“ Project Structure
```
uart-verilog/
â”œâ”€â”€ README.md
â”œâ”€â”€ LICENSE
â”œâ”€â”€ docs/
â”‚   â””â”€â”€ uart_diagram.png
|   â””â”€â”€ uart_rx_ASMD.png
|   â””â”€â”€ uart_tx_ASMD.png          
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ uart.v
â”‚   â”œâ”€â”€ uart_rx.v
â”‚   â”œâ”€â”€ uart_tx.v
â”‚   â”œâ”€â”€ baud_rate_gen.v        
â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ uart_tb.v
â”‚   â”œâ”€â”€ uart_rx_tb.v
â”‚   â”œâ”€â”€ uart_tx_tb.v
â”‚   â””â”€â”€ waveforms/
â”‚       â”œâ”€â”€ uart_rx_waveform.png
â”‚       â””â”€â”€ uart_tx_waveform.png
â”œâ”€â”€ sim/
â”‚   â””â”€â”€ (any simulation scripts or results)
```

