 Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure

 ![Screenshot 2023-12-18 215320](https://github.com/23014287rithik/Experiment--02-Implementation-of-combinational-logic-/assets/150985832/9e95272a-d185-4e06-8041-61b4a3a13f1a)


## Program:

![Screenshot 2023-12-18 215327](https://github.com/23014287rithik/Experiment--02-Implementation-of-combinational-logic-/assets/150985832/1fa428dc-a754-4933-9595-7523a7c3dd1f)

 
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: Rithik-V
RegisterNumber: 23014287
*/
## RTL realization

 ![Screenshot 2023-12-18 215349](https://github.com/23014287rithik/Experiment--02-Implementation-of-combinational-logic-/assets/150985832/90a5a25c-522f-45fb-92da-8372eeeb25eb)


Truth table

![Screenshot 2023-12-18 215400](https://github.com/23014287rithik/Experiment--02-Implementation-of-combinational-logic-/assets/150985832/f0d25375-1e3f-4b8d-9774-b4461a17b2f8)

## Output:

## Timing Diagram

![Screenshot 2023-12-18 215409](https://github.com/23014287rithik/Experiment--02-Implementation-of-combinational-logic-/assets/150985832/b5d32591-ac80-4e69-9f3d-3a849b894a90)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
