2023-01-06 02:12:15.277248: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  AVX2 AVX512F AVX512_VNNI FMA
To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.
2023-01-06 02:12:15.367842: I tensorflow/core/util/port.cc:104] oneDNN custom operations are on. You may see slightly different numerical results due to floating-point round-off errors from different computation orders. To turn them off, set the environment variable `TF_ENABLE_ONEDNN_OPTS=0`.
2023-01-06 02:12:15.370837: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudart.so.11.0'; dlerror: libcudart.so.11.0: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: /home/gta_local/intel/oneapi/tbb/2021.8.0/env/../lib/intel64/gcc4.8:/home/gta_local/intel/oneapi/mkl/2023.0.0/lib/intel64:/home/gta/tool_chain/20221130/linux_prod/compiler/linux/lib:/home/gta/tool_chain/20221130/linux_prod/compiler/linux/lib/x64:/home/gta/tool_chain/20221130/linux_prod/compiler/linux/lib/oclfpga/host/linux64/lib:/home/gta/tool_chain/20221130/linux_prod/compiler/linux/compiler/lib/intel64_lin:/opt/intel/oneapi/compiler/latest/linux/lib:/opt/intel/oneapi/compiler/latest/linux/compiler/lib/intel64_lin
2023-01-06 02:12:15.370850: I tensorflow/compiler/xla/stream_executor/cuda/cudart_stub.cc:29] Ignore above cudart dlerror if you do not have a GPU set up on your machine.
2023-01-06 02:12:15.863293: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libnvinfer.so.7'; dlerror: libnvinfer.so.7: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: /home/gta_local/intel/oneapi/tbb/2021.8.0/env/../lib/intel64/gcc4.8:/home/gta_local/intel/oneapi/mkl/2023.0.0/lib/intel64:/home/gta/tool_chain/20221130/linux_prod/compiler/linux/lib:/home/gta/tool_chain/20221130/linux_prod/compiler/linux/lib/x64:/home/gta/tool_chain/20221130/linux_prod/compiler/linux/lib/oclfpga/host/linux64/lib:/home/gta/tool_chain/20221130/linux_prod/compiler/linux/compiler/lib/intel64_lin:/opt/intel/oneapi/compiler/latest/linux/lib:/opt/intel/oneapi/compiler/latest/linux/compiler/lib/intel64_lin
2023-01-06 02:12:15.863350: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libnvinfer_plugin.so.7'; dlerror: libnvinfer_plugin.so.7: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: /home/gta_local/intel/oneapi/tbb/2021.8.0/env/../lib/intel64/gcc4.8:/home/gta_local/intel/oneapi/mkl/2023.0.0/lib/intel64:/home/gta/tool_chain/20221130/linux_prod/compiler/linux/lib:/home/gta/tool_chain/20221130/linux_prod/compiler/linux/lib/x64:/home/gta/tool_chain/20221130/linux_prod/compiler/linux/lib/oclfpga/host/linux64/lib:/home/gta/tool_chain/20221130/linux_prod/compiler/linux/compiler/lib/intel64_lin:/opt/intel/oneapi/compiler/latest/linux/lib:/opt/intel/oneapi/compiler/latest/linux/compiler/lib/intel64_lin
2023-01-06 02:12:15.863354: W tensorflow/compiler/tf2tensorrt/utils/py_utils.cc:38] TF-TRT Warning: Cannot dlopen some TensorRT libraries. If you would like to use Nvidia GPU with TensorRT, please make sure the missing libraries mentioned above are installed properly.
MESA: warning: Driver does not support the 0x20a PCI ID.
2023-01-06 02:12:16.378682: I ./itex/core/graph/remapper/fusion.h:150] Register fusion sigmoid-with-mul with Mul
2023-01-06 02:12:16.378707: I ./itex/core/graph/remapper/fusion.h:150] Register fusion sigmoid-alpha-with-mul with Mul
2023-01-06 02:12:16.378712: I ./itex/core/graph/remapper/fusion.h:150] Register fusion Mish with Mul
2023-01-06 02:12:16.378717: I ./itex/core/graph/remapper/fusion.h:150] Register fusion batchmatmulv2-with-mul-addv2 with AddV2
2023-01-06 02:12:16.378724: I ./itex/core/graph/remapper/fusion.h:150] Register fusion cast-bf16fusedmatmul-cast with Cast
2023-01-06 02:12:16.378729: I ./itex/core/graph/remapper/fusion.h:150] Register fusion cast-bf16fusedmatmul-cast with Cast
2023-01-06 02:12:16.378733: I ./itex/core/graph/remapper/fusion.h:150] Register fusion cast-bf16matmul-cast with Cast
2023-01-06 02:12:16.378739: I ./itex/core/graph/remapper/fusion.h:150] Register fusion contraction_with_mish with Mish
2023-01-06 02:12:16.378746: I ./itex/core/graph/remapper/fusion.h:150] Register fusion pad-with-conv_backprop_filter with Conv2DBackpropFilter
2023-01-06 02:12:16.378749: I ./itex/core/graph/remapper/fusion.h:150] Register fusion pad-with-conv_backprop_filter with _ITEXConv2DBackpropFilterWithBias
2023-01-06 02:12:16.378752: I ./itex/core/graph/remapper/fusion.h:150] Register fusion pad-with-conv_backprop_filter with Conv3DBackpropFilter
2023-01-06 02:12:16.378755: I ./itex/core/graph/remapper/fusion.h:150] Register fusion pad-with-conv_backprop_filter with Conv3DBackpropFilterV2
2023-01-06 02:12:16.378757: I ./itex/core/graph/remapper/fusion.h:150] Register fusion pad-with-conv_backprop_filter with _ITEXConv3DBackpropFilterWithBias
2023-01-06 02:12:16.378797: I ./itex/core/graph/remapper/fusion.h:150] Register fusion gru with AddV2
2023-01-06 02:12:16.378858: I ./itex/core/graph/remapper/fusion.h:150] Register fusion augru with AddV2
2023-01-06 02:12:16.385805: I ./itex/core/graph/remapper/fusion.h:150] Register fusion instancenorm with AddV2
2023-01-06 02:12:16.392565: I ./itex/core/graph/remapper/fusion.h:150] Register fusion InstanceNorm+LeakyRelu with LeakyRelu
2023-01-06 02:12:16.399270: I ./itex/core/graph/remapper/fusion.h:150] Register fusion InstanceNorm+Relu with Relu
2023-01-06 02:12:16.399283: I ./itex/core/graph/remapper/fusion.h:150] Register fusion layernorm with AddV2
2023-01-06 02:12:16.399295: I ./itex/core/graph/remapper/fusion.h:150] Register fusion layernorm-for-TransformerLT with AddV2
2023-01-06 02:12:16.399306: I ./itex/core/graph/remapper/fusion.h:150] Register fusion pad-conv3d with Conv3D
2023-01-06 02:12:16.399314: I ./itex/core/graph/remapper/fusion.h:150] Register fusion pad-conv3d-with-cast with Conv3D
2023-01-06 02:12:16.399327: I ./itex/core/graph/remapper/fusion.h:150] Register fusion resize-nearest-neighbor with ConcatV2
2023-01-06 02:12:16.399339: I ./itex/core/graph/remapper/fusion.h:150] Register fusion resize-nearest-neighbor-grad with ConcatV2
2023-01-06 02:12:16.399344: I ./itex/core/graph/remapper/fusion.h:150] Register fusion resize-nearest-neighbor-grad-v2 with ConcatV2
2023-01-06 02:12:16.399353: I ./itex/core/graph/remapper/fusion.h:150] Register fusion squeeze-resize-nearest-neighbor-grad with ResizeNearestNeighborGrad
2023-01-06 02:12:16.399360: I ./itex/core/graph/remapper/fusion.h:150] Register fusion rmsprop-compute-rms with AddV2
2023-01-06 02:12:16.399367: I ./itex/core/graph/remapper/fusion.h:150] Register fusion rmsprop-var-update with Sub
2023-01-06 02:12:16.410775: I itex/core/graph/xpu_graph.cc:57] ITEX config onednn_graph is OFF.
2023-01-06 02:12:16.410786: I itex/core/graph/xpu_graph.cc:57] ITEX config remapper is ON.
2023-01-06 02:12:16.410789: I itex/core/graph/xpu_graph.cc:57] ITEX config layout_opt is ON.
2023-01-06 02:12:16.410792: I itex/core/graph/xpu_graph.cc:57] ITEX config auto_mixed_precision is OFF.
2023-01-06 02:12:16.410794: I itex/core/graph/xpu_graph.cc:57] ITEX config tile_as_device is ON.
2023-01-06 02:12:16.410798: I itex/core/graph/xpu_graph.cc:57] ITEX config cache_onednn_object is ON.
2023-01-06 02:12:16.410801: I itex/core/graph/xpu_graph.cc:57] ITEX config _onednn_graph_all_type is OFF.
2023-01-06 02:12:16.410803: I itex/core/graph/xpu_graph.cc:57] ITEX config _onednn_graph_compiler_backend is OFF.
2023-01-06 02:12:16.410806: I itex/core/graph/xpu_graph.cc:57] ITEX config _onednn_graph_dnnl_backend is ON.
2023-01-06 02:12:16.410838: I itex/core/utils/op_kernel.cc:684] Register the NoOp of NoOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.410863: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedMatMulWithBiasAndRelu of OneDnnQuantizedMatMulReluOp <GPUDevice, quint8, qint8, float, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.410887: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedMatMulWithBias of OneDnnQuantizedMatMulOp <GPUDevice, quint8, qint8, float, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.410904: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedMatMulWithBias of OneDnnQuantizedMatMulOp <GPUDevice, quint8, qint8, qint32, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.410917: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedMatMulWithBiasAndReluAndRequantize of OneDnnQuantizedMatMulReluOp <GPUDevice, quint8, qint8, float, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.410931: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedMatMulWithBiasAndReluAndRequantize of OneDnnQuantizedMatMulReluOp <GPUDevice, quint8, qint8, qint32, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.410945: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedMatMulWithBiasAndRequantize of OneDnnQuantizedMatMulOp <GPUDevice, quint8, qint8, float, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.410957: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedMatMulWithBiasAndRequantize of OneDnnQuantizedMatMulOp <GPUDevice, quint8, qint8, qint32, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.410969: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedMatMulWithBiasAndDequantize of OneDnnQuantizedMatMulOp <GPUDevice, quint8, qint8, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.410983: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedMatMulWithBiasAndDequantize of OneDnnQuantizedMatMulOp <GPUDevice, quint8, qint8, qint32, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411001: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedMatMulWithBiasAndDequantize of OneDnnQuantizedMatMulOp <GPUDevice, quint8, qint8, float, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411012: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedMatMulWithBiasAndDequantize of OneDnnQuantizedMatMulOp <GPUDevice, quint8, qint8, qint32, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411025: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMul of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, float, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411037: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMul of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, float, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411051: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMul of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, Eigen::bfloat16, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411064: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMul of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, Eigen::bfloat16, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411078: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMul of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, Eigen::half, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411090: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMul of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, Eigen::half, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411102: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMul of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, qint32, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411120: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMul of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, qint32, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411132: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMul of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, quint8, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411144: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMul of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, quint8, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411155: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMul of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, qint8, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411166: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMul of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, qint8, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411178: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411189: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411200: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, Eigen::bfloat16, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411211: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, Eigen::bfloat16, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411225: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, Eigen::half, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411236: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, Eigen::half, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411248: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, qint32, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411258: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, qint32, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411268: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, quint8, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411279: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, quint8, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411291: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, qint8, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411301: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, qint8, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411312: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, float, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411322: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, float, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411333: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, Eigen::bfloat16, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411343: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, Eigen::bfloat16, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411354: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, Eigen::half, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411365: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, Eigen::half, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411376: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, qint32, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411386: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, qint32, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411396: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, quint8, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411407: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, quint8, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411418: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, qint8, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411428: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, qint8, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411439: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, float, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411450: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, float, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411461: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, Eigen::bfloat16, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411471: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, Eigen::bfloat16, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411481: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, Eigen::half, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411492: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, Eigen::half, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411504: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, qint32, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411513: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, qint32, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411524: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, quint8, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411535: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, quint8, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411545: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, qint8, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411556: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndDequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, qint8, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411566: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndRequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, float, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411581: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndRequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, float, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411594: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndRequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, Eigen::bfloat16, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411606: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndRequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, Eigen::bfloat16, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411618: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndRequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, Eigen::half, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411631: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndRequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, Eigen::half, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411644: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndRequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, qint32, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411656: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndRequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, qint32, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411669: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndRequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, quint8, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411683: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndRequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, quint8, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411695: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndRequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, qint8, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411709: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndRequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, qint8, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411722: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndRequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, float, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411735: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndRequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, float, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411748: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndRequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, Eigen::bfloat16, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411761: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndRequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, Eigen::bfloat16, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411773: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndRequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, Eigen::half, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411785: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndRequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, Eigen::half, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411797: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndRequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, qint32, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411809: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndRequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, qint32, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411822: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndRequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, quint8, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411834: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndRequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, quint8, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411849: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndRequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, qint8, qint8, qint8, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411861: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedMatMulAndRequantize of OneDnnQuantizedFusedMatMulOp <GPUDevice, quint8, qint8, qint8, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411877: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnGraph of OneDnnGraphWithLayoutOp<GPUDevice> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411883: I itex/core/utils/op_kernel.cc:684] Register the OneDnnGraph of OneDnnGraphOp<GPUDevice> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411889: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnAddN of OneDnnAddNOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411896: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnAddN of OneDnnAddNOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411903: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnAddN of OneDnnAddNOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411915: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnBatchMatMulV2 of OneDnnBatchMatMulV2Op<GPUDevice, Eigen::half, Eigen::half, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411924: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedBatchMatMulV2 of OneDnnBatchMatMulV2Op<GPUDevice, Eigen::half, Eigen::half, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411932: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnBatchMatMulV2 of OneDnnBatchMatMulV2Op<GPUDevice, float, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411939: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedBatchMatMulV2 of OneDnnBatchMatMulV2Op<GPUDevice, float, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411948: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnBatchMatMulV2 of OneDnnBatchMatMulV2Op<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411955: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedBatchMatMulV2 of OneDnnBatchMatMulV2Op<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411962: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedBatchMatMulV2AndDequantize of OneDnnQuantizedBatchMatMulV2Op <GPUDevice, qint8, qint8, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411975: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedBatchMatMulV2AndDequantize of OneDnnQuantizedBatchMatMulV2Op <GPUDevice, qint8, qint8, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411986: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedBatchMatMulV2AndDequantize of OneDnnQuantizedBatchMatMulV2Op <GPUDevice, qint8, qint8, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.411996: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedBatchMatMulV2AndDequantize of OneDnnQuantizedBatchMatMulV2Op <GPUDevice, qint8, qint8, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412006: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedBatchMatMulV2AndDequantize of OneDnnQuantizedBatchMatMulV2Op <GPUDevice, qint8, qint8, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412016: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedFusedBatchMatMulV2AndDequantize of OneDnnQuantizedBatchMatMulV2Op <GPUDevice, qint8, qint8, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412030: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnCast of OneDnnCastOp<GPUDevice, float, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412041: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnCast of OneDnnCastOp<GPUDevice, float, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412048: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnCast of OneDnnCastOp<GPUDevice, Eigen::bfloat16, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412055: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnCast of OneDnnCastOp<GPUDevice, Eigen::bfloat16, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412063: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnCast of OneDnnCastOp<GPUDevice, Eigen::half, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412070: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnCast of OneDnnCastOp<GPUDevice, Eigen::half, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412081: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConcat of OneDnnConcatOp<GPUDevice, Eigen::half, NAME_IS_CONCAT_DIM> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412090: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConcat of OneDnnConcatOp<GPUDevice, float, NAME_IS_CONCAT_DIM> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412097: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConcat of OneDnnConcatOp<GPUDevice, Eigen::bfloat16, NAME_IS_CONCAT_DIM> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412104: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConcatV2 of OneDnnConcatOp<GPUDevice, Eigen::half, NAME_IS_AXIS> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412112: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConcatV2 of OneDnnConcatOp<GPUDevice, float, NAME_IS_AXIS> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412118: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConcatV2 of OneDnnConcatOp<GPUDevice, Eigen::bfloat16, NAME_IS_AXIS> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412125: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConcatV2 of OneDnnConcatOp<GPUDevice, quint8, NAME_IS_AXIS> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412134: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConcatV2 of OneDnnConcatOp<GPUDevice, qint8, NAME_IS_AXIS> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412146: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv2DBackpropFilter of OneDnnConvBackpropFilterOp<GPUDevice, Eigen::bfloat16, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412155: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv3DBackpropFilterV2 of OneDnnConvBackpropFilterOp<GPUDevice, Eigen::bfloat16, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412163: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnDepthwiseConv2dNativeBackpropFilter of OneDnnConvBackpropFilterOp<GPUDevice, Eigen::bfloat16, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412170: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv2DBackpropFilter of OneDnnConvBackpropFilterOp<GPUDevice, float, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412179: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv3DBackpropFilterV2 of OneDnnConvBackpropFilterOp<GPUDevice, float, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412186: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnDepthwiseConv2dNativeBackpropFilter of OneDnnConvBackpropFilterOp<GPUDevice, float, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412194: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv2DBackpropFilterWithBias of OneDnnConvBackpropFilterOp<GPUDevice, Eigen::bfloat16, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412202: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv3DBackpropFilterWithBias of OneDnnConvBackpropFilterOp<GPUDevice, Eigen::bfloat16, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412209: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv2DBackpropFilterWithBias of OneDnnConvBackpropFilterOp<GPUDevice, float, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412217: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv3DBackpropFilterWithBias of OneDnnConvBackpropFilterOp<GPUDevice, float, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412228: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv2DBackpropInput of OneDnnConvBackpropInputOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412235: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv3DBackpropInputV2 of OneDnnConvBackpropInputOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412247: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv2DBackpropInputWithSlice of OneDnnConvBackpropInputOp<GPUDevice, Eigen::half, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412255: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv3DBackpropInputV2WithSlice of OneDnnConvBackpropInputOp<GPUDevice, Eigen::half, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412264: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnDepthwiseConv2dNativeBackpropInput of OneDnnConvBackpropInputOp<GPUDevice, Eigen::half, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412272: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv2DBackpropInput of OneDnnConvBackpropInputOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412279: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv3DBackpropInputV2 of OneDnnConvBackpropInputOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412288: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv2DBackpropInputWithSlice of OneDnnConvBackpropInputOp<GPUDevice, Eigen::bfloat16, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412296: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv3DBackpropInputV2WithSlice of OneDnnConvBackpropInputOp<GPUDevice, Eigen::bfloat16, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412306: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnDepthwiseConv2dNativeBackpropInput of OneDnnConvBackpropInputOp<GPUDevice, Eigen::bfloat16, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412313: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv2DBackpropInput of OneDnnConvBackpropInputOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412320: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv3DBackpropInputV2 of OneDnnConvBackpropInputOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412329: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv2DBackpropInputWithSlice of OneDnnConvBackpropInputOp<GPUDevice, float, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412337: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv3DBackpropInputV2WithSlice of OneDnnConvBackpropInputOp<GPUDevice, float, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412345: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnDepthwiseConv2dNativeBackpropInput of OneDnnConvBackpropInputOp<GPUDevice, float, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412357: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv2D of OneDnnConvOp<GPUDevice, Eigen::half, Eigen::half, Eigen::half, Eigen::half, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412363: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedConv2D of OneDnnFusedConvOp<GPUDevice, Eigen::half, Eigen::half, Eigen::half, Eigen::half, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412375: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnPadWithConv2D of OneDnnConvOp<GPUDevice, Eigen::half, Eigen::half, Eigen::half, Eigen::half, Eigen::half, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412384: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnPadWithFusedConv2D of OneDnnFusedConvOp<GPUDevice, Eigen::half, Eigen::half, Eigen::half, Eigen::half, Eigen::half, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412393: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv3D of OneDnnConvOp<GPUDevice, Eigen::half, Eigen::half, Eigen::half, Eigen::half, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412399: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedConv3D of OneDnnFusedConvOp<GPUDevice, Eigen::half, Eigen::half, Eigen::half, Eigen::half, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412407: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnPadWithConv3D of OneDnnConvOp<GPUDevice, Eigen::half, Eigen::half, Eigen::half, Eigen::half, Eigen::half, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412415: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnPadWithFusedConv3D of OneDnnFusedConvOp<GPUDevice, Eigen::half, Eigen::half, Eigen::half, Eigen::half, Eigen::half, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412427: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnDepthwiseConv2dNative of OneDnnConvOp<GPUDevice, Eigen::half, Eigen::half, Eigen::half, Eigen::half, Eigen::half, false, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412435: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedDepthwiseConv2dNative of OneDnnFusedConvOp<GPUDevice, Eigen::half, Eigen::half, Eigen::half, Eigen::half, Eigen::half, false, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412442: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv2D of OneDnnConvOp<GPUDevice, float, float, float, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412448: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedConv2D of OneDnnFusedConvOp<GPUDevice, float, float, float, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412457: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnPadWithConv2D of OneDnnConvOp<GPUDevice, float, float, float, float, float, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412465: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnPadWithFusedConv2D of OneDnnFusedConvOp<GPUDevice, float, float, float, float, float, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412473: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv3D of OneDnnConvOp<GPUDevice, float, float, float, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412480: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedConv3D of OneDnnFusedConvOp<GPUDevice, float, float, float, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412486: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnPadWithConv3D of OneDnnConvOp<GPUDevice, float, float, float, float, float, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412495: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnPadWithFusedConv3D of OneDnnFusedConvOp<GPUDevice, float, float, float, float, float, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412503: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnDepthwiseConv2dNative of OneDnnConvOp<GPUDevice, float, float, float, float, float, false, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412509: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedDepthwiseConv2dNative of OneDnnFusedConvOp<GPUDevice, float, float, float, float, float, false, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412517: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv2D of OneDnnConvOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412524: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedConv2D of OneDnnFusedConvOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412531: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnPadWithConv2D of OneDnnConvOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412539: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnPadWithFusedConv2D of OneDnnFusedConvOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412547: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnConv3D of OneDnnConvOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412553: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedConv3D of OneDnnFusedConvOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412561: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnPadWithConv3D of OneDnnConvOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412569: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnPadWithFusedConv3D of OneDnnFusedConvOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412577: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnDepthwiseConv2dNative of OneDnnConvOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, false, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412584: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedDepthwiseConv2dNative of OneDnnFusedConvOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, false, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412594: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2D of OneDnnQuantizedConvOp<GPUDevice, quint8, float, qint32, qint32, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412608: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2D of OneDnnQuantizedConvOp<GPUDevice, qint8, float, qint32, qint32, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412618: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DAndRequantize of OneDnnQuantizedConvOp<GPUDevice, quint8, float, qint8, qint8, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412631: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DAndRequantize of OneDnnQuantizedConvOp<GPUDevice, qint8, float, qint8, qint8, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412643: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithBias of OneDnnQuantizedConvOp<GPUDevice, quint8, float, qint32, qint32, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412655: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithBias of OneDnnQuantizedConvOp<GPUDevice, qint8, float, qint32, qint32, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412665: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithBiasAndRequantize of OneDnnQuantizedConvOp<GPUDevice, quint8, float, qint8, qint8, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412679: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithBiasAndRequantize of OneDnnQuantizedConvOp<GPUDevice, quint8, qint32, qint8, qint8, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412692: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithBiasAndRequantize of OneDnnQuantizedConvOp<GPUDevice, qint8, float, qint8, qint8, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412704: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithBiasAndRequantize of OneDnnQuantizedConvOp<GPUDevice, qint8, qint32, qint8, qint8, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412715: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithBiasAndRelu of OneDnnQuantizedConvReluOp<GPUDevice, quint8, float, qint32, qint32, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412726: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithBiasAndRelu of OneDnnQuantizedConvReluOp<GPUDevice, qint8, float, qint32, qint32, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412736: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithBiasAndReluAndRequantize of OneDnnQuantizedConvReluOp<GPUDevice, quint8, float, quint8, quint8, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412750: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithBiasAndReluAndRequantize of OneDnnQuantizedConvReluOp<GPUDevice, quint8, qint32, quint8, quint8, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412762: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithBiasAndReluAndRequantize of OneDnnQuantizedConvReluOp<GPUDevice, qint8, float, quint8, quint8, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412775: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithBiasAndReluAndRequantize of OneDnnQuantizedConvOp<GPUDevice, qint8, qint32, quint8, quint8, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412787: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithBiasSumAndRelu of OneDnnQuantizedConvSumReluOp<GPUDevice, quint8, float, qint32, qint32, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412798: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithBiasSumAndReluAndRequantize of OneDnnQuantizedConvSumReluOp<GPUDevice, quint8, float, quint8, quint8, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412813: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithBiasSumAndReluAndRequantize of OneDnnQuantizedConvSumReluOp<GPUDevice, quint8, qint32, quint8, quint8, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412827: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithBiasSignedSumAndReluAndRequantize of OneDnnQuantizedConvSumReluOp<GPUDevice, quint8, float, quint8, qint8, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412842: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithBiasSignedSumAndReluAndRequantize of OneDnnQuantizedConvSumReluOp<GPUDevice, quint8, qint32, quint8, qint8, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412856: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizeV2WithQuantizedConv2D of OneDnnQuantizeV2WithQuantizedConv2DOp<GPUDevice, float, float, quint8, quint8, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412868: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizeV2WithQuantizedConv2D of OneDnnQuantizeV2WithQuantizedConv2DOp<GPUDevice, float, qint32, quint8, quint8, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412881: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithDequantize of OneDnnQuantizedConv2DWithDequantizeOp<GPUDevice, qint8, float, float, qint8, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412894: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithDequantize of OneDnnQuantizedConv2DWithDequantizeOp<GPUDevice, quint8, float, float, qint8, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412907: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithDequantize of OneDnnQuantizedConv2DWithDequantizeOp<GPUDevice, qint8, qint32, float, qint8, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412919: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithDequantize of OneDnnQuantizedConv2DWithDequantizeOp<GPUDevice, quint8, qint32, float, qint8, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412931: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithCast of OneDnnQuantizedConv2DWithDequantizeOp<GPUDevice, qint8, float, Eigen::half, qint8, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412944: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithCast of OneDnnQuantizedConv2DWithDequantizeOp<GPUDevice, quint8, float, Eigen::half, qint8, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412957: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithCast of OneDnnQuantizedConv2DWithDequantizeOp<GPUDevice, qint8, qint32, Eigen::half, qint8, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412968: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedConv2DWithCast of OneDnnQuantizedConv2DWithDequantizeOp<GPUDevice, quint8, qint32, Eigen::half, qint8, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412984: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnDequantize of OneDnnDequantizeOp<GPUDevice, ::itex::qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.412992: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnDequantize of OneDnnDequantizeOp<GPUDevice, ::itex::quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413008: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedDequantizeWithReshape of OneDnnDequantizeReshapeOp<GPUDevice, ::itex::qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413016: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedDequantizeWithReshape of OneDnnDequantizeReshapeOp<GPUDevice, ::itex::quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413023: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnRelu of OneDnnReluOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413030: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnRelu of OneDnnReluOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413037: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnRelu of OneDnnReluOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413045: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnReluGrad of OneDnnReluGradOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413052: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnReluGrad of OneDnnReluGradOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413059: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnLeakyRelu of OneDnnLeakyReluOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413069: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnLeakyRelu of OneDnnLeakyReluOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413076: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnLeakyRelu of OneDnnLeakyReluOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413082: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnLeakyReluGrad of OneDnnLeakyReluGradOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413090: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnLeakyReluGrad of OneDnnLeakyReluGradOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413097: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnGelu of OneDnnGeluOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413104: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnGelu of OneDnnGeluOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413110: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnGelu of OneDnnGeluOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413118: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnGeluGrad of OneDnnGeluGradOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413125: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnGeluGrad of OneDnnGeluGradOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413131: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnMish of OneDnnMishOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413138: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnMish of OneDnnMishOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413145: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnMish of OneDnnMishOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413150: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnSwish of OneDnnSwishOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413156: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnSwish of OneDnnSwishOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413163: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnSwish of OneDnnSwishOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413170: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnSwishGrad of OneDnnSwishGradOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413177: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnSwishGrad of OneDnnSwishGradOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413191: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedBatchNorm of OneDnnFusedBatchNormOp<GPUDevice, float, float, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413200: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedBatchNormV2 of OneDnnFusedBatchNormOp<GPUDevice, float, float, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413211: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedBatchNormV3 of OneDnnFusedBatchNormOp<GPUDevice, float, float, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413221: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedBatchNormEx of OneDnnFusedBatchNormOp<GPUDevice, float, float, true, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413231: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedBatchNorm of OneDnnFusedBatchNormOp<GPUDevice, Eigen::bfloat16, float, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413240: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedBatchNormV2 of OneDnnFusedBatchNormOp<GPUDevice, Eigen::bfloat16, float, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413249: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedBatchNormV3 of OneDnnFusedBatchNormOp<GPUDevice, Eigen::bfloat16, float, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413259: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedBatchNormEx of OneDnnFusedBatchNormOp<GPUDevice, Eigen::bfloat16, float, true, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413268: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedBatchNorm of OneDnnFusedBatchNormOp<GPUDevice, Eigen::half, float, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413277: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedBatchNormV2 of OneDnnFusedBatchNormOp<GPUDevice, Eigen::half, float, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413286: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedBatchNormV3 of OneDnnFusedBatchNormOp<GPUDevice, Eigen::half, float, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413296: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedBatchNormEx of OneDnnFusedBatchNormOp<GPUDevice, Eigen::half, float, true, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413306: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedBatchNormGrad of OneDnnFusedBatchNormGradOp<GPUDevice, float, float, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413315: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedBatchNormGradV2 of OneDnnFusedBatchNormGradOp<GPUDevice, float, float, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413326: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedBatchNormGradV3 of OneDnnFusedBatchNormGradOp<GPUDevice, float, float, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413336: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedBatchNormExGrad of OneDnnFusedBatchNormGradOp<GPUDevice, float, float, true, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413347: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedBatchNormGrad of OneDnnFusedBatchNormGradOp<GPUDevice, Eigen::bfloat16, float, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413356: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedBatchNormGradV2 of OneDnnFusedBatchNormGradOp<GPUDevice, Eigen::bfloat16, float, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413367: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedBatchNormGradV3 of OneDnnFusedBatchNormGradOp<GPUDevice, Eigen::bfloat16, float, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413378: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedBatchNormExGrad of OneDnnFusedBatchNormGradOp<GPUDevice, Eigen::bfloat16, float, true, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413392: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnIdentity of OneDnnIdentityOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413399: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnIdentity of OneDnnIdentityOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413405: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnIdentity of OneDnnIdentityOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413411: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnInstanceNorm of OneDnnInstanceNormOp<GPUDevice, float, float, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413419: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedInstanceNorm of OneDnnInstanceNormOp<GPUDevice, float, float, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413428: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnInstanceNorm of OneDnnInstanceNormOp<GPUDevice, Eigen::bfloat16, float, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413436: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedInstanceNorm of OneDnnInstanceNormOp<GPUDevice, Eigen::bfloat16, float, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413444: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnInstanceNorm of OneDnnInstanceNormOp<GPUDevice, Eigen::half, float, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413451: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedInstanceNorm of OneDnnInstanceNormOp<GPUDevice, Eigen::half, float, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413463: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnLayerNorm of OneDnnLayerNormOp<GPUDevice, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413472: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnLayerNorm of OneDnnLayerNormOp<GPUDevice, Eigen::bfloat16, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413481: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnLayerNorm of OneDnnLayerNormOp<GPUDevice, Eigen::half, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413489: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnLayerNormGrad of OneDnnLayerNormGradOp<GPUDevice, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413500: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnLayerNormGrad of OneDnnLayerNormGradOp<GPUDevice, Eigen::bfloat16, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413509: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnMklLayerNorm of OneDnnLayerNormOp<GPUDevice, float, float, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413516: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnMklLayerNorm of OneDnnLayerNormOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413524: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnMklLayerNorm of OneDnnLayerNormOp<GPUDevice, Eigen::half, Eigen::half, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413534: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnMatMul of OneDnnMatMulOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413541: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedMatMul of OneDnnMatMulOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413548: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnMatMul of OneDnnMatMulOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413556: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedMatMul of OneDnnMatMulOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413563: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnMatMul of OneDnnMatMulOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413569: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedMatMul of OneDnnMatMulOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413577: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedMatMulGrad of OneDnnFusedMatMulGradOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413584: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnFusedMatMulGrad of OneDnnFusedMatMulGradOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413594: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnToTf of OneDnnToTfOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413602: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnToTf of OneDnnToTfOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413608: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnToTf of OneDnnToTfOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413615: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnToTf of OneDnnToTfOp<GPUDevice, ::itex::qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413621: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnToTf of OneDnnToTfOp<GPUDevice, ::itex::quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413628: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnToTf of OneDnnToTfOp<GPUDevice, ::itex::qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413635: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnMaxPool of OneDnnPoolOp<GPUDevice, Eigen::half, dnnl::algorithm::pooling_max> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413642: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnMaxPool3D of OneDnnPoolOp<GPUDevice, Eigen::half, dnnl::algorithm::pooling_max> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413650: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnMaxPool of OneDnnPoolOp<GPUDevice, float, dnnl::algorithm::pooling_max> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413656: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnMaxPool3D of OneDnnPoolOp<GPUDevice, float, dnnl::algorithm::pooling_max> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413663: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnMaxPool of OneDnnPoolOp<GPUDevice, Eigen::bfloat16, dnnl::algorithm::pooling_max> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413669: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnMaxPool3D of OneDnnPoolOp<GPUDevice, Eigen::bfloat16, dnnl::algorithm::pooling_max> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413678: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnMaxPoolGrad of OneDnnPoolGradOp<GPUDevice, Eigen::bfloat16, dnnl::algorithm::pooling_max> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413685: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnMaxPool3DGrad of OneDnnPoolGradOp<GPUDevice, Eigen::bfloat16, dnnl::algorithm::pooling_max> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413695: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnMaxPoolGrad of OneDnnPoolGradOp<GPUDevice, float, dnnl::algorithm::pooling_max> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413702: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnMaxPool3DGrad of OneDnnPoolGradOp<GPUDevice, float, dnnl::algorithm::pooling_max> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413709: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnAvgPool of OneDnnPoolOp<GPUDevice, Eigen::half, dnnl::algorithm::pooling_avg> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413716: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnAvgPool3D of OneDnnPoolOp<GPUDevice, Eigen::half, dnnl::algorithm::pooling_avg> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413724: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnAvgPool of OneDnnPoolOp<GPUDevice, float, dnnl::algorithm::pooling_avg> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413730: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnAvgPool3D of OneDnnPoolOp<GPUDevice, float, dnnl::algorithm::pooling_avg> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413737: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnAvgPool of OneDnnPoolOp<GPUDevice, Eigen::bfloat16, dnnl::algorithm::pooling_avg> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413744: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnAvgPool3D of OneDnnPoolOp<GPUDevice, Eigen::bfloat16, dnnl::algorithm::pooling_avg> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413752: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedAvgPool of OneDnnPoolOp<GPUDevice, ::itex::qint8, dnnl::algorithm::pooling_avg> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413761: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedAvgPool of OneDnnPoolOp<GPUDevice, ::itex::quint8, dnnl::algorithm::pooling_avg> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413772: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnAvgPoolGrad of OneDnnPoolGradOp<GPUDevice, Eigen::bfloat16, dnnl::algorithm::pooling_avg> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413779: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnAvgPool3DGrad of OneDnnPoolGradOp<GPUDevice, Eigen::bfloat16, dnnl::algorithm::pooling_avg> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413788: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnAvgPoolGrad of OneDnnPoolGradOp<GPUDevice, float, dnnl::algorithm::pooling_avg> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413795: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnAvgPool3DGrad of OneDnnPoolGradOp<GPUDevice, float, dnnl::algorithm::pooling_avg> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413806: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizeV2 of OneDnnQuantizeV2Op<GPUDevice, qint8, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413816: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizeV2 of OneDnnQuantizeV2Op<GPUDevice, quint8, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413825: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizeV2 of OneDnnQuantizeV2Op<GPUDevice, qint8, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413834: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizeV2 of OneDnnQuantizeV2Op<GPUDevice, quint8, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413847: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedDepthwiseConv2D of OneDnnQuantizedConvOp<GPUDevice, quint8, float, qint32, qint32, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413859: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedDepthwiseConv2D of OneDnnQuantizedConvOp<GPUDevice, qint8, float, qint32, qint32, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413869: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedDepthwiseConv2DWithBias of OneDnnQuantizedConvOp<GPUDevice, quint8, float, qint32, qint32, true, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413880: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedDepthwiseConv2DWithBias of OneDnnQuantizedConvOp<GPUDevice, qint8, float, qint32, qint32, true, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413890: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedDepthwiseConv2DWithBiasAndRelu of OneDnnQuantizedConvReluOp<GPUDevice, quint8, float, qint32, qint32, true, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413901: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedDepthwiseConv2DWithBiasAndRelu of OneDnnQuantizedConvReluOp<GPUDevice, qint8, float, qint32, qint32, true, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413912: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedDepthwiseConv2DWithBiasAndReluAndRequantize of OneDnnQuantizedConvReluOp<GPUDevice, quint8, float, quint8, quint8, true, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413926: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedDepthwiseConv2DWithBiasAndReluAndRequantize of OneDnnQuantizedConvReluOp<GPUDevice, quint8, qint32, quint8, quint8, true, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413941: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedMaxPool of OneDnnQuantizedMaxPoolOp<GPUDevice, ::itex::qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413950: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedMaxPool of OneDnnQuantizedMaxPoolOp<GPUDevice, ::itex::quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413962: I itex/core/utils/op_kernel.cc:684] Register the RequantizationRangePerChannel of OneDnnRequantizationRangePerChannelOp<GPUDevice, ::itex::qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413973: I itex/core/utils/op_kernel.cc:684] Register the RequantizePerChannel of OneDnnRequantizePerChannelOp<GPUDevice, ::itex::qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413982: I itex/core/utils/op_kernel.cc:684] Register the RequantizePerChannel of OneDnnRequantizePerChannelOp<GPUDevice, ::itex::quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413992: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnReshape of OneDnnReshapeOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.413999: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnReshape of OneDnnReshapeOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414005: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnReshape of OneDnnReshapeOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414012: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedReshape of OneDnnQuantizedReshapeOp<GPUDevice, ::itex::qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414021: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedReshape of OneDnnQuantizedReshapeOp<GPUDevice, ::itex::quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414029: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedReshape of OneDnnQuantizedReshapeOp<GPUDevice, ::itex::qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414041: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnResizeBilinear of OneDnnResizeOp<GPUDevice, Eigen::half, dnnl::algorithm::resampling_linear> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414049: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnResizeBilinear of OneDnnResizeOp<GPUDevice, float, dnnl::algorithm::resampling_linear> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414056: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnResizeBilinear of OneDnnResizeOp<GPUDevice, Eigen::bfloat16, dnnl::algorithm::resampling_linear> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414064: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnResizeBilinearGrad of OneDnnResizeGradOp<GPUDevice, Eigen::bfloat16, dnnl::algorithm::resampling_linear> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414071: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnResizeBilinearGrad of OneDnnResizeGradOp<GPUDevice, float, dnnl::algorithm::resampling_linear> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414081: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnResizeNearestNeighbor of OneDnnResizeOp<GPUDevice, Eigen::half, dnnl::algorithm::resampling_nearest> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414089: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnResizeNearestNeighbor of OneDnnResizeOp<GPUDevice, float, dnnl::algorithm::resampling_nearest> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414096: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnResizeNearestNeighbor of OneDnnResizeOp<GPUDevice, Eigen::bfloat16, dnnl::algorithm::resampling_nearest> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414103: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnResizeNearestNeighborGrad of OneDnnResizeGradOp<GPUDevice, Eigen::bfloat16, dnnl::algorithm::resampling_nearest> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414111: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnResizeNearestNeighborGrad of OneDnnResizeGradOp<GPUDevice, float, dnnl::algorithm::resampling_nearest> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414118: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnShape of OneDnnShapeOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414131: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnShape of OneDnnShapeOp<GPUDevice, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414139: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnShape of OneDnnShapeOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414146: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnShape of OneDnnShapeOp<GPUDevice, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414154: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnShape of OneDnnShapeOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414161: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnShape of OneDnnShapeOp<GPUDevice, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414168: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnShape of OneDnnShapeOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414176: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnShape of OneDnnShapeOp<GPUDevice, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414183: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnShape of OneDnnShapeOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414191: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnShape of OneDnnShapeOp<GPUDevice, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414198: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnSlice of OneDnnSliceOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414205: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnSlice of OneDnnSliceOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414213: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnSlice of OneDnnSliceOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414222: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnSoftmax of OneDnnSoftmaxOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414228: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnSoftmax of OneDnnSoftmaxOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414235: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnSoftmax of OneDnnSoftmaxOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414246: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnTranspose of OneDnnTransposeOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414253: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnTranspose of OneDnnTransposeOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414260: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnTranspose of OneDnnTransposeOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414268: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedTranspose of OneDnnQuantizedTransposeOp<GPUDevice, ::itex::qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414276: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedTranspose of OneDnnQuantizedTransposeOp<GPUDevice, ::itex::quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414284: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnQuantizedTranspose of OneDnnQuantizedTransposeOp<GPUDevice, ::itex::qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414296: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnAdd of OneDnnBinaryOp<GPUDevice, functor::add<Eigen::half>, dnnl::algorithm::binary_add, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414303: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnAddV2 of OneDnnBinaryOp<GPUDevice, functor::add<Eigen::half>, dnnl::algorithm::binary_add, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414309: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnMul of OneDnnBinaryOp<GPUDevice, functor::mul<Eigen::half>, dnnl::algorithm::binary_mul, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414318: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnSub of OneDnnBinaryOp<GPUDevice, functor::sub<Eigen::half>, dnnl::algorithm::binary_sub, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414324: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnAdd of OneDnnBinaryOp<GPUDevice, functor::add<float>, dnnl::algorithm::binary_add, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414331: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnAddV2 of OneDnnBinaryOp<GPUDevice, functor::add<float>, dnnl::algorithm::binary_add, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414339: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnMul of OneDnnBinaryOp<GPUDevice, functor::mul<float>, dnnl::algorithm::binary_mul, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414346: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnSub of OneDnnBinaryOp<GPUDevice, functor::sub<float>, dnnl::algorithm::binary_sub, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414352: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnAdd of OneDnnBinaryOp<GPUDevice, functor::add<Eigen::bfloat16>, dnnl::algorithm::binary_add, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414358: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnAddV2 of OneDnnBinaryOp<GPUDevice, functor::add<Eigen::bfloat16>, dnnl::algorithm::binary_add, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414371: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnMul of OneDnnBinaryOp<GPUDevice, functor::mul<Eigen::bfloat16>, dnnl::algorithm::binary_mul, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414377: I itex/core/utils/op_kernel.cc:684] Register the _OneDnnSub of OneDnnBinaryOp<GPUDevice, functor::sub<Eigen::bfloat16>, dnnl::algorithm::binary_sub, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414387: I itex/core/utils/op_kernel.cc:684] Register the Einsum of EinsumOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414394: I itex/core/utils/op_kernel.cc:684] Register the Einsum of EinsumOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414401: I itex/core/utils/op_kernel.cc:684] Register the Einsum of EinsumOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414410: I itex/core/utils/op_kernel.cc:684] Register the MatrixSetDiag of MatrixSetDiagOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414416: I itex/core/utils/op_kernel.cc:684] Register the MatrixSetDiagV2 of MatrixSetDiagOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414424: I itex/core/utils/op_kernel.cc:684] Register the MatrixSetDiagV3 of MatrixSetDiagOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414430: I itex/core/utils/op_kernel.cc:684] Register the MatrixSetDiag of MatrixSetDiagOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414436: I itex/core/utils/op_kernel.cc:684] Register the MatrixSetDiagV2 of MatrixSetDiagOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414442: I itex/core/utils/op_kernel.cc:684] Register the MatrixSetDiagV3 of MatrixSetDiagOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414450: I itex/core/utils/op_kernel.cc:684] Register the MatrixSetDiag of MatrixSetDiagOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414456: I itex/core/utils/op_kernel.cc:684] Register the MatrixSetDiagV2 of MatrixSetDiagOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414462: I itex/core/utils/op_kernel.cc:684] Register the MatrixSetDiagV3 of MatrixSetDiagOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414468: I itex/core/utils/op_kernel.cc:684] Register the MatrixSetDiag of MatrixSetDiagOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414475: I itex/core/utils/op_kernel.cc:684] Register the MatrixSetDiagV2 of MatrixSetDiagOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414481: I itex/core/utils/op_kernel.cc:684] Register the MatrixSetDiagV3 of MatrixSetDiagOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414487: I itex/core/utils/op_kernel.cc:684] Register the MatrixSetDiag of MatrixSetDiagOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414493: I itex/core/utils/op_kernel.cc:684] Register the MatrixSetDiagV2 of MatrixSetDiagOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414500: I itex/core/utils/op_kernel.cc:684] Register the MatrixSetDiagV3 of MatrixSetDiagOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414510: I itex/core/utils/op_kernel.cc:684] Register the MatrixSetDiag of MatrixSetDiagOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414516: I itex/core/utils/op_kernel.cc:684] Register the MatrixSetDiagV2 of MatrixSetDiagOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414522: I itex/core/utils/op_kernel.cc:684] Register the MatrixSetDiagV3 of MatrixSetDiagOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414529: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiag of MatrixDiagOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414535: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagV2 of MatrixDiagOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414542: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagV3 of MatrixDiagOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414550: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagPart of MatrixDiagPartOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414557: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagPartV2 of MatrixDiagPartOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414564: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagPartV3 of MatrixDiagPartOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414571: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiag of MatrixDiagOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414578: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagV2 of MatrixDiagOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414584: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagV3 of MatrixDiagOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414590: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagPart of MatrixDiagPartOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414597: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagPartV2 of MatrixDiagPartOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414604: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagPartV3 of MatrixDiagPartOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414610: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiag of MatrixDiagOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414616: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagV2 of MatrixDiagOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414624: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagV3 of MatrixDiagOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414631: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagPart of MatrixDiagPartOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414636: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagPartV2 of MatrixDiagPartOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414643: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagPartV3 of MatrixDiagPartOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414650: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiag of MatrixDiagOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414656: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagV2 of MatrixDiagOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414661: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagV3 of MatrixDiagOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414669: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagPart of MatrixDiagPartOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414675: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagPartV2 of MatrixDiagPartOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414681: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagPartV3 of MatrixDiagPartOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414688: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiag of MatrixDiagOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414694: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagV2 of MatrixDiagOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414701: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagV3 of MatrixDiagOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414709: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagPart of MatrixDiagPartOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414715: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagPartV2 of MatrixDiagPartOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414721: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagPartV3 of MatrixDiagPartOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414728: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiag of MatrixDiagOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414733: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagV2 of MatrixDiagOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414741: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagV3 of MatrixDiagOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414747: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagPart of MatrixDiagPartOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414753: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagPartV2 of MatrixDiagPartOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414760: I itex/core/utils/op_kernel.cc:684] Register the MatrixDiagPartV3 of MatrixDiagPartOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414770: I itex/core/utils/op_kernel.cc:684] Register the BesselI0 of UnaryOp<GPUDevice, functor::bessel_i0<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414776: I itex/core/utils/op_kernel.cc:684] Register the BesselI0 of UnaryOp<GPUDevice, functor::bessel_i0<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414782: I itex/core/utils/op_kernel.cc:684] Register the BesselI0 of UnaryOp<GPUDevice, functor::bessel_i0<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414789: I itex/core/utils/op_kernel.cc:684] Register the BesselI1 of UnaryOp<GPUDevice, functor::bessel_i1<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414795: I itex/core/utils/op_kernel.cc:684] Register the BesselI1 of UnaryOp<GPUDevice, functor::bessel_i1<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414799: I itex/core/utils/op_kernel.cc:684] Register the BesselI1 of UnaryOp<GPUDevice, functor::bessel_i1<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414805: I itex/core/utils/op_kernel.cc:684] Register the BesselI0e of UnaryOp<GPUDevice, functor::bessel_i0e<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414811: I itex/core/utils/op_kernel.cc:684] Register the BesselI0e of UnaryOp<GPUDevice, functor::bessel_i0e<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414817: I itex/core/utils/op_kernel.cc:684] Register the BesselI0e of UnaryOp<GPUDevice, functor::bessel_i0e<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414823: I itex/core/utils/op_kernel.cc:684] Register the BesselI1e of UnaryOp<GPUDevice, functor::bessel_i1e<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414830: I itex/core/utils/op_kernel.cc:684] Register the BesselI1e of UnaryOp<GPUDevice, functor::bessel_i1e<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414837: I itex/core/utils/op_kernel.cc:684] Register the BesselI1e of UnaryOp<GPUDevice, functor::bessel_i1e<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414843: I itex/core/utils/op_kernel.cc:684] Register the BesselI0 of UnaryOp<GPUDevice, functor::bessel_i0<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414848: I itex/core/utils/op_kernel.cc:684] Register the BesselI1 of UnaryOp<GPUDevice, functor::bessel_i1<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414854: I itex/core/utils/op_kernel.cc:684] Register the BesselI0e of UnaryOp<GPUDevice, functor::bessel_i0e<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414860: I itex/core/utils/op_kernel.cc:684] Register the BesselI1e of UnaryOp<GPUDevice, functor::bessel_i1e<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414865: I itex/core/utils/op_kernel.cc:684] Register the BesselK0 of UnaryOp<GPUDevice, functor::bessel_k0<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414871: I itex/core/utils/op_kernel.cc:684] Register the BesselK0 of UnaryOp<GPUDevice, functor::bessel_k0<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414875: I itex/core/utils/op_kernel.cc:684] Register the BesselK0 of UnaryOp<GPUDevice, functor::bessel_k0<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414881: I itex/core/utils/op_kernel.cc:684] Register the BesselK1 of UnaryOp<GPUDevice, functor::bessel_k1<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414887: I itex/core/utils/op_kernel.cc:684] Register the BesselK1 of UnaryOp<GPUDevice, functor::bessel_k1<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414892: I itex/core/utils/op_kernel.cc:684] Register the BesselK1 of UnaryOp<GPUDevice, functor::bessel_k1<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414897: I itex/core/utils/op_kernel.cc:684] Register the BesselK0e of UnaryOp<GPUDevice, functor::bessel_k0e<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414902: I itex/core/utils/op_kernel.cc:684] Register the BesselK0e of UnaryOp<GPUDevice, functor::bessel_k0e<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414909: I itex/core/utils/op_kernel.cc:684] Register the BesselK0e of UnaryOp<GPUDevice, functor::bessel_k0e<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414915: I itex/core/utils/op_kernel.cc:684] Register the BesselK1e of UnaryOp<GPUDevice, functor::bessel_k1e<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414920: I itex/core/utils/op_kernel.cc:684] Register the BesselK1e of UnaryOp<GPUDevice, functor::bessel_k1e<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414925: I itex/core/utils/op_kernel.cc:684] Register the BesselK1e of UnaryOp<GPUDevice, functor::bessel_k1e<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414932: I itex/core/utils/op_kernel.cc:684] Register the BesselK0 of UnaryOp<GPUDevice, functor::bessel_k0<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414937: I itex/core/utils/op_kernel.cc:684] Register the BesselK1 of UnaryOp<GPUDevice, functor::bessel_k1<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414942: I itex/core/utils/op_kernel.cc:684] Register the BesselK0e of UnaryOp<GPUDevice, functor::bessel_k0e<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414948: I itex/core/utils/op_kernel.cc:684] Register the BesselK1e of UnaryOp<GPUDevice, functor::bessel_k1e<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414953: I itex/core/utils/op_kernel.cc:684] Register the BesselJ0 of UnaryOp<GPUDevice, functor::bessel_j0<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414959: I itex/core/utils/op_kernel.cc:684] Register the BesselJ0 of UnaryOp<GPUDevice, functor::bessel_j0<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414964: I itex/core/utils/op_kernel.cc:684] Register the BesselJ0 of UnaryOp<GPUDevice, functor::bessel_j0<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414970: I itex/core/utils/op_kernel.cc:684] Register the BesselJ1 of UnaryOp<GPUDevice, functor::bessel_j1<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414976: I itex/core/utils/op_kernel.cc:684] Register the BesselJ1 of UnaryOp<GPUDevice, functor::bessel_j1<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414981: I itex/core/utils/op_kernel.cc:684] Register the BesselJ1 of UnaryOp<GPUDevice, functor::bessel_j1<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414987: I itex/core/utils/op_kernel.cc:684] Register the BesselJ0 of UnaryOp<GPUDevice, functor::bessel_j0<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414992: I itex/core/utils/op_kernel.cc:684] Register the BesselJ1 of UnaryOp<GPUDevice, functor::bessel_j1<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.414999: I itex/core/utils/op_kernel.cc:684] Register the BesselY0 of UnaryOp<GPUDevice, functor::bessel_y0<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415004: I itex/core/utils/op_kernel.cc:684] Register the BesselY0 of UnaryOp<GPUDevice, functor::bessel_y0<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415010: I itex/core/utils/op_kernel.cc:684] Register the BesselY0 of UnaryOp<GPUDevice, functor::bessel_y0<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415015: I itex/core/utils/op_kernel.cc:684] Register the BesselY1 of UnaryOp<GPUDevice, functor::bessel_y1<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415022: I itex/core/utils/op_kernel.cc:684] Register the BesselY1 of UnaryOp<GPUDevice, functor::bessel_y1<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415028: I itex/core/utils/op_kernel.cc:684] Register the BesselY1 of UnaryOp<GPUDevice, functor::bessel_y1<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415033: I itex/core/utils/op_kernel.cc:684] Register the BesselY0 of UnaryOp<GPUDevice, functor::bessel_y0<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415039: I itex/core/utils/op_kernel.cc:684] Register the BesselY1 of UnaryOp<GPUDevice, functor::bessel_y1<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415049: I itex/core/utils/op_kernel.cc:684] Register the Dawsn of UnaryOp<GPUDevice, functor::dawsn<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415057: I itex/core/utils/op_kernel.cc:684] Register the Dawsn of UnaryOp<GPUDevice, functor::dawsn<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415066: I itex/core/utils/op_kernel.cc:684] Register the Expint of UnaryOp<GPUDevice, functor::expint<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415072: I itex/core/utils/op_kernel.cc:684] Register the Expint of UnaryOp<GPUDevice, functor::expint<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415079: I itex/core/utils/op_kernel.cc:684] Register the Expint of UnaryOp<GPUDevice, functor::expint<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415085: I itex/core/utils/op_kernel.cc:684] Register the FresnelCos of UnaryOp<GPUDevice, functor::fresnel_cos<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415091: I itex/core/utils/op_kernel.cc:684] Register the FresnelCos of UnaryOp<GPUDevice, functor::fresnel_cos<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415096: I itex/core/utils/op_kernel.cc:684] Register the FresnelCos of UnaryOp<GPUDevice, functor::fresnel_cos<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415105: I itex/core/utils/op_kernel.cc:684] Register the FresnelSin of UnaryOp<GPUDevice, functor::fresnel_sin<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415111: I itex/core/utils/op_kernel.cc:684] Register the FresnelSin of UnaryOp<GPUDevice, functor::fresnel_sin<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415122: I itex/core/utils/op_kernel.cc:684] Register the FresnelSin of UnaryOp<GPUDevice, functor::fresnel_sin<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415127: I itex/core/utils/op_kernel.cc:684] Register the Spence of UnaryOp<GPUDevice, functor::spence<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415133: I itex/core/utils/op_kernel.cc:684] Register the Spence of UnaryOp<GPUDevice, functor::spence<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415139: I itex/core/utils/op_kernel.cc:684] Register the Spence of UnaryOp<GPUDevice, functor::spence<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415145: I itex/core/utils/op_kernel.cc:684] Register the Spence of UnaryOp<GPUDevice, functor::spence<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415155: I itex/core/utils/op_kernel.cc:684] Register the CropAndResize of CropAndResizeOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415163: I itex/core/utils/op_kernel.cc:684] Register the CropAndResizeGradImage of CropAndResizeGradImageOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415170: I itex/core/utils/op_kernel.cc:684] Register the CropAndResizeGradBoxes of CropAndResizeGradBoxesOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415176: I itex/core/utils/op_kernel.cc:684] Register the CropAndResize of CropAndResizeOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415182: I itex/core/utils/op_kernel.cc:684] Register the CropAndResizeGradImage of CropAndResizeGradImageOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415190: I itex/core/utils/op_kernel.cc:684] Register the CropAndResizeGradBoxes of CropAndResizeGradBoxesOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415196: I itex/core/utils/op_kernel.cc:684] Register the CropAndResize of CropAndResizeOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415202: I itex/core/utils/op_kernel.cc:684] Register the CropAndResizeGradImage of CropAndResizeGradImageOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415209: I itex/core/utils/op_kernel.cc:684] Register the CropAndResizeGradBoxes of CropAndResizeGradBoxesOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415215: I itex/core/utils/op_kernel.cc:684] Register the CropAndResize of CropAndResizeOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415222: I itex/core/utils/op_kernel.cc:684] Register the CropAndResizeGradImage of CropAndResizeGradImageOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415227: I itex/core/utils/op_kernel.cc:684] Register the CropAndResizeGradBoxes of CropAndResizeGradBoxesOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415238: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrast of AdjustContrastOp<GPUDevice, ::itex::uint64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415244: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrast of AdjustContrastOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415250: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrast of AdjustContrastOp<GPUDevice, ::itex::uint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415255: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrast of AdjustContrastOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415262: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrast of AdjustContrastOp<GPUDevice, ::itex::uint16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415272: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrast of AdjustContrastOp<GPUDevice, ::itex::int16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415278: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrast of AdjustContrastOp<GPUDevice, ::itex::uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415288: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrast of AdjustContrastOp<GPUDevice, ::itex::int8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415295: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrast of AdjustContrastOp<GPUDevice, uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415301: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrast of AdjustContrastOp<GPUDevice, int8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415307: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrast of AdjustContrastOp<GPUDevice, int16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415312: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrast of AdjustContrastOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415319: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrast of AdjustContrastOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415325: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrast of AdjustContrastOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415334: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrastv2 of AdjustContrastOpv2<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415341: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrastv2 of AdjustContrastOpv2<GPUDevice, ::itex::uint64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415348: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrastv2 of AdjustContrastOpv2<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415354: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrastv2 of AdjustContrastOpv2<GPUDevice, ::itex::uint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415360: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrastv2 of AdjustContrastOpv2<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415365: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrastv2 of AdjustContrastOpv2<GPUDevice, ::itex::uint16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415372: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrastv2 of AdjustContrastOpv2<GPUDevice, ::itex::int16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415378: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrastv2 of AdjustContrastOpv2<GPUDevice, ::itex::uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415384: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrastv2 of AdjustContrastOpv2<GPUDevice, ::itex::int8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415389: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrastv2 of AdjustContrastOpv2<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415396: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrastv2 of AdjustContrastOpv2<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415402: I itex/core/utils/op_kernel.cc:684] Register the AdjustContrastv2 of AdjustContrastOpv2<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415412: I itex/core/utils/op_kernel.cc:684] Register the AdjustHue of AdjustHueOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415418: I itex/core/utils/op_kernel.cc:684] Register the AdjustHue of AdjustHueOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415426: I itex/core/utils/op_kernel.cc:684] Register the AdjustHue of AdjustHueOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415436: I itex/core/utils/op_kernel.cc:684] Register the AdjustSaturation of AdjustSaturationOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415442: I itex/core/utils/op_kernel.cc:684] Register the AdjustSaturation of AdjustSaturationOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415448: I itex/core/utils/op_kernel.cc:684] Register the AdjustSaturation of AdjustSaturationOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415454: I itex/core/utils/op_kernel.cc:684] Register the CombinedNonMaxSuppression of CombinedNonMaxSuppressionOp<GPUDevice> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415465: I itex/core/utils/op_kernel.cc:684] Register the GenerateBoundingBoxProposals of itex::GenerateBoundingBoxProposals on the GPU backend  with device name XPU
2023-01-06 02:12:16.415474: I itex/core/utils/op_kernel.cc:684] Register the ImageProjectiveTransformV2 of ImageProjectiveTransformV2<GPUDevice, ::itex::uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415484: I itex/core/utils/op_kernel.cc:684] Register the ImageProjectiveTransformV2 of ImageProjectiveTransformV2<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415491: I itex/core/utils/op_kernel.cc:684] Register the ImageProjectiveTransformV2 of ImageProjectiveTransformV2<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415497: I itex/core/utils/op_kernel.cc:684] Register the ImageProjectiveTransformV2 of ImageProjectiveTransformV2<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415503: I itex/core/utils/op_kernel.cc:684] Register the ImageProjectiveTransformV2 of ImageProjectiveTransformV2<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415510: I itex/core/utils/op_kernel.cc:684] Register the ImageProjectiveTransformV2 of ImageProjectiveTransformV2<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415516: I itex/core/utils/op_kernel.cc:684] Register the ImageProjectiveTransformV2 of ImageProjectiveTransformV2<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415523: I itex/core/utils/op_kernel.cc:684] Register the ImageProjectiveTransformV3 of ImageProjectiveTransformV3<GPUDevice, ::itex::uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415531: I itex/core/utils/op_kernel.cc:684] Register the ImageProjectiveTransformV3 of ImageProjectiveTransformV3<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415537: I itex/core/utils/op_kernel.cc:684] Register the ImageProjectiveTransformV3 of ImageProjectiveTransformV3<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415544: I itex/core/utils/op_kernel.cc:684] Register the ImageProjectiveTransformV3 of ImageProjectiveTransformV3<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415551: I itex/core/utils/op_kernel.cc:684] Register the ImageProjectiveTransformV3 of ImageProjectiveTransformV3<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415558: I itex/core/utils/op_kernel.cc:684] Register the ImageProjectiveTransformV3 of ImageProjectiveTransformV3<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415563: I itex/core/utils/op_kernel.cc:684] Register the ImageProjectiveTransformV3 of ImageProjectiveTransformV3<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415575: I itex/core/utils/op_kernel.cc:684] Register the MirrorPad of MirrorPadOp<GpuDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415582: I itex/core/utils/op_kernel.cc:684] Register the MirrorPad of MirrorPadOp<GpuDevice, Eigen::half, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415589: I itex/core/utils/op_kernel.cc:684] Register the MirrorPad of MirrorPadOp<GpuDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415598: I itex/core/utils/op_kernel.cc:684] Register the MirrorPad of MirrorPadOp<GpuDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415605: I itex/core/utils/op_kernel.cc:684] Register the MirrorPad of MirrorPadOp<GpuDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415611: I itex/core/utils/op_kernel.cc:684] Register the MirrorPad of MirrorPadOp<GpuDevice, Eigen::bfloat16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415619: I itex/core/utils/op_kernel.cc:684] Register the MirrorPad of MirrorPadOp<GpuDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415626: I itex/core/utils/op_kernel.cc:684] Register the MirrorPad of MirrorPadOp<GpuDevice, double, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415634: I itex/core/utils/op_kernel.cc:684] Register the MirrorPadGrad of MirrorPadGradOp<GpuDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415641: I itex/core/utils/op_kernel.cc:684] Register the MirrorPadGrad of MirrorPadGradOp<GpuDevice, Eigen::half, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415648: I itex/core/utils/op_kernel.cc:684] Register the MirrorPadGrad of MirrorPadGradOp<GpuDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415656: I itex/core/utils/op_kernel.cc:684] Register the MirrorPadGrad of MirrorPadGradOp<GpuDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415663: I itex/core/utils/op_kernel.cc:684] Register the MirrorPadGrad of MirrorPadGradOp<GpuDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415669: I itex/core/utils/op_kernel.cc:684] Register the MirrorPadGrad of MirrorPadGradOp<GpuDevice, Eigen::bfloat16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415677: I itex/core/utils/op_kernel.cc:684] Register the MirrorPadGrad of MirrorPadGradOp<GpuDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415684: I itex/core/utils/op_kernel.cc:684] Register the MirrorPadGrad of MirrorPadGradOp<GpuDevice, double, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415695: I itex/core/utils/op_kernel.cc:684] Register the NonMaxSuppressionV2 of NonMaxSuppressionV2Op<GPUDevice> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415702: I itex/core/utils/op_kernel.cc:684] Register the NonMaxSuppressionV3 of NonMaxSuppressionV3Op<GPUDevice> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415709: I itex/core/utils/op_kernel.cc:684] Register the NonMaxSuppressionV4 of NonMaxSuppressionV4Op<GPUDevice> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415719: I itex/core/utils/op_kernel.cc:684] Register the AddN of AddNOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415725: I itex/core/utils/op_kernel.cc:684] Register the AddN of AddNOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415733: I itex/core/utils/op_kernel.cc:684] Register the AddN of AddNOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415739: I itex/core/utils/op_kernel.cc:684] Register the AddN of AddNOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415744: I itex/core/utils/op_kernel.cc:684] Register the AddN of AddNOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415749: I itex/core/utils/op_kernel.cc:684] Register the AddN of AddNOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415756: I itex/core/utils/op_kernel.cc:684] Register the AddN of AddNOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415762: I itex/core/utils/op_kernel.cc:684] Register the AddN of AddNOp<GPUDevice, Variant> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415767: I itex/core/utils/op_kernel.cc:684] Register the _FusedAddN of FusedAddNOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415777: I itex/core/utils/op_kernel.cc:684] Register the ArgMax of ArgMaxOp<GPUDevice, Eigen::half, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415787: I itex/core/utils/op_kernel.cc:684] Register the ArgMax of ArgMaxOp<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415796: I itex/core/utils/op_kernel.cc:684] Register the ArgMax of ArgMaxOp<GPUDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415803: I itex/core/utils/op_kernel.cc:684] Register the ArgMax of ArgMaxOp<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415813: I itex/core/utils/op_kernel.cc:684] Register the ArgMax of ArgMaxOp<GPUDevice, Eigen::bfloat16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415820: I itex/core/utils/op_kernel.cc:684] Register the ArgMax of ArgMaxOp<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415834: I itex/core/utils/op_kernel.cc:684] Register the ArgMax of ArgMaxOp<GPUDevice, bool, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415842: I itex/core/utils/op_kernel.cc:684] Register the ArgMax of ArgMaxOp<GPUDevice, bool, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415850: I itex/core/utils/op_kernel.cc:684] Register the ArgMax of ArgMaxOp<GPUDevice, double, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415858: I itex/core/utils/op_kernel.cc:684] Register the ArgMax of ArgMaxOp<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415869: I itex/core/utils/op_kernel.cc:684] Register the ArgMin of ArgMinOp<GPUDevice, Eigen::half, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415878: I itex/core/utils/op_kernel.cc:684] Register the ArgMin of ArgMinOp<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415885: I itex/core/utils/op_kernel.cc:684] Register the ArgMin of ArgMinOp<GPUDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415896: I itex/core/utils/op_kernel.cc:684] Register the ArgMin of ArgMinOp<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415903: I itex/core/utils/op_kernel.cc:684] Register the ArgMin of ArgMinOp<GPUDevice, Eigen::bfloat16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415912: I itex/core/utils/op_kernel.cc:684] Register the ArgMin of ArgMinOp<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415919: I itex/core/utils/op_kernel.cc:684] Register the ArgMin of ArgMinOp<GPUDevice, bool, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415928: I itex/core/utils/op_kernel.cc:684] Register the ArgMin of ArgMinOp<GPUDevice, bool, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415935: I itex/core/utils/op_kernel.cc:684] Register the ArgMin of ArgMinOp<GPUDevice, double, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415944: I itex/core/utils/op_kernel.cc:684] Register the ArgMin of ArgMinOp<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415955: I itex/core/utils/op_kernel.cc:684] Register the BatchToSpaceND of BatchToSpaceNDOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415962: I itex/core/utils/op_kernel.cc:684] Register the BatchToSpace of BatchToSpaceOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415969: I itex/core/utils/op_kernel.cc:684] Register the BatchToSpaceND of BatchToSpaceNDOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415976: I itex/core/utils/op_kernel.cc:684] Register the BatchToSpace of BatchToSpaceOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415983: I itex/core/utils/op_kernel.cc:684] Register the BatchToSpaceND of BatchToSpaceNDOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415989: I itex/core/utils/op_kernel.cc:684] Register the BatchToSpace of BatchToSpaceOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.415995: I itex/core/utils/op_kernel.cc:684] Register the BatchToSpaceND of BatchToSpaceNDOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416003: I itex/core/utils/op_kernel.cc:684] Register the BatchToSpace of BatchToSpaceOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416013: I itex/core/utils/op_kernel.cc:684] Register the BatchNormWithGlobalNormalization of BatchNormOp<Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416019: I itex/core/utils/op_kernel.cc:684] Register the BatchNormWithGlobalNormalization of BatchNormOp<float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416025: I itex/core/utils/op_kernel.cc:684] Register the BatchNormWithGlobalNormalization of BatchNormOp<Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416032: I itex/core/utils/op_kernel.cc:684] Register the BatchNormWithGlobalNormalizationGrad of BatchNormGradOp<Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416038: I itex/core/utils/op_kernel.cc:684] Register the BatchNormWithGlobalNormalizationGrad of BatchNormGradOp<Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416044: I itex/core/utils/op_kernel.cc:684] Register the BatchNormWithGlobalNormalizationGrad of BatchNormGradOp<float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416053: I itex/core/utils/op_kernel.cc:684] Register the Betainc of BetaincOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416062: I itex/core/utils/op_kernel.cc:684] Register the Betainc of BetaincOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416068: I itex/core/utils/op_kernel.cc:684] Register the SpaceToDepth of SpaceToDepthOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416074: I itex/core/utils/op_kernel.cc:684] Register the SpaceToDepth of SpaceToDepthOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416079: I itex/core/utils/op_kernel.cc:684] Register the SpaceToDepth of SpaceToDepthOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416086: I itex/core/utils/op_kernel.cc:684] Register the SpaceToDepth of SpaceToDepthOp<GPUDevice, ::itex::qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416092: I itex/core/utils/op_kernel.cc:684] Register the SpaceToDepth of SpaceToDepthOp<GPUDevice, ::itex::uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416102: I itex/core/utils/op_kernel.cc:684] Register the Bucketize of BucketizeOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416108: I itex/core/utils/op_kernel.cc:684] Register the Bucketize of BucketizeOp<GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416114: I itex/core/utils/op_kernel.cc:684] Register the Bucketize of BucketizeOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416120: I itex/core/utils/op_kernel.cc:684] Register the Bucketize of BucketizeOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416125: I itex/core/utils/op_kernel.cc:684] Register the Bincount of BincountOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416132: I itex/core/utils/op_kernel.cc:684] Register the Bincount of BincountOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416139: I itex/core/utils/op_kernel.cc:684] Register the Bincount of BincountOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416146: I itex/core/utils/op_kernel.cc:684] Register the DenseBincount of DenseBincountOp<GPUDevice, int32, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416153: I itex/core/utils/op_kernel.cc:684] Register the DenseBincount of DenseBincountOp<GPUDevice, int64, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416162: I itex/core/utils/op_kernel.cc:684] Register the DenseBincount of DenseBincountOp<GPUDevice, int32, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416169: I itex/core/utils/op_kernel.cc:684] Register the DenseBincount of DenseBincountOp<GPUDevice, int64, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416181: I itex/core/utils/op_kernel.cc:684] Register the Bitcast of BitcastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416190: I itex/core/utils/op_kernel.cc:684] Register the BroadcastTo of BroadcastToOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416196: I itex/core/utils/op_kernel.cc:684] Register the BroadcastTo of BroadcastToOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416202: I itex/core/utils/op_kernel.cc:684] Register the BroadcastTo of BroadcastToOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416209: I itex/core/utils/op_kernel.cc:684] Register the BroadcastTo of BroadcastToOp<GPUDevice, bool> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416215: I itex/core/utils/op_kernel.cc:684] Register the BroadcastTo of BroadcastToOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416222: I itex/core/utils/op_kernel.cc:684] Register the BroadcastTo of BroadcastToOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416228: I itex/core/utils/op_kernel.cc:684] Register the BroadcastTo of BroadcastToOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416233: I itex/core/utils/op_kernel.cc:684] Register the BroadcastTo of BroadcastToOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.416248: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416255: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416266: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416274: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416280: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416287: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416294: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416301: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416306: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416314: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416320: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416326: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416334: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416341: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416347: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416354: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416361: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416367: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416375: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416381: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416387: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416394: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416401: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416407: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416414: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416420: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416426: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416433: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416439: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416445: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416452: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416459: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416465: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416472: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416478: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416484: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416489: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416498: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416504: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416510: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416516: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416523: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416529: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416536: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416542: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416547: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416554: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416561: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416567: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416575: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416581: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416587: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416594: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416600: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416606: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416614: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416620: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416626: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416633: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416639: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416646: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416653: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416659: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416665: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416672: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416678: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416684: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416692: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416697: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416703: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416709: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416716: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416723: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416729: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416736: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416742: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416748: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416755: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416761: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416767: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416774: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416780: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416785: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416794: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416800: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416806: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416813: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416819: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416825: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416832: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416838: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416844: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416851: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416857: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416863: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416871: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416877: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416883: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416890: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416896: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416902: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416909: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416915: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416921: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416928: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416934: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416941: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416947: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416954: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416960: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416966: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416973: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416980: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416986: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416993: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.416999: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417005: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417012: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417018: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417025: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417032: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417038: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417044: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417051: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417057: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417063: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417071: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417077: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417083: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417091: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417097: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417104: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417111: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417117: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417124: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417131: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417137: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417143: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417149: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417156: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417162: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417169: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417175: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417181: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417187: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417194: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417200: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417206: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417213: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417219: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417226: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417236: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417243: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417248: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417255: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417262: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417268: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417274: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417281: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417286: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417294: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417300: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417306: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417313: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417319: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417326: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417333: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417339: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417345: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417352: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417358: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417363: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417371: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417377: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417383: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417391: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417398: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417404: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417411: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417417: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417423: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417429: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417437: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417443: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417449: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417456: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417462: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417468: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417475: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417481: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417487: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417494: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417501: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417507: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417513: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417520: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417526: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417533: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417539: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417545: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417552: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417558: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417564: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417571: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417578: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417584: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417591: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417597: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417602: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417610: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417616: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417622: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417629: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417636: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417642: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417649: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417655: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417660: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417666: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417673: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417679: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417685: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417694: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417700: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417706: I itex/core/utils/op_kernel.cc:684] Register the Cast of GpuCastOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.417717: I itex/core/utils/op_kernel.cc:684] Register the CheckNumerics of CheckNumericsOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417723: I itex/core/utils/op_kernel.cc:684] Register the CheckNumerics of CheckNumericsOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417729: I itex/core/utils/op_kernel.cc:684] Register the CheckNumerics of CheckNumericsOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417735: I itex/core/utils/op_kernel.cc:684] Register the CheckNumericsV2 of CheckNumericsV2Op<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417742: I itex/core/utils/op_kernel.cc:684] Register the CheckNumericsV2 of CheckNumericsV2Op<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417748: I itex/core/utils/op_kernel.cc:684] Register the CheckNumericsV2 of CheckNumericsV2Op<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417754: I itex/core/utils/op_kernel.cc:684] Register the CheckNumerics of CheckNumericsOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417759: I itex/core/utils/op_kernel.cc:684] Register the CheckNumericsV2 of CheckNumericsV2Op<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417769: I itex/core/utils/op_kernel.cc:684] Register the RGBToHSV of RGBToHSVOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417775: I itex/core/utils/op_kernel.cc:684] Register the HSVToRGB of HSVToRGBOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417781: I itex/core/utils/op_kernel.cc:684] Register the RGBToHSV of RGBToHSVOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417785: I itex/core/utils/op_kernel.cc:684] Register the HSVToRGB of HSVToRGBOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417792: I itex/core/utils/op_kernel.cc:684] Register the RGBToHSV of RGBToHSVOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417798: I itex/core/utils/op_kernel.cc:684] Register the HSVToRGB of HSVToRGBOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417803: I itex/core/utils/op_kernel.cc:684] Register the RGBToHSV of RGBToHSVOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417809: I itex/core/utils/op_kernel.cc:684] Register the HSVToRGB of HSVToRGBOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417818: I itex/core/utils/op_kernel.cc:684] Register the CompareAndBitpack of CompareAndBitpackOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417826: I itex/core/utils/op_kernel.cc:684] Register the CompareAndBitpack of CompareAndBitpackOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417832: I itex/core/utils/op_kernel.cc:684] Register the CompareAndBitpack of CompareAndBitpackOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417838: I itex/core/utils/op_kernel.cc:684] Register the CompareAndBitpack of CompareAndBitpackOp<GPUDevice, bool> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417845: I itex/core/utils/op_kernel.cc:684] Register the CompareAndBitpack of CompareAndBitpackOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417852: I itex/core/utils/op_kernel.cc:684] Register the Concat of ConcatOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417859: I itex/core/utils/op_kernel.cc:684] Register the ConcatV2 of ConcatV2Op<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417865: I itex/core/utils/op_kernel.cc:684] Register the Concat of ConcatOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417873: I itex/core/utils/op_kernel.cc:684] Register the ConcatV2 of ConcatV2Op<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417879: I itex/core/utils/op_kernel.cc:684] Register the Concat of ConcatOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417885: I itex/core/utils/op_kernel.cc:684] Register the ConcatV2 of ConcatV2Op<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417892: I itex/core/utils/op_kernel.cc:684] Register the Concat of ConcatOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417898: I itex/core/utils/op_kernel.cc:684] Register the ConcatV2 of ConcatV2Op<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417904: I itex/core/utils/op_kernel.cc:684] Register the Concat of ConcatOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417910: I itex/core/utils/op_kernel.cc:684] Register the ConcatV2 of ConcatV2Op<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417916: I itex/core/utils/op_kernel.cc:684] Register the Concat of ConcatOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417924: I itex/core/utils/op_kernel.cc:684] Register the ConcatV2 of ConcatV2Op<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417930: I itex/core/utils/op_kernel.cc:684] Register the Concat of ConcatOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417936: I itex/core/utils/op_kernel.cc:684] Register the ConcatV2 of ConcatV2Op<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417944: I itex/core/utils/op_kernel.cc:684] Register the Concat of ConcatOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417950: I itex/core/utils/op_kernel.cc:684] Register the ConcatV2 of ConcatV2Op<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417960: I itex/core/utils/op_kernel.cc:684] Register the CTCLoss of CTCLossOp<float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417971: I itex/core/utils/op_kernel.cc:684] Register the BiasAdd of BiasOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417978: I itex/core/utils/op_kernel.cc:684] Register the BiasAddV1 of BiasOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417984: I itex/core/utils/op_kernel.cc:684] Register the BiasAdd of BiasOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417990: I itex/core/utils/op_kernel.cc:684] Register the BiasAddV1 of BiasOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.417995: I itex/core/utils/op_kernel.cc:684] Register the BiasAdd of BiasOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418000: I itex/core/utils/op_kernel.cc:684] Register the BiasAddV1 of BiasOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418006: I itex/core/utils/op_kernel.cc:684] Register the BiasAdd of BiasOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418012: I itex/core/utils/op_kernel.cc:684] Register the BiasAddV1 of BiasOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418017: I itex/core/utils/op_kernel.cc:684] Register the BiasAdd of BiasOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418023: I itex/core/utils/op_kernel.cc:684] Register the BiasAddV1 of BiasOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418029: I itex/core/utils/op_kernel.cc:684] Register the BiasAddGrad of BiasGradOp<GPUDevice, ::itex::uint64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418036: I itex/core/utils/op_kernel.cc:684] Register the BiasAddGrad of BiasGradOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418042: I itex/core/utils/op_kernel.cc:684] Register the BiasAddGrad of BiasGradOp<GPUDevice, ::itex::uint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418048: I itex/core/utils/op_kernel.cc:684] Register the BiasAddGrad of BiasGradOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418054: I itex/core/utils/op_kernel.cc:684] Register the BiasAddGrad of BiasGradOp<GPUDevice, ::itex::uint16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418059: I itex/core/utils/op_kernel.cc:684] Register the BiasAddGrad of BiasGradOp<GPUDevice, ::itex::int16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418065: I itex/core/utils/op_kernel.cc:684] Register the BiasAddGrad of BiasGradOp<GPUDevice, ::itex::uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418070: I itex/core/utils/op_kernel.cc:684] Register the BiasAddGrad of BiasGradOp<GPUDevice, ::itex::int8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418077: I itex/core/utils/op_kernel.cc:684] Register the BiasAddGrad of BiasGradOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418083: I itex/core/utils/op_kernel.cc:684] Register the BiasAddGrad of BiasGradOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418089: I itex/core/utils/op_kernel.cc:684] Register the BiasAddGrad of BiasGradOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418094: I itex/core/utils/op_kernel.cc:684] Register the BiasAddGrad of BiasGradOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418108: I itex/core/utils/op_kernel.cc:684] Register the Fill of FillOp<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418115: I itex/core/utils/op_kernel.cc:684] Register the Fill of FillOp<GPUDevice, Eigen::half, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418123: I itex/core/utils/op_kernel.cc:684] Register the Fill of FillOp<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418130: I itex/core/utils/op_kernel.cc:684] Register the Fill of FillOp<GPUDevice, Eigen::bfloat16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418137: I itex/core/utils/op_kernel.cc:684] Register the Fill of FillOp<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418145: I itex/core/utils/op_kernel.cc:684] Register the Fill of FillOp<GPUDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418152: I itex/core/utils/op_kernel.cc:684] Register the Fill of FillOp<GPUDevice, uint8, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418159: I itex/core/utils/op_kernel.cc:684] Register the Fill of FillOp<GPUDevice, uint8, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418166: I itex/core/utils/op_kernel.cc:684] Register the Fill of FillOp<GPUDevice, int8, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418173: I itex/core/utils/op_kernel.cc:684] Register the Fill of FillOp<GPUDevice, int8, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418180: I itex/core/utils/op_kernel.cc:684] Register the Fill of FillOp<GPUDevice, uint16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418188: I itex/core/utils/op_kernel.cc:684] Register the Fill of FillOp<GPUDevice, uint16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418195: I itex/core/utils/op_kernel.cc:684] Register the Fill of FillOp<GPUDevice, int16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418202: I itex/core/utils/op_kernel.cc:684] Register the Fill of FillOp<GPUDevice, int16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418209: I itex/core/utils/op_kernel.cc:684] Register the Fill of FillOp<GPUDevice, int32, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418216: I itex/core/utils/op_kernel.cc:684] Register the Fill of FillOp<GPUDevice, int32, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418224: I itex/core/utils/op_kernel.cc:684] Register the Fill of FillOp<GPUDevice, int64_t, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418231: I itex/core/utils/op_kernel.cc:684] Register the Fill of FillOp<GPUDevice, int64_t, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418237: I itex/core/utils/op_kernel.cc:684] Register the Fill of FillOp<GPUDevice, complex64, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418245: I itex/core/utils/op_kernel.cc:684] Register the Fill of FillOp<GPUDevice, complex64, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418252: I itex/core/utils/op_kernel.cc:684] Register the Fill of FillOp<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418258: I itex/core/utils/op_kernel.cc:684] Register the Fill of FillOp<GPUDevice, double, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418266: I itex/core/utils/op_kernel.cc:684] Register the Fill of FillOp<GPUDevice, complex128, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418273: I itex/core/utils/op_kernel.cc:684] Register the Fill of FillOp<GPUDevice, complex128, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418280: I itex/core/utils/op_kernel.cc:684] Register the ZerosLike of ZerosLikeOp<GPUDevice, bool> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418286: I itex/core/utils/op_kernel.cc:684] Register the ZerosLike of ZerosLikeOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418292: I itex/core/utils/op_kernel.cc:684] Register the ZerosLike of ZerosLikeOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418297: I itex/core/utils/op_kernel.cc:684] Register the ZerosLike of ZerosLikeOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418303: I itex/core/utils/op_kernel.cc:684] Register the ZerosLike of ZerosLikeOp<GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418309: I itex/core/utils/op_kernel.cc:684] Register the ZerosLike of ZerosLikeOp<GPUDevice, Variant> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418315: I itex/core/utils/op_kernel.cc:684] Register the ZerosLike of ZerosLikeOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418321: I itex/core/utils/op_kernel.cc:684] Register the ZerosLike of ZerosLikeOp<GPUDevice, complex64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418327: I itex/core/utils/op_kernel.cc:684] Register the ZerosLike of ZerosLikeOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418331: I itex/core/utils/op_kernel.cc:684] Register the ZerosLike of ZerosLikeOp<GPUDevice, complex128> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418338: I itex/core/utils/op_kernel.cc:684] Register the OnesLike of OnesLikeOp<GPUDevice, bool> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418344: I itex/core/utils/op_kernel.cc:684] Register the OnesLike of OnesLikeOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418350: I itex/core/utils/op_kernel.cc:684] Register the OnesLike of OnesLikeOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418355: I itex/core/utils/op_kernel.cc:684] Register the OnesLike of OnesLikeOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418362: I itex/core/utils/op_kernel.cc:684] Register the OnesLike of OnesLikeOp<GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418368: I itex/core/utils/op_kernel.cc:684] Register the OnesLike of OnesLikeOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418373: I itex/core/utils/op_kernel.cc:684] Register the OnesLike of OnesLikeOp<GPUDevice, complex64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418378: I itex/core/utils/op_kernel.cc:684] Register the OnesLike of OnesLikeOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418385: I itex/core/utils/op_kernel.cc:684] Register the OnesLike of OnesLikeOp<GPUDevice, complex128> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418394: I itex/core/utils/op_kernel.cc:684] Register the Cross of CrossOp<GPUDevice, ::itex::uint64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418401: I itex/core/utils/op_kernel.cc:684] Register the Cross of CrossOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418407: I itex/core/utils/op_kernel.cc:684] Register the Cross of CrossOp<GPUDevice, ::itex::uint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418414: I itex/core/utils/op_kernel.cc:684] Register the Cross of CrossOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418420: I itex/core/utils/op_kernel.cc:684] Register the Cross of CrossOp<GPUDevice, ::itex::uint16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418425: I itex/core/utils/op_kernel.cc:684] Register the Cross of CrossOp<GPUDevice, ::itex::int16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418431: I itex/core/utils/op_kernel.cc:684] Register the Cross of CrossOp<GPUDevice, ::itex::uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418436: I itex/core/utils/op_kernel.cc:684] Register the Cross of CrossOp<GPUDevice, ::itex::int8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418443: I itex/core/utils/op_kernel.cc:684] Register the Cross of CrossOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418449: I itex/core/utils/op_kernel.cc:684] Register the Cross of CrossOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418454: I itex/core/utils/op_kernel.cc:684] Register the Cross of CrossOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418460: I itex/core/utils/op_kernel.cc:684] Register the Cross of CrossOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418471: I itex/core/utils/op_kernel.cc:684] Register the Conv2DBackpropFilter of ConvBackpropFilterOp<GPUDevice, Eigen::bfloat16, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418478: I itex/core/utils/op_kernel.cc:684] Register the _ITEXConv2DBackpropFilterWithBias of ConvBackpropFilterOp<GPUDevice, Eigen::bfloat16, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418485: I itex/core/utils/op_kernel.cc:684] Register the Conv3DBackpropFilter of ConvBackpropFilterOp<GPUDevice, Eigen::bfloat16, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418493: I itex/core/utils/op_kernel.cc:684] Register the Conv3DBackpropFilterV2 of ConvBackpropFilterOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418499: I itex/core/utils/op_kernel.cc:684] Register the _ITEXConv3DBackpropFilterWithBias of ConvBackpropFilterOp<GPUDevice, Eigen::bfloat16, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418506: I itex/core/utils/op_kernel.cc:684] Register the _ITEXPadWithConv2DBackpropFilter of ConvBackpropFilterOp<GPUDevice, Eigen::bfloat16, false, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418515: I itex/core/utils/op_kernel.cc:684] Register the _ITEXPadWithConv2DBackpropFilterWithBias of ConvBackpropFilterOp<GPUDevice, Eigen::bfloat16, false, true, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418523: I itex/core/utils/op_kernel.cc:684] Register the _ITEXPadWithConv3DBackpropFilter of ConvBackpropFilterOp<GPUDevice, Eigen::bfloat16, false, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418531: I itex/core/utils/op_kernel.cc:684] Register the _ITEXPadWithConv3DBackpropFilterV2 of ConvBackpropFilterOp<GPUDevice, Eigen::bfloat16, false, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418539: I itex/core/utils/op_kernel.cc:684] Register the _ITEXPadWithConv3DBackpropFilterWithBias of ConvBackpropFilterOp<GPUDevice, Eigen::bfloat16, false, true, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418547: I itex/core/utils/op_kernel.cc:684] Register the Conv2DBackpropFilter of ConvBackpropFilterOp<GPUDevice, float, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418554: I itex/core/utils/op_kernel.cc:684] Register the _ITEXConv2DBackpropFilterWithBias of ConvBackpropFilterOp<GPUDevice, float, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418560: I itex/core/utils/op_kernel.cc:684] Register the Conv3DBackpropFilter of ConvBackpropFilterOp<GPUDevice, float, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418566: I itex/core/utils/op_kernel.cc:684] Register the Conv3DBackpropFilterV2 of ConvBackpropFilterOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418572: I itex/core/utils/op_kernel.cc:684] Register the _ITEXConv3DBackpropFilterWithBias of ConvBackpropFilterOp<GPUDevice, float, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418580: I itex/core/utils/op_kernel.cc:684] Register the _ITEXPadWithConv2DBackpropFilter of ConvBackpropFilterOp<GPUDevice, float, false, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418588: I itex/core/utils/op_kernel.cc:684] Register the _ITEXPadWithConv2DBackpropFilterWithBias of ConvBackpropFilterOp<GPUDevice, float, false, true, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418596: I itex/core/utils/op_kernel.cc:684] Register the _ITEXPadWithConv3DBackpropFilter of ConvBackpropFilterOp<GPUDevice, float, false, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418603: I itex/core/utils/op_kernel.cc:684] Register the _ITEXPadWithConv3DBackpropFilterV2 of ConvBackpropFilterOp<GPUDevice, float, false, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418612: I itex/core/utils/op_kernel.cc:684] Register the _ITEXPadWithConv3DBackpropFilterWithBias of ConvBackpropFilterOp<GPUDevice, float, false, true, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418619: I itex/core/utils/op_kernel.cc:684] Register the Conv2DBackpropFilter of ConvBackpropFilterOp<GPUDevice, double, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418625: I itex/core/utils/op_kernel.cc:684] Register the Conv3DBackpropFilter of ConvBackpropFilterOp<GPUDevice, double, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418630: I itex/core/utils/op_kernel.cc:684] Register the Conv3DBackpropFilterV2 of ConvBackpropFilterOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418639: I itex/core/utils/op_kernel.cc:684] Register the DepthwiseConv2dNativeBackpropFilter of ConvBackpropFilterOp<GPUDevice, Eigen::bfloat16, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418646: I itex/core/utils/op_kernel.cc:684] Register the DepthwiseConv2dNativeBackpropFilter of ConvBackpropFilterOp<GPUDevice, float, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418653: I itex/core/utils/op_kernel.cc:684] Register the DepthwiseConv2dNativeBackpropFilter of ConvBackpropFilterOp<GPUDevice, double, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418664: I itex/core/utils/op_kernel.cc:684] Register the Conv2DBackpropInput of ConvBackpropInputOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418671: I itex/core/utils/op_kernel.cc:684] Register the Conv3DBackpropInput of ConvBackpropInputOp<GPUDevice, Eigen::half, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418677: I itex/core/utils/op_kernel.cc:684] Register the Conv3DBackpropInputV2 of ConvBackpropInputOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418684: I itex/core/utils/op_kernel.cc:684] Register the _ITEXConv2DBackpropInputWithSlice of ConvBackpropInputOp<GPUDevice, Eigen::half, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418692: I itex/core/utils/op_kernel.cc:684] Register the _ITEXConv3DBackpropInputV2WithSlice of ConvBackpropInputOp<GPUDevice, Eigen::half, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418698: I itex/core/utils/op_kernel.cc:684] Register the Conv2DBackpropInput of ConvBackpropInputOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418705: I itex/core/utils/op_kernel.cc:684] Register the Conv3DBackpropInput of ConvBackpropInputOp<GPUDevice, Eigen::bfloat16, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418713: I itex/core/utils/op_kernel.cc:684] Register the Conv3DBackpropInputV2 of ConvBackpropInputOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418719: I itex/core/utils/op_kernel.cc:684] Register the _ITEXConv2DBackpropInputWithSlice of ConvBackpropInputOp<GPUDevice, Eigen::bfloat16, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418726: I itex/core/utils/op_kernel.cc:684] Register the _ITEXConv3DBackpropInputV2WithSlice of ConvBackpropInputOp<GPUDevice, Eigen::bfloat16, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418734: I itex/core/utils/op_kernel.cc:684] Register the Conv2DBackpropInput of ConvBackpropInputOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418740: I itex/core/utils/op_kernel.cc:684] Register the Conv3DBackpropInput of ConvBackpropInputOp<GPUDevice, float, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418746: I itex/core/utils/op_kernel.cc:684] Register the Conv3DBackpropInputV2 of ConvBackpropInputOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418754: I itex/core/utils/op_kernel.cc:684] Register the _ITEXConv2DBackpropInputWithSlice of ConvBackpropInputOp<GPUDevice, float, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418761: I itex/core/utils/op_kernel.cc:684] Register the _ITEXConv3DBackpropInputV2WithSlice of ConvBackpropInputOp<GPUDevice, float, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418767: I itex/core/utils/op_kernel.cc:684] Register the Conv2DBackpropInput of ConvBackpropInputOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418774: I itex/core/utils/op_kernel.cc:684] Register the Conv3DBackpropInput of ConvBackpropInputOp<GPUDevice, double, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418780: I itex/core/utils/op_kernel.cc:684] Register the Conv3DBackpropInputV2 of ConvBackpropInputOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418786: I itex/core/utils/op_kernel.cc:684] Register the DepthwiseConv2dNativeBackpropInput of ConvBackpropInputOp<GPUDevice, Eigen::bfloat16, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418793: I itex/core/utils/op_kernel.cc:684] Register the DepthwiseConv2dNativeBackpropInput of ConvBackpropInputOp<GPUDevice, float, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418800: I itex/core/utils/op_kernel.cc:684] Register the DepthwiseConv2dNativeBackpropInput of ConvBackpropInputOp<GPUDevice, double, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418811: I itex/core/utils/op_kernel.cc:684] Register the Conv2D of ConvOpBase<GPUDevice, Eigen::half, Eigen::half, Eigen::half, Eigen::half, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418817: I itex/core/utils/op_kernel.cc:684] Register the DepthwiseConv2dNative of ConvOpBase<GPUDevice, Eigen::half, Eigen::half, Eigen::half, Eigen::half, Eigen::half, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418824: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedConv2D of FusedConvOp<GPUDevice, Eigen::half, Eigen::half, Eigen::half, Eigen::half, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418831: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedDepthwiseConv2dNative of FusedConvOp<GPUDevice, Eigen::half, Eigen::half, Eigen::half, Eigen::half, Eigen::half, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418838: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedConv2DWithSum of FusedConvOp<GPUDevice, Eigen::half, Eigen::half, Eigen::half, Eigen::half, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418843: I itex/core/utils/op_kernel.cc:684] Register the _PadWithConv2D of ConvOpBase<GPUDevice, Eigen::half, Eigen::half, Eigen::half, Eigen::half, Eigen::half, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418853: I itex/core/utils/op_kernel.cc:684] Register the _PadWithFusedConv2D of FusedConvOp<GPUDevice, Eigen::half, Eigen::half, Eigen::half, Eigen::half, Eigen::half, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418861: I itex/core/utils/op_kernel.cc:684] Register the Conv2D of ConvOpBase<GPUDevice, float, float, float, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418867: I itex/core/utils/op_kernel.cc:684] Register the DepthwiseConv2dNative of ConvOpBase<GPUDevice, float, float, float, float, float, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418874: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedConv2D of FusedConvOp<GPUDevice, float, float, float, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418880: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedDepthwiseConv2dNative of FusedConvOp<GPUDevice, float, float, float, float, float, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418885: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedConv2DWithSum of FusedConvOp<GPUDevice, float, float, float, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418891: I itex/core/utils/op_kernel.cc:684] Register the _PadWithConv2D of ConvOpBase<GPUDevice, float, float, float, float, float, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418899: I itex/core/utils/op_kernel.cc:684] Register the _PadWithFusedConv2D of FusedConvOp<GPUDevice, float, float, float, float, float, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418907: I itex/core/utils/op_kernel.cc:684] Register the Conv2D of ConvOpBase<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418912: I itex/core/utils/op_kernel.cc:684] Register the DepthwiseConv2dNative of ConvOpBase<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418919: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedConv2D of FusedConvOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418925: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedDepthwiseConv2dNative of FusedConvOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418930: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedConv2DWithSum of FusedConvOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418937: I itex/core/utils/op_kernel.cc:684] Register the _PadWithConv2D of ConvOpBase<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418945: I itex/core/utils/op_kernel.cc:684] Register the _PadWithFusedConv2D of FusedConvOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418953: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedConv3D of FusedConvOp<GPUDevice, Eigen::half, Eigen::half, Eigen::half, Eigen::half, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418960: I itex/core/utils/op_kernel.cc:684] Register the _PadWithConv3D of ConvOpBase<GPUDevice, Eigen::half, Eigen::half, Eigen::half, Eigen::half, Eigen::half, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418967: I itex/core/utils/op_kernel.cc:684] Register the _PadWithFusedConv3D of FusedConvOp<GPUDevice, Eigen::half, Eigen::half, Eigen::half, Eigen::half, Eigen::half, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418975: I itex/core/utils/op_kernel.cc:684] Register the Conv3D of ConvOpBase<GPUDevice, Eigen::half, Eigen::half, Eigen::half, Eigen::half, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418981: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedConv3D of FusedConvOp<GPUDevice, float, float, float, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418987: I itex/core/utils/op_kernel.cc:684] Register the _PadWithConv3D of ConvOpBase<GPUDevice, float, float, float, float, float, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.418993: I itex/core/utils/op_kernel.cc:684] Register the _PadWithFusedConv3D of FusedConvOp<GPUDevice, float, float, float, float, float, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419001: I itex/core/utils/op_kernel.cc:684] Register the Conv3D of ConvOpBase<GPUDevice, float, float, float, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419007: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedConv3D of FusedConvOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419014: I itex/core/utils/op_kernel.cc:684] Register the _PadWithConv3D of ConvOpBase<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419021: I itex/core/utils/op_kernel.cc:684] Register the _PadWithFusedConv3D of FusedConvOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419028: I itex/core/utils/op_kernel.cc:684] Register the Conv3D of ConvOpBase<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419034: I itex/core/utils/op_kernel.cc:684] Register the Conv2D of ConvOpBase<GPUDevice, double, double, double, double, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419039: I itex/core/utils/op_kernel.cc:684] Register the Conv3D of ConvOpBase<GPUDevice, double, double, double, double, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419047: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizeV2WithQuantizedConv2D of NoImplementOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.419061: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DWithDequantize of NoImplementOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.419075: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DWithCast of NoImplementOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.419086: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DWithDequantize of NoImplementOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.419096: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DWithCast of NoImplementOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.419106: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizeV2WithQuantizedConv2D of NoImplementOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.419123: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DWithDequantize of NoImplementOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.419133: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DWithCast of NoImplementOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.419143: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DWithDequantize of NoImplementOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.419154: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DWithCast of NoImplementOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.419167: I itex/core/utils/op_kernel.cc:684] Register the DataFormatDimMap of DataFormatDimMapOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419174: I itex/core/utils/op_kernel.cc:684] Register the DataFormatDimMap of DataFormatDimMapOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419181: I itex/core/utils/op_kernel.cc:684] Register the DataFormatVecPermute of DataFormatVecPermuteOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419187: I itex/core/utils/op_kernel.cc:684] Register the DataFormatVecPermute of DataFormatVecPermuteOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419193: I itex/core/utils/op_kernel.cc:684] Register the DebugNumericSummaryV2 of DebugNumericSummaryV2Op<GPUDevice, Eigen::half, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419200: I itex/core/utils/op_kernel.cc:684] Register the DebugNumericSummaryV2 of DebugNumericSummaryV2Op<GPUDevice, Eigen::bfloat16, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419208: I itex/core/utils/op_kernel.cc:684] Register the DebugNumericSummaryV2 of DebugNumericSummaryV2Op<GPUDevice, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419215: I itex/core/utils/op_kernel.cc:684] Register the DebugNumericSummaryV2 of DebugNumericSummaryV2Op<GPUDevice, double, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419225: I itex/core/utils/op_kernel.cc:684] Register the DebugNumericSummaryV2 of DebugNumericSummaryV2Op<GPUDevice, int16, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419233: I itex/core/utils/op_kernel.cc:684] Register the DebugNumericSummaryV2 of DebugNumericSummaryV2Op<GPUDevice, int32, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419240: I itex/core/utils/op_kernel.cc:684] Register the DebugNumericSummaryV2 of DebugNumericSummaryV2Op<GPUDevice, Eigen::half, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419246: I itex/core/utils/op_kernel.cc:684] Register the DebugNumericSummaryV2 of DebugNumericSummaryV2Op<GPUDevice, Eigen::bfloat16, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419253: I itex/core/utils/op_kernel.cc:684] Register the DebugNumericSummaryV2 of DebugNumericSummaryV2Op<GPUDevice, float, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419260: I itex/core/utils/op_kernel.cc:684] Register the DebugNumericSummaryV2 of DebugNumericSummaryV2Op<GPUDevice, double, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419268: I itex/core/utils/op_kernel.cc:684] Register the DebugNumericSummaryV2 of DebugNumericSummaryV2Op<GPUDevice, int16, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419274: I itex/core/utils/op_kernel.cc:684] Register the DebugNumericSummaryV2 of DebugNumericSummaryV2Op<GPUDevice, int32, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419287: I itex/core/utils/op_kernel.cc:684] Register the Assign of AssignOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419293: I itex/core/utils/op_kernel.cc:684] Register the Assign of AssignOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419300: I itex/core/utils/op_kernel.cc:684] Register the Assign of AssignOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419306: I itex/core/utils/op_kernel.cc:684] Register the Assign of AssignOp<GPUDevice, bool> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419312: I itex/core/utils/op_kernel.cc:684] Register the Assign of AssignOp<GPUDevice, ::itex::int8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419317: I itex/core/utils/op_kernel.cc:684] Register the Assign of AssignOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419324: I itex/core/utils/op_kernel.cc:684] Register the Assign of AssignOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419330: I itex/core/utils/op_kernel.cc:684] Register the Assign of AssignOp<GPUDevice, ::itex::uint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419335: I itex/core/utils/op_kernel.cc:684] Register the Assign of AssignOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419340: I itex/core/utils/op_kernel.cc:684] Register the Assign of AssignOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419346: I itex/core/utils/op_kernel.cc:684] Register the Assign of AssignOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419353: I itex/core/utils/op_kernel.cc:684] Register the AssignAdd of DenseUpdateOp<GPUDevice, Eigen::half, DenseUpdateType::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419359: I itex/core/utils/op_kernel.cc:684] Register the AssignSub of DenseUpdateOp<GPUDevice, Eigen::half, DenseUpdateType::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419364: I itex/core/utils/op_kernel.cc:684] Register the AssignAdd of DenseUpdateOp<GPUDevice, float, DenseUpdateType::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419370: I itex/core/utils/op_kernel.cc:684] Register the AssignSub of DenseUpdateOp<GPUDevice, float, DenseUpdateType::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419376: I itex/core/utils/op_kernel.cc:684] Register the AssignAdd of DenseUpdateOp<GPUDevice, Eigen::bfloat16, DenseUpdateType::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419382: I itex/core/utils/op_kernel.cc:684] Register the AssignSub of DenseUpdateOp<GPUDevice, Eigen::bfloat16, DenseUpdateType::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419387: I itex/core/utils/op_kernel.cc:684] Register the AssignAdd of DenseUpdateOp<GPUDevice, ::itex::int32, DenseUpdateType::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419392: I itex/core/utils/op_kernel.cc:684] Register the AssignSub of DenseUpdateOp<GPUDevice, ::itex::int32, DenseUpdateType::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419400: I itex/core/utils/op_kernel.cc:684] Register the AssignAdd of DenseUpdateOp<GPUDevice, ::itex::int64, DenseUpdateType::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419405: I itex/core/utils/op_kernel.cc:684] Register the AssignSub of DenseUpdateOp<GPUDevice, ::itex::int64, DenseUpdateType::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419411: I itex/core/utils/op_kernel.cc:684] Register the AssignAdd of DenseUpdateOp<GPUDevice, double, DenseUpdateType::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419416: I itex/core/utils/op_kernel.cc:684] Register the AssignSub of DenseUpdateOp<GPUDevice, double, DenseUpdateType::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419428: I itex/core/utils/op_kernel.cc:684] Register the DepthToSpace of DepthToSpaceOp<Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419434: I itex/core/utils/op_kernel.cc:684] Register the DepthToSpace of DepthToSpaceOp<float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419440: I itex/core/utils/op_kernel.cc:684] Register the DepthToSpace of DepthToSpaceOp<Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419445: I itex/core/utils/op_kernel.cc:684] Register the Dequantize of DequantizeOp<GPUDevice, ::itex::qint8, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419454: I itex/core/utils/op_kernel.cc:684] Register the Dequantize of DequantizeOp<GPUDevice, ::itex::qint8, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419462: I itex/core/utils/op_kernel.cc:684] Register the Dequantize of DequantizeOp<GPUDevice, ::itex::qint8, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419470: I itex/core/utils/op_kernel.cc:684] Register the Dequantize of DequantizeOp<GPUDevice, ::itex::quint8, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419477: I itex/core/utils/op_kernel.cc:684] Register the Dequantize of DequantizeOp<GPUDevice, ::itex::quint8, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419485: I itex/core/utils/op_kernel.cc:684] Register the Dequantize of DequantizeOp<GPUDevice, ::itex::quint8, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419496: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedDequantizeWithReshape of DequantizeReshapeOp<GPUDevice, ::itex::qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419503: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedDequantizeWithReshape of DequantizeReshapeOp<GPUDevice, ::itex::quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419510: I itex/core/utils/op_kernel.cc:684] Register the Dilation2D of DilationOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419517: I itex/core/utils/op_kernel.cc:684] Register the Dilation2D of DilationOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419523: I itex/core/utils/op_kernel.cc:684] Register the Dilation2D of DilationOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419529: I itex/core/utils/op_kernel.cc:684] Register the Dilation2D of DilationOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419534: I itex/core/utils/op_kernel.cc:684] Register the Dilation2DBackpropInput of DilationBackpropInputOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419541: I itex/core/utils/op_kernel.cc:684] Register the Dilation2DBackpropFilter of DilationBackpropFilterOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419548: I itex/core/utils/op_kernel.cc:684] Register the Dilation2DBackpropInput of DilationBackpropInputOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419553: I itex/core/utils/op_kernel.cc:684] Register the Dilation2DBackpropFilter of DilationBackpropFilterOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419563: I itex/core/utils/op_kernel.cc:684] Register the Dilation2DBackpropInput of DilationBackpropInputOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419570: I itex/core/utils/op_kernel.cc:684] Register the Dilation2DBackpropFilter of DilationBackpropFilterOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419576: I itex/core/utils/op_kernel.cc:684] Register the Dilation2DBackpropInput of DilationBackpropInputOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419582: I itex/core/utils/op_kernel.cc:684] Register the Dilation2DBackpropFilter of DilationBackpropFilterOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419590: I itex/core/utils/op_kernel.cc:684] Register the Diag of DiagOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419598: I itex/core/utils/op_kernel.cc:684] Register the Diag of DiagOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419604: I itex/core/utils/op_kernel.cc:684] Register the Diag of DiagOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419609: I itex/core/utils/op_kernel.cc:684] Register the Diag of DiagOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419614: I itex/core/utils/op_kernel.cc:684] Register the Diag of DiagOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419621: I itex/core/utils/op_kernel.cc:684] Register the Diag of DiagOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419627: I itex/core/utils/op_kernel.cc:684] Register the Diag of DiagOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419632: I itex/core/utils/op_kernel.cc:684] Register the Diag of DiagOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419638: I itex/core/utils/op_kernel.cc:684] Register the DiagPart of DiagPartOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419645: I itex/core/utils/op_kernel.cc:684] Register the DiagPart of DiagPartOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419651: I itex/core/utils/op_kernel.cc:684] Register the DiagPart of DiagPartOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419656: I itex/core/utils/op_kernel.cc:684] Register the DiagPart of DiagPartOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419661: I itex/core/utils/op_kernel.cc:684] Register the DiagPart of DiagPartOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419668: I itex/core/utils/op_kernel.cc:684] Register the DiagPart of DiagPartOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419674: I itex/core/utils/op_kernel.cc:684] Register the DiagPart of DiagPartOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419679: I itex/core/utils/op_kernel.cc:684] Register the DiagPart of DiagPartOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419688: I itex/core/utils/op_kernel.cc:684] Register the DynamicStitch of DynamicStitchOpGPU<::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419696: I itex/core/utils/op_kernel.cc:684] Register the DynamicStitch of DynamicStitchOpGPU<::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419703: I itex/core/utils/op_kernel.cc:684] Register the DynamicStitch of DynamicStitchOpGPU<Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419708: I itex/core/utils/op_kernel.cc:684] Register the DynamicStitch of DynamicStitchOpGPU<float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419715: I itex/core/utils/op_kernel.cc:684] Register the DynamicStitch of DynamicStitchOpGPU<Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419722: I itex/core/utils/op_kernel.cc:684] Register the DynamicStitch of DynamicStitchOpGPU<std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419728: I itex/core/utils/op_kernel.cc:684] Register the DynamicStitch of DynamicStitchOpGPU<double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419735: I itex/core/utils/op_kernel.cc:684] Register the DynamicStitch of DynamicStitchOpGPU<std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419744: I itex/core/utils/op_kernel.cc:684] Register the ExtractImagePatches of ExtractImagePatchesOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419752: I itex/core/utils/op_kernel.cc:684] Register the ExtractImagePatches of ExtractImagePatchesOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419758: I itex/core/utils/op_kernel.cc:684] Register the ExtractImagePatches of ExtractImagePatchesOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419764: I itex/core/utils/op_kernel.cc:684] Register the ExtractImagePatches of ExtractImagePatchesOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419770: I itex/core/utils/op_kernel.cc:684] Register the ExtractImagePatches of ExtractImagePatchesOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419778: I itex/core/utils/op_kernel.cc:684] Register the ExtractImagePatches of ExtractImagePatchesOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419788: I itex/core/utils/op_kernel.cc:684] Register the ExtractVolumePatches of ExtractVolumePatchesOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419794: I itex/core/utils/op_kernel.cc:684] Register the ExtractVolumePatches of ExtractVolumePatchesOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419801: I itex/core/utils/op_kernel.cc:684] Register the ExtractVolumePatches of ExtractVolumePatchesOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419807: I itex/core/utils/op_kernel.cc:684] Register the ExtractVolumePatches of ExtractVolumePatchesOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419815: I itex/core/utils/op_kernel.cc:684] Register the FusedBatchNorm of FusedBatchNormOp<GPUDevice, float, float, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419821: I itex/core/utils/op_kernel.cc:684] Register the FusedBatchNorm of FusedBatchNormOp<GPUDevice, Eigen::bfloat16, float, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419829: I itex/core/utils/op_kernel.cc:684] Register the FusedBatchNorm of FusedBatchNormOp<GPUDevice, Eigen::half, float, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419835: I itex/core/utils/op_kernel.cc:684] Register the FusedBatchNormV2 of CustomFusedBatchNormOp<GPUDevice, float, float, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419842: I itex/core/utils/op_kernel.cc:684] Register the FusedBatchNormV3 of CustomFusedBatchNormOp<GPUDevice, float, float, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419849: I itex/core/utils/op_kernel.cc:684] Register the _FusedBatchNormEx of CustomFusedBatchNormOp<GPUDevice, float, float, true, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419856: I itex/core/utils/op_kernel.cc:684] Register the FusedBatchNormV2 of CustomFusedBatchNormOp<GPUDevice, Eigen::bfloat16, float, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419863: I itex/core/utils/op_kernel.cc:684] Register the FusedBatchNormV3 of CustomFusedBatchNormOp<GPUDevice, Eigen::bfloat16, float, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419870: I itex/core/utils/op_kernel.cc:684] Register the _FusedBatchNormEx of CustomFusedBatchNormOp<GPUDevice, Eigen::bfloat16, float, true, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419876: I itex/core/utils/op_kernel.cc:684] Register the FusedBatchNormV2 of CustomFusedBatchNormOp<GPUDevice, Eigen::half, float, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419884: I itex/core/utils/op_kernel.cc:684] Register the FusedBatchNormV3 of CustomFusedBatchNormOp<GPUDevice, Eigen::half, float, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419890: I itex/core/utils/op_kernel.cc:684] Register the _FusedBatchNormEx of CustomFusedBatchNormOp<GPUDevice, Eigen::half, float, true, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419897: I itex/core/utils/op_kernel.cc:684] Register the FusedBatchNormGrad of CustomFusedBatchNormGradOp<GPUDevice, float, float, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419903: I itex/core/utils/op_kernel.cc:684] Register the FusedBatchNormGradV2 of CustomFusedBatchNormGradOp<GPUDevice, float, float, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419910: I itex/core/utils/op_kernel.cc:684] Register the FusedBatchNormGradV3 of CustomFusedBatchNormGradOp<GPUDevice, float, float, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419917: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedBatchNormExGrad of CustomFusedBatchNormGradOp<GPUDevice, float, float, true, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419925: I itex/core/utils/op_kernel.cc:684] Register the FusedBatchNormGrad of CustomFusedBatchNormGradOp<GPUDevice, Eigen::bfloat16, float, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419931: I itex/core/utils/op_kernel.cc:684] Register the FusedBatchNormGradV2 of CustomFusedBatchNormGradOp<GPUDevice, Eigen::bfloat16, float, false, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419938: I itex/core/utils/op_kernel.cc:684] Register the FusedBatchNormGradV3 of CustomFusedBatchNormGradOp<GPUDevice, Eigen::bfloat16, float, true, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419945: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedBatchNormExGrad of CustomFusedBatchNormGradOp<GPUDevice, Eigen::bfloat16, float, true, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419952: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedBatchNorm of QuantizedFusedBatchNormOp<GPUDevice, qint8, float, false, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419964: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedBinary of FusedBinaryOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419971: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedBinary of FusedBinaryOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419977: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedBinary of FusedBinaryOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419985: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedRandom of FusedRandomOp<float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.419993: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedRandom of FusedRandomOp<Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420001: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedRandom of FusedRandomOp<Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420012: I itex/core/utils/op_kernel.cc:684] Register the Gather of GatherOp<GPUDevice, ::itex::int32, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420019: I itex/core/utils/op_kernel.cc:684] Register the GatherV2 of GatherOp<GPUDevice, ::itex::int32, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420026: I itex/core/utils/op_kernel.cc:684] Register the Gather of GatherOp<GPUDevice, ::itex::int32, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420034: I itex/core/utils/op_kernel.cc:684] Register the GatherV2 of GatherOp<GPUDevice, ::itex::int32, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420041: I itex/core/utils/op_kernel.cc:684] Register the Gather of GatherOp<GPUDevice, ::itex::int64, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420048: I itex/core/utils/op_kernel.cc:684] Register the GatherV2 of GatherOp<GPUDevice, ::itex::int64, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420058: I itex/core/utils/op_kernel.cc:684] Register the Gather of GatherOp<GPUDevice, ::itex::int64, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420064: I itex/core/utils/op_kernel.cc:684] Register the GatherV2 of GatherOp<GPUDevice, ::itex::int64, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420071: I itex/core/utils/op_kernel.cc:684] Register the Gather of GatherOp<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420079: I itex/core/utils/op_kernel.cc:684] Register the GatherV2 of GatherOp<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420086: I itex/core/utils/op_kernel.cc:684] Register the Gather of GatherOp<GPUDevice, Eigen::half, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420092: I itex/core/utils/op_kernel.cc:684] Register the GatherV2 of GatherOp<GPUDevice, Eigen::half, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420101: I itex/core/utils/op_kernel.cc:684] Register the Gather of GatherOp<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420108: I itex/core/utils/op_kernel.cc:684] Register the GatherV2 of GatherOp<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420115: I itex/core/utils/op_kernel.cc:684] Register the Gather of GatherOp<GPUDevice, float, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420122: I itex/core/utils/op_kernel.cc:684] Register the GatherV2 of GatherOp<GPUDevice, float, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420129: I itex/core/utils/op_kernel.cc:684] Register the Gather of GatherOp<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420135: I itex/core/utils/op_kernel.cc:684] Register the GatherV2 of GatherOp<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420142: I itex/core/utils/op_kernel.cc:684] Register the Gather of GatherOp<GPUDevice, Eigen::bfloat16, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420149: I itex/core/utils/op_kernel.cc:684] Register the GatherV2 of GatherOp<GPUDevice, Eigen::bfloat16, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420157: I itex/core/utils/op_kernel.cc:684] Register the Gather of GatherOp<GPUDevice, bool, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420163: I itex/core/utils/op_kernel.cc:684] Register the GatherV2 of GatherOp<GPUDevice, bool, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420170: I itex/core/utils/op_kernel.cc:684] Register the Gather of GatherOp<GPUDevice, bool, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420179: I itex/core/utils/op_kernel.cc:684] Register the GatherV2 of GatherOp<GPUDevice, bool, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420186: I itex/core/utils/op_kernel.cc:684] Register the Gather of GatherOp<GPUDevice, std::complex<float>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420191: I itex/core/utils/op_kernel.cc:684] Register the GatherV2 of GatherOp<GPUDevice, std::complex<float>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420199: I itex/core/utils/op_kernel.cc:684] Register the Gather of GatherOp<GPUDevice, std::complex<float>, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420206: I itex/core/utils/op_kernel.cc:684] Register the GatherV2 of GatherOp<GPUDevice, std::complex<float>, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420213: I itex/core/utils/op_kernel.cc:684] Register the Gather of GatherOp<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420220: I itex/core/utils/op_kernel.cc:684] Register the GatherV2 of GatherOp<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420227: I itex/core/utils/op_kernel.cc:684] Register the Gather of GatherOp<GPUDevice, double, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420234: I itex/core/utils/op_kernel.cc:684] Register the GatherV2 of GatherOp<GPUDevice, double, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420242: I itex/core/utils/op_kernel.cc:684] Register the Gather of GatherOp<GPUDevice, std::complex<double>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420248: I itex/core/utils/op_kernel.cc:684] Register the GatherV2 of GatherOp<GPUDevice, std::complex<double>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420255: I itex/core/utils/op_kernel.cc:684] Register the Gather of GatherOp<GPUDevice, std::complex<double>, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420263: I itex/core/utils/op_kernel.cc:684] Register the GatherV2 of GatherOp<GPUDevice, std::complex<double>, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420273: I itex/core/utils/op_kernel.cc:684] Register the GatherNd of GatherNdOp<GPUDevice, ::itex::int32, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420280: I itex/core/utils/op_kernel.cc:684] Register the GatherNd of GatherNdOp<GPUDevice, ::itex::int32, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420288: I itex/core/utils/op_kernel.cc:684] Register the GatherNd of GatherNdOp<GPUDevice, ::itex::int64, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420294: I itex/core/utils/op_kernel.cc:684] Register the GatherNd of GatherNdOp<GPUDevice, ::itex::int64, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420301: I itex/core/utils/op_kernel.cc:684] Register the GatherNd of GatherNdOp<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420308: I itex/core/utils/op_kernel.cc:684] Register the GatherNd of GatherNdOp<GPUDevice, Eigen::half, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420314: I itex/core/utils/op_kernel.cc:684] Register the GatherNd of GatherNdOp<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420321: I itex/core/utils/op_kernel.cc:684] Register the GatherNd of GatherNdOp<GPUDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420328: I itex/core/utils/op_kernel.cc:684] Register the GatherNd of GatherNdOp<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420334: I itex/core/utils/op_kernel.cc:684] Register the GatherNd of GatherNdOp<GPUDevice, Eigen::bfloat16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420342: I itex/core/utils/op_kernel.cc:684] Register the GatherNd of GatherNdOp<GPUDevice, std::complex<float>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420348: I itex/core/utils/op_kernel.cc:684] Register the GatherNd of GatherNdOp<GPUDevice, std::complex<float>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420354: I itex/core/utils/op_kernel.cc:684] Register the GatherNd of GatherNdOp<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420362: I itex/core/utils/op_kernel.cc:684] Register the GatherNd of GatherNdOp<GPUDevice, double, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420368: I itex/core/utils/op_kernel.cc:684] Register the GatherNd of GatherNdOp<GPUDevice, std::complex<double>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420375: I itex/core/utils/op_kernel.cc:684] Register the GatherNd of GatherNdOp<GPUDevice, std::complex<double>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420386: I itex/core/utils/op_kernel.cc:684] Register the HistogramFixedWidth of HistogramFixedWidthOp<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420394: I itex/core/utils/op_kernel.cc:684] Register the HistogramFixedWidth of HistogramFixedWidthOp<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420403: I itex/core/utils/op_kernel.cc:684] Register the HistogramFixedWidth of HistogramFixedWidthOp<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420410: I itex/core/utils/op_kernel.cc:684] Register the HistogramFixedWidth of HistogramFixedWidthOp<GPUDevice, ::itex::int32, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420418: I itex/core/utils/op_kernel.cc:684] Register the HistogramFixedWidth of HistogramFixedWidthOp<GPUDevice, ::itex::int64, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420426: I itex/core/utils/op_kernel.cc:684] Register the HistogramFixedWidth of HistogramFixedWidthOp<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420433: I itex/core/utils/op_kernel.cc:684] Register the InplaceAdd of InplaceOp<GPUDevice, functor::I_ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420439: I itex/core/utils/op_kernel.cc:684] Register the InplaceSub of InplaceOp<GPUDevice, functor::I_SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420446: I itex/core/utils/op_kernel.cc:684] Register the InplaceUpdate of InplaceOp<GPUDevice, functor::I_UPDATE> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420453: I itex/core/utils/op_kernel.cc:684] Register the DeepCopy of CopyOp<GPUDevice> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420459: I itex/core/utils/op_kernel.cc:684] Register the Empty of EmptyOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420466: I itex/core/utils/op_kernel.cc:684] Register the InplaceAdd of InplaceOp<GPUDevice, functor::I_ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420471: I itex/core/utils/op_kernel.cc:684] Register the InplaceSub of InplaceOp<GPUDevice, functor::I_SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420476: I itex/core/utils/op_kernel.cc:684] Register the InplaceUpdate of InplaceOp<GPUDevice, functor::I_UPDATE> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420483: I itex/core/utils/op_kernel.cc:684] Register the DeepCopy of CopyOp<GPUDevice> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420489: I itex/core/utils/op_kernel.cc:684] Register the Empty of EmptyOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420494: I itex/core/utils/op_kernel.cc:684] Register the InplaceAdd of InplaceOp<GPUDevice, functor::I_ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420500: I itex/core/utils/op_kernel.cc:684] Register the InplaceSub of InplaceOp<GPUDevice, functor::I_SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420506: I itex/core/utils/op_kernel.cc:684] Register the InplaceUpdate of InplaceOp<GPUDevice, functor::I_UPDATE> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420512: I itex/core/utils/op_kernel.cc:684] Register the DeepCopy of CopyOp<GPUDevice> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420517: I itex/core/utils/op_kernel.cc:684] Register the Empty of EmptyOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420525: I itex/core/utils/op_kernel.cc:684] Register the InplaceAdd of InplaceOp<GPUDevice, functor::I_ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420530: I itex/core/utils/op_kernel.cc:684] Register the InplaceSub of InplaceOp<GPUDevice, functor::I_SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420536: I itex/core/utils/op_kernel.cc:684] Register the InplaceUpdate of InplaceOp<GPUDevice, functor::I_UPDATE> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420541: I itex/core/utils/op_kernel.cc:684] Register the DeepCopy of CopyOp<GPUDevice> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420547: I itex/core/utils/op_kernel.cc:684] Register the Empty of EmptyOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420553: I itex/core/utils/op_kernel.cc:684] Register the InplaceAdd of InplaceOp<GPUDevice, functor::I_ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420559: I itex/core/utils/op_kernel.cc:684] Register the InplaceSub of InplaceOp<GPUDevice, functor::I_SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420564: I itex/core/utils/op_kernel.cc:684] Register the InplaceUpdate of InplaceOp<GPUDevice, functor::I_UPDATE> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420569: I itex/core/utils/op_kernel.cc:684] Register the DeepCopy of CopyOp<GPUDevice> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420575: I itex/core/utils/op_kernel.cc:684] Register the Empty of EmptyOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420582: I itex/core/utils/op_kernel.cc:684] Register the Empty of EmptyOp<GPUDevice, itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420588: I itex/core/utils/op_kernel.cc:684] Register the InplaceUpdate of InplaceOp<GPUDevice, functor::I_UPDATE> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420594: I itex/core/utils/op_kernel.cc:684] Register the _ParallelConcatStart of ParallelConcatStart<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420601: I itex/core/utils/op_kernel.cc:684] Register the _ParallelConcatUpdate of ParallelConcatUpdate<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420609: I itex/core/utils/op_kernel.cc:684] Register the ParallelConcat of FailureKernel on the GPU backend  with device name XPU
2023-01-06 02:12:16.420615: I itex/core/utils/op_kernel.cc:684] Register the _ParallelConcatStart of ParallelConcatStart<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420621: I itex/core/utils/op_kernel.cc:684] Register the _ParallelConcatUpdate of ParallelConcatUpdate<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420627: I itex/core/utils/op_kernel.cc:684] Register the ParallelConcat of FailureKernel on the GPU backend  with device name XPU
2023-01-06 02:12:16.420633: I itex/core/utils/op_kernel.cc:684] Register the _ParallelConcatStart of ParallelConcatStart<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420639: I itex/core/utils/op_kernel.cc:684] Register the _ParallelConcatUpdate of ParallelConcatUpdate<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420644: I itex/core/utils/op_kernel.cc:684] Register the ParallelConcat of FailureKernel on the GPU backend  with device name XPU
2023-01-06 02:12:16.420651: I itex/core/utils/op_kernel.cc:684] Register the _ParallelConcatStart of ParallelConcatStart<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420657: I itex/core/utils/op_kernel.cc:684] Register the _ParallelConcatUpdate of ParallelConcatUpdate<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420662: I itex/core/utils/op_kernel.cc:684] Register the ParallelConcat of FailureKernel on the GPU backend  with device name XPU
2023-01-06 02:12:16.420667: I itex/core/utils/op_kernel.cc:684] Register the _ParallelConcatStart of ParallelConcatStart<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420675: I itex/core/utils/op_kernel.cc:684] Register the _ParallelConcatUpdate of ParallelConcatUpdate<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420681: I itex/core/utils/op_kernel.cc:684] Register the ParallelConcat of FailureKernel on the GPU backend  with device name XPU
2023-01-06 02:12:16.420687: I itex/core/utils/op_kernel.cc:684] Register the _ParallelConcatUpdate of ParallelConcatUpdate<CPUDevice, itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420697: I itex/core/utils/op_kernel.cc:684] Register the InTopKV2 of InTopK<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420703: I itex/core/utils/op_kernel.cc:684] Register the InTopKV2 of InTopK<GPUDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420709: I itex/core/utils/op_kernel.cc:684] Register the InTopK of InTopK<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420714: I itex/core/utils/op_kernel.cc:684] Register the InTopK of InTopK<GPUDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420723: I itex/core/utils/op_kernel.cc:684] Register the InstanceNorm of InstanceNormOp<GPUDevice, float, float, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420730: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedInstanceNorm of InstanceNormOp<GPUDevice, float, float, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420737: I itex/core/utils/op_kernel.cc:684] Register the InstanceNorm of InstanceNormOp<GPUDevice, Eigen::half, float, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420745: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedInstanceNorm of InstanceNormOp<GPUDevice, Eigen::half, float, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420752: I itex/core/utils/op_kernel.cc:684] Register the InstanceNorm of InstanceNormOp<GPUDevice, Eigen::bfloat16, float, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420760: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedInstanceNorm of InstanceNormOp<GPUDevice, Eigen::bfloat16, float, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420770: I itex/core/utils/op_kernel.cc:684] Register the TopK of TopK<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420776: I itex/core/utils/op_kernel.cc:684] Register the TopKV2 of TopK<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420783: I itex/core/utils/op_kernel.cc:684] Register the TopK of TopK<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420789: I itex/core/utils/op_kernel.cc:684] Register the TopKV2 of TopK<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420796: I itex/core/utils/op_kernel.cc:684] Register the TopK of TopK<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420802: I itex/core/utils/op_kernel.cc:684] Register the TopKV2 of TopK<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420808: I itex/core/utils/op_kernel.cc:684] Register the TopK of TopK<GPUDevice, ::itex::uint64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420814: I itex/core/utils/op_kernel.cc:684] Register the TopKV2 of TopK<GPUDevice, ::itex::uint64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420821: I itex/core/utils/op_kernel.cc:684] Register the TopK of TopK<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420827: I itex/core/utils/op_kernel.cc:684] Register the TopKV2 of TopK<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420833: I itex/core/utils/op_kernel.cc:684] Register the TopK of TopK<GPUDevice, ::itex::uint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420838: I itex/core/utils/op_kernel.cc:684] Register the TopKV2 of TopK<GPUDevice, ::itex::uint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420844: I itex/core/utils/op_kernel.cc:684] Register the TopK of TopK<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420850: I itex/core/utils/op_kernel.cc:684] Register the TopKV2 of TopK<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420856: I itex/core/utils/op_kernel.cc:684] Register the TopK of TopK<GPUDevice, ::itex::uint16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420862: I itex/core/utils/op_kernel.cc:684] Register the TopKV2 of TopK<GPUDevice, ::itex::uint16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420869: I itex/core/utils/op_kernel.cc:684] Register the TopK of TopK<GPUDevice, ::itex::int16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420875: I itex/core/utils/op_kernel.cc:684] Register the TopKV2 of TopK<GPUDevice, ::itex::int16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420880: I itex/core/utils/op_kernel.cc:684] Register the TopK of TopK<GPUDevice, ::itex::uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420886: I itex/core/utils/op_kernel.cc:684] Register the TopKV2 of TopK<GPUDevice, ::itex::uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420892: I itex/core/utils/op_kernel.cc:684] Register the TopK of TopK<GPUDevice, ::itex::int8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420898: I itex/core/utils/op_kernel.cc:684] Register the TopKV2 of TopK<GPUDevice, ::itex::int8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420907: I itex/core/utils/op_kernel.cc:684] Register the L2Loss of L2LossOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420913: I itex/core/utils/op_kernel.cc:684] Register the L2Loss of L2LossOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420920: I itex/core/utils/op_kernel.cc:684] Register the L2Loss of L2LossOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420926: I itex/core/utils/op_kernel.cc:684] Register the L2Loss of L2LossOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420932: I itex/core/utils/op_kernel.cc:684] Register the LayerNorm of LayerNormOp<GPUDevice, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420941: I itex/core/utils/op_kernel.cc:684] Register the LayerNorm of LayerNormOp<GPUDevice, Eigen::bfloat16, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420948: I itex/core/utils/op_kernel.cc:684] Register the LayerNorm of LayerNormOp<GPUDevice, Eigen::half, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420954: I itex/core/utils/op_kernel.cc:684] Register the LayerNormGrad of LayerNormGradOp<GPUDevice, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420962: I itex/core/utils/op_kernel.cc:684] Register the LayerNormGrad of LayerNormGradOp<GPUDevice, Eigen::bfloat16, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420969: I itex/core/utils/op_kernel.cc:684] Register the _MklLayerNorm of LayerNormOp<GPUDevice, float, float, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420974: I itex/core/utils/op_kernel.cc:684] Register the _MklLayerNorm of LayerNormOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420983: I itex/core/utils/op_kernel.cc:684] Register the LRN of LRNOp<Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420990: I itex/core/utils/op_kernel.cc:684] Register the LRN of LRNOp<float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.420996: I itex/core/utils/op_kernel.cc:684] Register the LRN of LRNOp<Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421002: I itex/core/utils/op_kernel.cc:684] Register the LRNGrad of LRNGradOp<float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421007: I itex/core/utils/op_kernel.cc:684] Register the LRNGrad of LRNGradOp<Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421016: I itex/core/utils/op_kernel.cc:684] Register the MatrixBandPart of MatrixBandPartOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421023: I itex/core/utils/op_kernel.cc:684] Register the MatrixBandPart of MatrixBandPartOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421030: I itex/core/utils/op_kernel.cc:684] Register the MatrixBandPart of MatrixBandPartOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421036: I itex/core/utils/op_kernel.cc:684] Register the MatrixBandPart of MatrixBandPartOp<GPUDevice, bool> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421044: I itex/core/utils/op_kernel.cc:684] Register the MatrixBandPart of MatrixBandPartOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421050: I itex/core/utils/op_kernel.cc:684] Register the MatrixBandPart of MatrixBandPartOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421057: I itex/core/utils/op_kernel.cc:684] Register the MatrixBandPart of MatrixBandPartOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421064: I itex/core/utils/op_kernel.cc:684] Register the MatrixBandPart of MatrixBandPartOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421071: I itex/core/utils/op_kernel.cc:684] Register the MatrixBandPart of MatrixBandPartOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421077: I itex/core/utils/op_kernel.cc:684] Register the BatchMatMul of BatchMatMulOp<GPUDevice, Eigen::half, Eigen::half, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421083: I itex/core/utils/op_kernel.cc:684] Register the BatchMatMulV2 of BatchMatMulOp<GPUDevice, Eigen::half, Eigen::half, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421089: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedBatchMatMulV2 of BatchMatMulOp<GPUDevice, Eigen::half, Eigen::half, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421096: I itex/core/utils/op_kernel.cc:684] Register the MatMul of MatMulOp<GPUDevice, Eigen::half, Eigen::half, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421102: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedMatMul of MatMulOp<GPUDevice, Eigen::half, Eigen::half, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421108: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedMatMulWithSum of MatMulOp<GPUDevice, Eigen::half, Eigen::half, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421114: I itex/core/utils/op_kernel.cc:684] Register the BatchMatMul of BatchMatMulOp<GPUDevice, float, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421120: I itex/core/utils/op_kernel.cc:684] Register the BatchMatMulV2 of BatchMatMulOp<GPUDevice, float, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421125: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedBatchMatMulV2 of BatchMatMulOp<GPUDevice, float, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421131: I itex/core/utils/op_kernel.cc:684] Register the MatMul of MatMulOp<GPUDevice, float, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421138: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedMatMul of MatMulOp<GPUDevice, float, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421144: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedMatMulWithSum of MatMulOp<GPUDevice, float, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421150: I itex/core/utils/op_kernel.cc:684] Register the BatchMatMul of BatchMatMulOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421155: I itex/core/utils/op_kernel.cc:684] Register the BatchMatMulV2 of BatchMatMulOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421162: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedBatchMatMulV2 of BatchMatMulOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421168: I itex/core/utils/op_kernel.cc:684] Register the MatMul of MatMulOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421174: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedMatMul of MatMulOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421180: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedMatMulWithSum of MatMulOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421186: I itex/core/utils/op_kernel.cc:684] Register the MatMul of BatchMatMulCustomOp<GPUDevice, double, double, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421192: I itex/core/utils/op_kernel.cc:684] Register the BatchMatMul of BatchMatMulCustomOp<GPUDevice, double, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421197: I itex/core/utils/op_kernel.cc:684] Register the BatchMatMulV2 of BatchMatMulCustomOp<GPUDevice, double, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421203: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedMatMulGrad of FusedMatMulGradOp<GPUDevice, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421209: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedMatMulGrad of FusedMatMulGradOp<GPUDevice, Eigen::bfloat16, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421215: I itex/core/utils/op_kernel.cc:684] Register the _ITEXAccMatMul of MatMulOp<GPUDevice, float, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421224: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedAccMatMul of MatMulOp<GPUDevice, float, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421232: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedAccMatMulWithSum of MatMulOp<GPUDevice, float, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421240: I itex/core/utils/op_kernel.cc:684] Register the _ITEXAccMatMul of MatMulOp<GPUDevice, Eigen::bfloat16, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421248: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedAccMatMul of MatMulOp<GPUDevice, Eigen::bfloat16, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421256: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedAccMatMulWithSum of MatMulOp<GPUDevice, Eigen::bfloat16, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421264: I itex/core/utils/op_kernel.cc:684] Register the _ITEXAccMatMul of MatMulOp<GPUDevice, Eigen::bfloat16, float, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421272: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedAccMatMul of MatMulOp<GPUDevice, Eigen::bfloat16, float, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421279: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedAccMatMulGrad of FusedMatMulGradOp<GPUDevice, Eigen::bfloat16, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421285: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedAccMatMulWithSum of MatMulOp<GPUDevice, Eigen::bfloat16, float, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421295: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedBatchMatMulV2AndDequantize of QuantizedBatchMatMulV2Op <GPUDevice, qint8, qint8, float, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421305: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedBatchMatMulV2AndDequantize of QuantizedBatchMatMulV2Op <GPUDevice, qint8, qint8, Eigen::bfloat16, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421314: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedBatchMatMulV2AndDequantize of QuantizedBatchMatMulV2Op <GPUDevice, qint8, qint8, Eigen::half, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421323: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedBatchMatMulV2AndDequantize of QuantizedBatchMatMulV2Op <GPUDevice, qint8, qint8, float, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421332: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedBatchMatMulV2AndDequantize of QuantizedBatchMatMulV2Op <GPUDevice, qint8, qint8, Eigen::bfloat16, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421342: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedBatchMatMulV2AndDequantize of QuantizedBatchMatMulV2Op <GPUDevice, qint8, qint8, Eigen::half, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421350: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedBatchMatMul of QuantizedBatchMatMulV2Op <GPUDevice, qint8, qint8, float, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421359: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedBatchMatMul of QuantizedBatchMatMulV2Op <GPUDevice, qint8, qint8, Eigen::bfloat16, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421367: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedBatchMatMul of QuantizedBatchMatMulV2Op <GPUDevice, qint8, qint8, Eigen::half, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421380: I itex/core/utils/op_kernel.cc:684] Register the Multinomial of StatefulMultinomialOp<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421387: I itex/core/utils/op_kernel.cc:684] Register the Multinomial of StatefulMultinomialOp<GPUDevice, Eigen::half, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421394: I itex/core/utils/op_kernel.cc:684] Register the Multinomial of StatefulMultinomialOp<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421402: I itex/core/utils/op_kernel.cc:684] Register the Multinomial of StatefulMultinomialOp<GPUDevice, Eigen::bfloat16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421410: I itex/core/utils/op_kernel.cc:684] Register the Multinomial of StatefulMultinomialOp<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421416: I itex/core/utils/op_kernel.cc:684] Register the Multinomial of StatefulMultinomialOp<GPUDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421425: I itex/core/utils/op_kernel.cc:684] Register the Multinomial of StatefulMultinomialOp<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421432: I itex/core/utils/op_kernel.cc:684] Register the Multinomial of StatefulMultinomialOp<GPUDevice, double, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421442: I itex/core/utils/op_kernel.cc:684] Register the StatelessMultinomial of StatelessMultinomialOp<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421450: I itex/core/utils/op_kernel.cc:684] Register the StatelessMultinomial of StatelessMultinomialOp<GPUDevice, Eigen::half, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421457: I itex/core/utils/op_kernel.cc:684] Register the StatelessMultinomial of StatelessMultinomialOp<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421465: I itex/core/utils/op_kernel.cc:684] Register the StatelessMultinomial of StatelessMultinomialOp<GPUDevice, Eigen::bfloat16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421473: I itex/core/utils/op_kernel.cc:684] Register the StatelessMultinomial of StatelessMultinomialOp<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421481: I itex/core/utils/op_kernel.cc:684] Register the StatelessMultinomial of StatelessMultinomialOp<GPUDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421488: I itex/core/utils/op_kernel.cc:684] Register the StatelessMultinomial of StatelessMultinomialOp<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421495: I itex/core/utils/op_kernel.cc:684] Register the StatelessMultinomial of StatelessMultinomialOp<GPUDevice, double, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421506: I itex/core/utils/op_kernel.cc:684] Register the NextAfter of BinaryOp<GPUDevice, functor::nextafter<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421512: I itex/core/utils/op_kernel.cc:684] Register the NextAfter of BinaryOp<GPUDevice, functor::nextafter<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421518: I itex/core/utils/op_kernel.cc:684] Register the NextAfter of BinaryOp<GPUDevice, functor::nextafter<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421524: I itex/core/utils/op_kernel.cc:684] Register the NextAfter of BinaryOp<GPUDevice, functor::nextafter<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421534: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, ::itex::int32, uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421542: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, ::itex::int32, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421549: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, ::itex::int32, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421557: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, ::itex::int64, uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421564: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, ::itex::int64, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421572: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, ::itex::int64, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421579: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, Eigen::half, uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421586: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421594: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, Eigen::half, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421601: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, float, uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421608: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421615: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, float, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421622: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, Eigen::bfloat16, uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421628: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421637: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, Eigen::bfloat16, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421644: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, bool, uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421653: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, bool, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421659: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, bool, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421666: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, std::complex<float>, uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421674: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, std::complex<float>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421681: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, std::complex<float>, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421688: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, double, uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421696: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421703: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, double, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421710: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, std::complex<double>, uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421717: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, std::complex<double>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421724: I itex/core/utils/op_kernel.cc:684] Register the OneHot of OneHotOp<GPUDevice, std::complex<double>, int64_t> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421736: I itex/core/utils/op_kernel.cc:684] Register the Pack of PackOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421742: I itex/core/utils/op_kernel.cc:684] Register the Pack of PackOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421748: I itex/core/utils/op_kernel.cc:684] Register the Pack of PackOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421753: I itex/core/utils/op_kernel.cc:684] Register the Pack of PackOp<GPUDevice, bool> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421759: I itex/core/utils/op_kernel.cc:684] Register the Pack of PackOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421765: I itex/core/utils/op_kernel.cc:684] Register the Pack of PackOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421771: I itex/core/utils/op_kernel.cc:684] Register the Pack of PackOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421777: I itex/core/utils/op_kernel.cc:684] Register the Pack of PackOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421782: I itex/core/utils/op_kernel.cc:684] Register the Pack of PackOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421790: I itex/core/utils/op_kernel.cc:684] Register the Pad of PadOp<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421799: I itex/core/utils/op_kernel.cc:684] Register the Pad of PadOp<GPUDevice, Eigen::half, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421806: I itex/core/utils/op_kernel.cc:684] Register the PadV2 of PadOp<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421814: I itex/core/utils/op_kernel.cc:684] Register the PadV2 of PadOp<GPUDevice, Eigen::half, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421821: I itex/core/utils/op_kernel.cc:684] Register the Pad of PadOp<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421829: I itex/core/utils/op_kernel.cc:684] Register the Pad of PadOp<GPUDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421836: I itex/core/utils/op_kernel.cc:684] Register the PadV2 of PadOp<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421843: I itex/core/utils/op_kernel.cc:684] Register the PadV2 of PadOp<GPUDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421851: I itex/core/utils/op_kernel.cc:684] Register the Pad of PadOp<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421858: I itex/core/utils/op_kernel.cc:684] Register the Pad of PadOp<GPUDevice, Eigen::bfloat16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421865: I itex/core/utils/op_kernel.cc:684] Register the PadV2 of PadOp<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421873: I itex/core/utils/op_kernel.cc:684] Register the PadV2 of PadOp<GPUDevice, Eigen::bfloat16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421880: I itex/core/utils/op_kernel.cc:684] Register the Pad of PadOp<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421887: I itex/core/utils/op_kernel.cc:684] Register the Pad of PadOp<GPUDevice, double, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421895: I itex/core/utils/op_kernel.cc:684] Register the PadV2 of PadOp<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421902: I itex/core/utils/op_kernel.cc:684] Register the PadV2 of PadOp<GPUDevice, double, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421913: I itex/core/utils/op_kernel.cc:684] Register the ParameterizedTruncatedNormal of ParameterizedTruncatedNormalOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421919: I itex/core/utils/op_kernel.cc:684] Register the ParameterizedTruncatedNormal of ParameterizedTruncatedNormalOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421926: I itex/core/utils/op_kernel.cc:684] Register the ParameterizedTruncatedNormal of ParameterizedTruncatedNormalOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421933: I itex/core/utils/op_kernel.cc:684] Register the ParameterizedTruncatedNormal of ParameterizedTruncatedNormalOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421940: I itex/core/utils/op_kernel.cc:684] Register the AvgPool of PoolingOp<GPUDevice, Eigen::half, dnnl::algorithm::pooling_avg_exclude_padding> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421946: I itex/core/utils/op_kernel.cc:684] Register the AvgPool3D of PoolingOp<GPUDevice, Eigen::half, dnnl::algorithm::pooling_avg_exclude_padding> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421955: I itex/core/utils/op_kernel.cc:684] Register the AvgPool of PoolingOp<GPUDevice, float, dnnl::algorithm::pooling_avg_exclude_padding> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421961: I itex/core/utils/op_kernel.cc:684] Register the AvgPool3D of PoolingOp<GPUDevice, float, dnnl::algorithm::pooling_avg_exclude_padding> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421967: I itex/core/utils/op_kernel.cc:684] Register the AvgPool of PoolingOp<GPUDevice, Eigen::bfloat16, dnnl::algorithm::pooling_avg_exclude_padding> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421974: I itex/core/utils/op_kernel.cc:684] Register the AvgPool3D of PoolingOp<GPUDevice, Eigen::bfloat16, dnnl::algorithm::pooling_avg_exclude_padding> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421980: I itex/core/utils/op_kernel.cc:684] Register the AvgPoolGrad of AvgPoolGradOp<GPUDevice, Eigen::bfloat16, dnnl::prop_kind::forward_training> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421987: I itex/core/utils/op_kernel.cc:684] Register the AvgPool3DGrad of AvgPoolGradOp<GPUDevice, Eigen::bfloat16, dnnl::prop_kind::forward_training> on the GPU backend  with device name XPU
2023-01-06 02:12:16.421994: I itex/core/utils/op_kernel.cc:684] Register the AvgPoolGrad of AvgPoolGradOp<GPUDevice, float, dnnl::prop_kind::forward_training> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422001: I itex/core/utils/op_kernel.cc:684] Register the AvgPool3DGrad of AvgPoolGradOp<GPUDevice, float, dnnl::prop_kind::forward_training> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422007: I itex/core/utils/op_kernel.cc:684] Register the QuantizedAvgPool of PoolingOp<GPUDevice, ::itex::qint8, dnnl::algorithm::pooling_avg_exclude_padding> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422016: I itex/core/utils/op_kernel.cc:684] Register the ITEXQuantizedAvgPool of PoolingOp<GPUDevice, ::itex::qint8, dnnl::algorithm::pooling_avg_exclude_padding> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422023: I itex/core/utils/op_kernel.cc:684] Register the QuantizedAvgPool of PoolingOp<GPUDevice, ::itex::quint8, dnnl::algorithm::pooling_avg_exclude_padding> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422030: I itex/core/utils/op_kernel.cc:684] Register the ITEXQuantizedAvgPool of PoolingOp<GPUDevice, ::itex::quint8, dnnl::algorithm::pooling_avg_exclude_padding> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422040: I itex/core/utils/op_kernel.cc:684] Register the MaxPool of PoolingOp<GPUDevice, Eigen::half, dnnl::algorithm::pooling_max> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422047: I itex/core/utils/op_kernel.cc:684] Register the MaxPoolV2 of PoolingOp<GPUDevice, Eigen::half, dnnl::algorithm::pooling_max> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422053: I itex/core/utils/op_kernel.cc:684] Register the MaxPool3D of PoolingOp<GPUDevice, Eigen::half, dnnl::algorithm::pooling_max> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422059: I itex/core/utils/op_kernel.cc:684] Register the MaxPoolWithArgmax of MaxPoolingWithArgmaxOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422067: I itex/core/utils/op_kernel.cc:684] Register the MaxPool of PoolingOp<GPUDevice, float, dnnl::algorithm::pooling_max> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422073: I itex/core/utils/op_kernel.cc:684] Register the MaxPoolV2 of PoolingOp<GPUDevice, float, dnnl::algorithm::pooling_max> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422080: I itex/core/utils/op_kernel.cc:684] Register the MaxPool3D of PoolingOp<GPUDevice, float, dnnl::algorithm::pooling_max> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422085: I itex/core/utils/op_kernel.cc:684] Register the MaxPoolWithArgmax of MaxPoolingWithArgmaxOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422094: I itex/core/utils/op_kernel.cc:684] Register the MaxPool of PoolingOp<GPUDevice, Eigen::bfloat16, dnnl::algorithm::pooling_max> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422100: I itex/core/utils/op_kernel.cc:684] Register the MaxPoolV2 of PoolingOp<GPUDevice, Eigen::bfloat16, dnnl::algorithm::pooling_max> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422106: I itex/core/utils/op_kernel.cc:684] Register the MaxPool3D of PoolingOp<GPUDevice, Eigen::bfloat16, dnnl::algorithm::pooling_max> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422112: I itex/core/utils/op_kernel.cc:684] Register the MaxPoolWithArgmax of MaxPoolingWithArgmaxOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422119: I itex/core/utils/op_kernel.cc:684] Register the MaxPoolWithArgmax of MaxPoolingWithArgmaxOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422126: I itex/core/utils/op_kernel.cc:684] Register the MaxPoolGrad of MaxPoolGradOp<GPUDevice, Eigen::bfloat16, dnnl::prop_kind::forward_training> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422133: I itex/core/utils/op_kernel.cc:684] Register the MaxPoolGradV2 of MaxPoolGradOp<GPUDevice, Eigen::bfloat16, dnnl::prop_kind::forward_training> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422140: I itex/core/utils/op_kernel.cc:684] Register the MaxPool3DGrad of MaxPoolGradOp<GPUDevice, Eigen::bfloat16, dnnl::prop_kind::forward_training> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422146: I itex/core/utils/op_kernel.cc:684] Register the MaxPoolGradWithArgmax of MaxPoolingGradWithArgmaxOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422154: I itex/core/utils/op_kernel.cc:684] Register the MaxPoolGrad of MaxPoolGradOp<GPUDevice, float, dnnl::prop_kind::forward_training> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422160: I itex/core/utils/op_kernel.cc:684] Register the MaxPoolGradV2 of MaxPoolGradOp<GPUDevice, float, dnnl::prop_kind::forward_training> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422166: I itex/core/utils/op_kernel.cc:684] Register the MaxPool3DGrad of MaxPoolGradOp<GPUDevice, float, dnnl::prop_kind::forward_training> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422171: I itex/core/utils/op_kernel.cc:684] Register the MaxPoolGradWithArgmax of MaxPoolingGradWithArgmaxOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422179: I itex/core/utils/op_kernel.cc:684] Register the MaxPoolGradWithArgmax of MaxPoolingGradWithArgmaxOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422186: I itex/core/utils/op_kernel.cc:684] Register the MaxPoolGradGrad of MaxPoolingGradGradOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422191: I itex/core/utils/op_kernel.cc:684] Register the MaxPoolGradGradV2 of MaxPoolingGradGradOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422199: I itex/core/utils/op_kernel.cc:684] Register the MaxPool3DGradGrad of MaxPooling3dGradGradOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422205: I itex/core/utils/op_kernel.cc:684] Register the MaxPoolGradGradWithArgmax of MaxPoolingGradGradWithArgmaxOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422212: I itex/core/utils/op_kernel.cc:684] Register the MaxPoolGradGrad of MaxPoolingGradGradOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422220: I itex/core/utils/op_kernel.cc:684] Register the MaxPoolGradGradV2 of MaxPoolingGradGradOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422226: I itex/core/utils/op_kernel.cc:684] Register the MaxPool3DGradGrad of MaxPooling3dGradGradOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422232: I itex/core/utils/op_kernel.cc:684] Register the MaxPoolGradGradWithArgmax of MaxPoolingGradGradWithArgmaxOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422240: I itex/core/utils/op_kernel.cc:684] Register the MaxPoolGradGrad of MaxPoolingGradGradOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422246: I itex/core/utils/op_kernel.cc:684] Register the MaxPoolGradGradV2 of MaxPoolingGradGradOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422255: I itex/core/utils/op_kernel.cc:684] Register the MaxPool3DGradGrad of MaxPooling3dGradGradOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422261: I itex/core/utils/op_kernel.cc:684] Register the MaxPoolGradGradWithArgmax of MaxPoolingGradGradWithArgmaxOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422270: I itex/core/utils/op_kernel.cc:684] Register the QuantizedMaxPool of PoolingOp<GPUDevice, ::itex::qint8, dnnl::algorithm::pooling_max> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422277: I itex/core/utils/op_kernel.cc:684] Register the QuantizedMaxPool of PoolingOp<GPUDevice, ::itex::quint8, dnnl::algorithm::pooling_max> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422284: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMaxPool3D of PoolingOp<GPUDevice, ::itex::qint8, dnnl::algorithm::pooling_max> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422292: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMaxPool3D of PoolingOp<GPUDevice, ::itex::quint8, dnnl::algorithm::pooling_max> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422302: I itex/core/utils/op_kernel.cc:684] Register the PopulationCount of PopulationCountOp<GPUDevice, ::itex::uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422308: I itex/core/utils/op_kernel.cc:684] Register the PopulationCount of PopulationCountOp<GPUDevice, ::itex::int8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422314: I itex/core/utils/op_kernel.cc:684] Register the PopulationCount of PopulationCountOp<GPUDevice, ::itex::uint16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422320: I itex/core/utils/op_kernel.cc:684] Register the PopulationCount of PopulationCountOp<GPUDevice, ::itex::int16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422326: I itex/core/utils/op_kernel.cc:684] Register the PopulationCount of PopulationCountOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422332: I itex/core/utils/op_kernel.cc:684] Register the PopulationCount of PopulationCountOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422340: I itex/core/utils/op_kernel.cc:684] Register the QuantizeV2 of QuantizeV2Op<GPUDevice, qint8, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422348: I itex/core/utils/op_kernel.cc:684] Register the QuantizeV2 of QuantizeV2Op<GPUDevice, quint8, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422355: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizeV2 of QuantizeV2Op<GPUDevice, qint8, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422364: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizeV2 of QuantizeV2Op<GPUDevice, quint8, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422371: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizeV2 of QuantizeV2Op<GPUDevice, qint8, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422379: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizeV2 of QuantizeV2Op<GPUDevice, quint8, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422392: I itex/core/utils/op_kernel.cc:684] Register the QuantizeAndDequantizeV2 of QuantizeAndDequantizeV2Op<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422399: I itex/core/utils/op_kernel.cc:684] Register the QuantizeAndDequantizeV3 of QuantizeAndDequantizeV3Op<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422406: I itex/core/utils/op_kernel.cc:684] Register the QuantizeAndDequantizeV4 of QuantizeAndDequantizeV2Op<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422414: I itex/core/utils/op_kernel.cc:684] Register the QuantizeAndDequantizeV4Grad of QuantizeAndDequantizeV4GradientOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422420: I itex/core/utils/op_kernel.cc:684] Register the QuantizeAndDequantize of QuantizeAndDequantizeOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422427: I itex/core/utils/op_kernel.cc:684] Register the QuantizeAndDequantizeV2 of QuantizeAndDequantizeV2Op<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422433: I itex/core/utils/op_kernel.cc:684] Register the QuantizeAndDequantizeV3 of QuantizeAndDequantizeV3Op<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422441: I itex/core/utils/op_kernel.cc:684] Register the QuantizeAndDequantizeV4 of QuantizeAndDequantizeV2Op<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422448: I itex/core/utils/op_kernel.cc:684] Register the QuantizeAndDequantizeV4Grad of QuantizeAndDequantizeV4GradientOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422453: I itex/core/utils/op_kernel.cc:684] Register the QuantizeAndDequantize of QuantizeAndDequantizeOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422464: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConcatV2 of QuantizedConcatOp<GPUDevice, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422471: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConcatV2 of QuantizedConcatOp<GPUDevice, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422481: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, qint32, qint32, false, quantized_fusions::none, 0> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422492: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint32, qint32, false, quantized_fusions::none, 0> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422502: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2DPerChannel of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, qint32, qint32, false, quantized_fusions::none, 0> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422511: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2DPerChannel of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint32, qint32, false, quantized_fusions::none, 0> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422521: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2DWithBias of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, qint32, qint32, false, quantized_fusions::bias, 1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422532: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2DWithBias of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint32, qint32, false, quantized_fusions::bias, 1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422540: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2DWithBiasAndRelu of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, qint32, qint32, false, quantized_fusions::bias_relu, 2> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422550: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2DWithBiasAndRelu of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint32, qint32, false, quantized_fusions::bias_relu, 2> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422559: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2DWithBiasSumAndRelu of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint32, qint32, false, quantized_fusions::bias_sum_relu, 3> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422569: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2DAndRelu of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint32, qint32, false, quantized_fusions::relu, 1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422577: I itex/core/utils/op_kernel.cc:684] Register the QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint32, qint32, true, quantized_fusions::none, 0> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422587: I itex/core/utils/op_kernel.cc:684] Register the QuantizedDepthwiseConv2DWithBias of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint32, qint32, true, quantized_fusions::bias, 1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422597: I itex/core/utils/op_kernel.cc:684] Register the QuantizedDepthwiseConv2DWithBiasAndRelu of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint32, qint32, true, quantized_fusions::bias_relu, 2> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422606: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2DAndRequantize of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, qint8, qint8, false, quantized_fusions::requantize, 1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422616: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2DAndRequantize of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint8, qint8, false, quantized_fusions::requantize, 1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422627: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2DAndReluAndRequantize of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, quint8, quint8, false, quantized_fusions::relu_requantize, 2> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422636: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2DWithBiasAndRequantize of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, qint8, qint8, false, quantized_fusions::bias_requantize, 2> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422647: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2DWithBiasAndRequantize of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, qint8, qint8, false, quantized_fusions::bias_requantize, 2> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422658: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2DWithBiasAndRequantize of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, qint8, qint8, false, quantized_fusions::bias_requantize, 2> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422669: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2DWithBiasAndRequantize of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint8, qint8, false, quantized_fusions::bias_requantize, 2> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422679: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2DWithBiasAndReluAndRequantize of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, quint8, quint8, false, quantized_fusions::bias_relu_requantize, 3> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422691: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2DWithBiasAndReluAndRequantize of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, quint8, quint8, false, quantized_fusions::bias_relu_requantize, 3> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422702: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2DWithBiasAndReluAndRequantize of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, quint8, quint8, false, quantized_fusions::bias_relu_requantize, 3> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422713: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2DWithBiasAndReluAndRequantize of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, quint8, quint8, false, quantized_fusions::bias_relu_requantize, 3> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422723: I itex/core/utils/op_kernel.cc:684] Register the QuantizedDepthwiseConv2DWithBiasAndReluAndRequantize of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, quint8, quint8, true, quantized_fusions::bias_relu_requantize, 3> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422734: I itex/core/utils/op_kernel.cc:684] Register the QuantizedDepthwiseConv2DWithBiasAndReluAndRequantize of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, quint8, quint8, true, quantized_fusions::bias_relu_requantize, 3> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422747: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2DWithBiasSumAndReluAndRequantize of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, quint8, quint8, false, quantized_fusions::bias_sum_relu_requantize, 4> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422760: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2DWithBiasSumAndReluAndRequantize of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, quint8, quint8, false, quantized_fusions::bias_sum_relu_requantize, 4> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422773: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2DWithBiasSignedSumAndReluAndRequantize of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, quint8, qint8, false, quantized_fusions::bias_sum_relu_requantize, 4> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422785: I itex/core/utils/op_kernel.cc:684] Register the QuantizedConv2DWithBiasSignedSumAndReluAndRequantize of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, quint8, qint8, false, quantized_fusions::bias_sum_relu_requantize, 4> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422796: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, qint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422807: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, qint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422818: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, qint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422828: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422838: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, quint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422849: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, quint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422858: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, quint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422868: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, quint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422878: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, quint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422889: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, quint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422898: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, quint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422909: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, quint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422921: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, qint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422930: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, qint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422940: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, qint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422951: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422960: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, Eigen::bfloat16, Eigen::bfloat16, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422971: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, Eigen::bfloat16, Eigen::bfloat16, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422981: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, Eigen::bfloat16, Eigen::bfloat16, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.422992: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, Eigen::bfloat16, Eigen::bfloat16, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423001: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, float, float, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423011: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, float, float, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423022: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, float, float, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423031: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, float, float, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423042: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, qint8, qint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423053: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, qint8, qint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423064: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, qint8, qint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423073: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint8, qint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423084: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, quint8, qint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423094: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, quint8, qint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423104: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, quint8, qint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423114: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, quint8, qint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423130: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, quint8, quint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423141: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, quint8, quint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423150: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, quint8, quint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423160: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, quint8, quint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423171: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, qint8, quint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423181: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, qint8, quint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423190: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, qint8, quint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423200: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint8, quint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423210: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, Eigen::bfloat16, Eigen::bfloat16, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423220: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, Eigen::bfloat16, Eigen::bfloat16, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423230: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, Eigen::bfloat16, Eigen::bfloat16, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423240: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, Eigen::bfloat16, Eigen::bfloat16, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423251: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, float, float, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423260: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, float, float, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423270: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, float, float, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423281: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, float, float, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423290: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, qint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423302: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, qint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423312: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, qint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423323: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423333: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, quint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423344: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, quint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423355: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, quint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423364: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, quint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423374: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, quint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423384: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, quint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423395: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, quint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423404: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, quint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423415: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, qint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423425: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, qint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423434: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, qint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423444: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423455: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, Eigen::bfloat16, Eigen::bfloat16, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423464: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, Eigen::bfloat16, Eigen::bfloat16, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423474: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, Eigen::bfloat16, Eigen::bfloat16, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423485: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, Eigen::bfloat16, Eigen::bfloat16, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423495: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, float, float, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423504: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, float, float, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423515: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, float, float, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423525: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, float, float, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423534: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, qint32, qint32, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423544: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, qint32, qint32, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423556: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, qint32, qint32, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423566: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint32, qint32, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423575: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, qint32, qint32, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423586: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, qint32, qint32, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423596: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, qint32, qint32, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423606: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedDepthwiseConv2D of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint32, qint32, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423616: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, qint32, qint32, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423626: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, qint32, qint32, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423637: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, qint32, qint32, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423646: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedConv3D of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint32, qint32, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423658: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, qint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423669: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, qint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423678: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, qint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423689: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423699: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, quint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423710: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, quint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423719: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, quint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423729: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, quint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423740: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, quint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423749: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, quint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423759: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, quint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423770: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, quint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423781: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, qint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423790: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, qint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423800: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, qint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423811: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423821: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, Eigen::bfloat16, Eigen::bfloat16, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423831: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, Eigen::bfloat16, Eigen::bfloat16, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423844: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, Eigen::bfloat16, Eigen::bfloat16, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423854: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, Eigen::bfloat16, Eigen::bfloat16, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423863: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, float, float, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423875: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, float, float, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423886: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, float, float, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423895: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, float, float, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423905: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, qint8, qint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423916: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, qint8, qint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423927: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, qint8, qint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423936: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint8, qint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423946: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, quint8, qint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423956: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, quint8, qint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423965: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, quint8, qint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423976: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, quint8, qint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423987: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, quint8, quint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.423997: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, quint8, quint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424006: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, quint8, quint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424016: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, quint8, quint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424027: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, qint8, quint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424036: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, qint8, quint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424046: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, qint8, quint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424056: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint8, quint8, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424066: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, Eigen::bfloat16, Eigen::bfloat16, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424075: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, Eigen::bfloat16, Eigen::bfloat16, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424086: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, Eigen::bfloat16, Eigen::bfloat16, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424096: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, Eigen::bfloat16, Eigen::bfloat16, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424106: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, float, float, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424116: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, float, float, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424126: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, float, float, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424136: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, float, float, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424145: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, qint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424156: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, qint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424166: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, qint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424177: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424186: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, quint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424197: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, quint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424208: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, quint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424217: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, quint8, qint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424227: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, quint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424238: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, quint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424248: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, quint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424257: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, quint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424267: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, qint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424278: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, qint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424287: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, qint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424297: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint8, quint8, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424307: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, Eigen::bfloat16, Eigen::bfloat16, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424318: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, Eigen::bfloat16, Eigen::bfloat16, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424327: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, Eigen::bfloat16, Eigen::bfloat16, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424338: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, Eigen::bfloat16, Eigen::bfloat16, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424348: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, float, float, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424357: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, float, float, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424367: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, float, float, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424378: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, float, float, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424388: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, qint32, qint32, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424397: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, qint32, qint32, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424409: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, qint32, qint32, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424419: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint32, qint32, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424428: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, qint32, qint32, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424438: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, qint32, qint32, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424450: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, qint32, qint32, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424460: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedDepthwiseConv2DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint32, qint32, true, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424469: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, qint32, qint32, qint32, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424480: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, qint32, qint32, qint32, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424490: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, qint8, float, qint32, qint32, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424499: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedConv3DV2 of LegacyQuantizedConvOpBase <GPUDevice, quint8, float, qint32, qint32, false, quantized_fusions::none, -1> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424514: I itex/core/utils/op_kernel.cc:684] Register the QuantizedMatMulWithBiasAndRelu of QuantizedMatMulReluOp <GPUDevice, quint8, qint8, float, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424523: I itex/core/utils/op_kernel.cc:684] Register the QuantizedMatMulWithBias of QuantizedMatMulOp <GPUDevice, quint8, qint8, float, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424535: I itex/core/utils/op_kernel.cc:684] Register the QuantizedMatMulWithBias of QuantizedMatMulOp <GPUDevice, quint8, qint8, qint32, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424546: I itex/core/utils/op_kernel.cc:684] Register the QuantizedMatMulWithBiasAndReluAndRequantize of QuantizedMatMulReluOp <GPUDevice, quint8, qint8, float, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424560: I itex/core/utils/op_kernel.cc:684] Register the QuantizedMatMulWithBiasAndReluAndRequantize of QuantizedMatMulReluOp <GPUDevice, quint8, qint8, qint32, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424570: I itex/core/utils/op_kernel.cc:684] Register the QuantizedMatMulWithBiasAndRequantize of QuantizedMatMulOp <GPUDevice, quint8, qint8, float, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424581: I itex/core/utils/op_kernel.cc:684] Register the QuantizedMatMulWithBiasAndRequantize of QuantizedMatMulOp <GPUDevice, quint8, qint8, qint32, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424593: I itex/core/utils/op_kernel.cc:684] Register the QuantizedMatMulWithBiasAndDequantize of QuantizedMatMulOp <GPUDevice, quint8, qint8, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424604: I itex/core/utils/op_kernel.cc:684] Register the QuantizedMatMulWithBiasAndDequantize of QuantizedMatMulOp <GPUDevice, quint8, qint8, qint32, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424614: I itex/core/utils/op_kernel.cc:684] Register the QuantizedMatMulWithBiasAndDequantize of QuantizedMatMulOp <GPUDevice, quint8, qint8, float, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424624: I itex/core/utils/op_kernel.cc:684] Register the QuantizedMatMulWithBiasAndDequantize of QuantizedMatMulOp <GPUDevice, quint8, qint8, qint32, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424636: I itex/core/utils/op_kernel.cc:684] Register the QuantizedMatMulWithBiasAndDequantize of QuantizedMatMulOp <GPUDevice, quint8, qint8, float, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424645: I itex/core/utils/op_kernel.cc:684] Register the QuantizedMatMulWithBiasAndDequantize of QuantizedMatMulOp <GPUDevice, quint8, qint8, qint32, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424656: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedMatMulWithBiasAndDequantize of QuantizedMatMulOp <GPUDevice, quint8, qint8, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424667: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedMatMulWithBiasAndDequantize of QuantizedMatMulOp <GPUDevice, quint8, qint8, qint32, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424677: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedMatMulWithBiasAndDequantize of QuantizedMatMulOp <GPUDevice, quint8, qint8, float, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424687: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedMatMulWithBiasAndDequantize of QuantizedMatMulOp <GPUDevice, quint8, qint8, qint32, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424698: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedMatMulWithBiasAndDequantize of QuantizedMatMulOp <GPUDevice, quint8, qint8, float, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424707: I itex/core/utils/op_kernel.cc:684] Register the _ITEXQuantizedMatMulWithBiasAndDequantize of QuantizedMatMulOp <GPUDevice, quint8, qint8, qint32, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424718: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMul of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, float, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424729: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMul of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, float, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424738: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMul of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, Eigen::bfloat16, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424749: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMul of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, Eigen::bfloat16, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424759: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMul of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, Eigen::half, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424769: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMul of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, Eigen::half, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424779: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMul of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, qint32, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424789: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMul of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, qint32, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424798: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMul of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, quint8, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424809: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMul of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, quint8, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424819: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMul of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, qint8, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424828: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMul of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, qint8, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424838: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424849: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424858: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, Eigen::bfloat16, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424869: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, Eigen::bfloat16, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424878: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, Eigen::half, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424888: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, Eigen::half, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424898: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, qint32, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424907: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, qint32, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424917: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, quint8, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424927: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, quint8, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424936: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, qint8, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424946: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, qint8, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424956: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, float, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424964: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, float, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424974: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, Eigen::bfloat16, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424983: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, Eigen::bfloat16, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.424993: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, Eigen::half, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425003: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, Eigen::half, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425012: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, qint32, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425022: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, qint32, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425032: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, quint8, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425040: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, quint8, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425050: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, qint8, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425060: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, qint8, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425068: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, float, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425082: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, float, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425091: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, Eigen::bfloat16, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425101: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, Eigen::bfloat16, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425111: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, Eigen::half, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425120: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, Eigen::half, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425130: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, qint32, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425140: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, qint32, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425149: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, quint8, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425158: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, quint8, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425168: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, qint8, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425177: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndDequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, qint8, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425187: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndRequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, float, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425199: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndRequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, float, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425209: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndRequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, Eigen::bfloat16, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425220: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndRequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, Eigen::bfloat16, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425231: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndRequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, Eigen::half, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425242: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndRequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, Eigen::half, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425252: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndRequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, qint32, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425262: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndRequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, qint32, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425273: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndRequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, quint8, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425283: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndRequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, quint8, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425293: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndRequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, qint8, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425304: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndRequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, qint8, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425316: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndRequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, float, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425326: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndRequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, float, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425337: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndRequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, Eigen::bfloat16, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425348: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndRequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, Eigen::bfloat16, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425358: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndRequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, Eigen::half, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425369: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndRequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, Eigen::half, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425380: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndRequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, qint32, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425390: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndRequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, qint32, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425400: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndRequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, quint8, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425410: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndRequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, quint8, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425421: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndRequantize of QuantizedFusedMatMulOp <GPUDevice, qint8, qint8, qint8, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425430: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedFusedMatMulAndRequantize of QuantizedFusedMatMulOp <GPUDevice, quint8, qint8, qint8, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425441: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, float, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425451: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, float, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425460: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, Eigen::bfloat16, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425470: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, Eigen::bfloat16, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425479: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, Eigen::half, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425489: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, Eigen::half, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425499: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, qint32, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425507: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, qint32, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425519: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, quint8, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425528: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, quint8, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425537: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, qint8, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425548: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, qint8, qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425556: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425566: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, float, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425575: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, Eigen::bfloat16, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425584: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, Eigen::bfloat16, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425593: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, Eigen::half, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425603: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, Eigen::half, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425612: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, qint32, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425621: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, qint32, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425630: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, quint8, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425640: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, quint8, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425649: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, qint8, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425658: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, qint8, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425667: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, float, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425676: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, float, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425685: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, Eigen::bfloat16, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425694: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, Eigen::bfloat16, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425704: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, Eigen::half, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425713: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, Eigen::half, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425722: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, qint32, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425731: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, qint32, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425741: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, quint8, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425751: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, quint8, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425759: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, qint8, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425769: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, qint8, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425778: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, float, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425788: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, float, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425798: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, Eigen::bfloat16, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425806: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, Eigen::bfloat16, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425816: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, Eigen::half, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425826: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, Eigen::half, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425834: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, qint32, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425844: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, qint32, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425853: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, quint8, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425862: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, quint8, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425872: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, qint8, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425880: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, qint8, qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425890: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, float, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425898: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, float, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425908: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, Eigen::bfloat16, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425916: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, Eigen::bfloat16, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425926: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, Eigen::half, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425936: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, Eigen::half, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425944: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, qint32, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425953: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, qint32, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425962: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, quint8, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425971: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, quint8, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425981: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, qint8, qint8, qint8, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.425989: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedMatMul of QuantizedFusedMatMulV2Op <GPUDevice, quint8, qint8, qint8, quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426004: I itex/core/utils/op_kernel.cc:684] Register the QuantizedReshape of QuantizedReshapeOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.426011: I itex/core/utils/op_kernel.cc:684] Register the QuantizedReshape of QuantizedReshapeOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.426019: I itex/core/utils/op_kernel.cc:684] Register the QuantizedReshape of QuantizedReshapeOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.426026: I itex/core/utils/op_kernel.cc:684] Register the RandomUniform of PhiloxRandomOp<GPUDevice, random::UniformDistribution< random::PhiloxRandom, Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426036: I itex/core/utils/op_kernel.cc:684] Register the RandomStandardNormal of PhiloxRandomOp<GPUDevice, random::NormalDistribution<random::PhiloxRandom, Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426044: I itex/core/utils/op_kernel.cc:684] Register the TruncatedNormal of PhiloxRandomOp< GPUDevice, random::TruncatedNormalDistribution< random::SingleSampleAdapter<random::PhiloxRandom>, Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426052: I itex/core/utils/op_kernel.cc:684] Register the RandomUniform of PhiloxRandomOp<GPUDevice, random::UniformDistribution< random::PhiloxRandom, float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426059: I itex/core/utils/op_kernel.cc:684] Register the RandomStandardNormal of PhiloxRandomOp<GPUDevice, random::NormalDistribution<random::PhiloxRandom, float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426065: I itex/core/utils/op_kernel.cc:684] Register the TruncatedNormal of PhiloxRandomOp< GPUDevice, random::TruncatedNormalDistribution< random::SingleSampleAdapter<random::PhiloxRandom>, float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426073: I itex/core/utils/op_kernel.cc:684] Register the RandomUniform of PhiloxRandomOp<GPUDevice, random::UniformDistribution< random::PhiloxRandom, Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426081: I itex/core/utils/op_kernel.cc:684] Register the RandomStandardNormal of PhiloxRandomOp<GPUDevice, random::NormalDistribution<random::PhiloxRandom, Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426089: I itex/core/utils/op_kernel.cc:684] Register the TruncatedNormal of PhiloxRandomOp< GPUDevice, random::TruncatedNormalDistribution< random::SingleSampleAdapter<random::PhiloxRandom>, Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426096: I itex/core/utils/op_kernel.cc:684] Register the RandomUniform of PhiloxRandomOp<GPUDevice, random::UniformDistribution< random::PhiloxRandom, double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426103: I itex/core/utils/op_kernel.cc:684] Register the RandomStandardNormal of PhiloxRandomOp<GPUDevice, random::NormalDistribution<random::PhiloxRandom, double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426111: I itex/core/utils/op_kernel.cc:684] Register the TruncatedNormal of PhiloxRandomOp< GPUDevice, random::TruncatedNormalDistribution< random::SingleSampleAdapter<random::PhiloxRandom>, double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426119: I itex/core/utils/op_kernel.cc:684] Register the RandomUniformInt of RandomUniformIntOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426127: I itex/core/utils/op_kernel.cc:684] Register the RandomUniformInt of RandomUniformIntOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426138: I itex/core/utils/op_kernel.cc:684] Register the All of ReductionOp<GPUDevice, bool, int32, Eigen::internal::AndReducer> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426145: I itex/core/utils/op_kernel.cc:684] Register the All of ReductionOp<GPUDevice, bool, int64, Eigen::internal::AndReducer> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426154: I itex/core/utils/op_kernel.cc:684] Register the Any of ReductionOp<GPUDevice, bool, int32, Eigen::internal::OrReducer> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426162: I itex/core/utils/op_kernel.cc:684] Register the Any of ReductionOp<GPUDevice, bool, int64, Eigen::internal::OrReducer> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426171: I itex/core/utils/op_kernel.cc:684] Register the EuclideanNorm of ReductionOp<GPUDevice, Eigen::half, int32, functor::EuclideanNormReducer<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426179: I itex/core/utils/op_kernel.cc:684] Register the EuclideanNorm of ReductionOp<GPUDevice, Eigen::half, int64, functor::EuclideanNormReducer<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426187: I itex/core/utils/op_kernel.cc:684] Register the EuclideanNorm of ReductionOp<GPUDevice, float, int32, functor::EuclideanNormReducer<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426194: I itex/core/utils/op_kernel.cc:684] Register the EuclideanNorm of ReductionOp<GPUDevice, float, int64, functor::EuclideanNormReducer<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426203: I itex/core/utils/op_kernel.cc:684] Register the EuclideanNorm of ReductionOp<GPUDevice, Eigen::bfloat16, int32, functor::EuclideanNormReducer<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426210: I itex/core/utils/op_kernel.cc:684] Register the EuclideanNorm of ReductionOp<GPUDevice, Eigen::bfloat16, int64, functor::EuclideanNormReducer<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426217: I itex/core/utils/op_kernel.cc:684] Register the EuclideanNorm of ReductionOp<GPUDevice, double, int32, functor::EuclideanNormReducer<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426224: I itex/core/utils/op_kernel.cc:684] Register the EuclideanNorm of ReductionOp<GPUDevice, double, int64, functor::EuclideanNormReducer<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426236: I itex/core/utils/op_kernel.cc:684] Register the Max of ReductionOp<GPUDevice, Eigen::half, int32, Eigen::internal::MaxReducer<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426244: I itex/core/utils/op_kernel.cc:684] Register the Max of ReductionOp<GPUDevice, Eigen::half, int64, Eigen::internal::MaxReducer<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426251: I itex/core/utils/op_kernel.cc:684] Register the Max of ReductionOp<GPUDevice, float, int32, Eigen::internal::MaxReducer<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426258: I itex/core/utils/op_kernel.cc:684] Register the Max of ReductionOp<GPUDevice, float, int64, Eigen::internal::MaxReducer<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426266: I itex/core/utils/op_kernel.cc:684] Register the Max of ReductionOp<GPUDevice, Eigen::bfloat16, int32, Eigen::internal::MaxReducer<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426273: I itex/core/utils/op_kernel.cc:684] Register the Max of ReductionOp<GPUDevice, Eigen::bfloat16, int64, Eigen::internal::MaxReducer<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426284: I itex/core/utils/op_kernel.cc:684] Register the Mean of ReductionOp<GPUDevice, Eigen::half, int32, functor::MeanReducer<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426291: I itex/core/utils/op_kernel.cc:684] Register the Mean of ReductionOp<GPUDevice, Eigen::half, int64, functor::MeanReducer<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426298: I itex/core/utils/op_kernel.cc:684] Register the Mean of ReductionOp<GPUDevice, float, int32, functor::MeanReducer<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426306: I itex/core/utils/op_kernel.cc:684] Register the Mean of ReductionOp<GPUDevice, float, int64, functor::MeanReducer<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426313: I itex/core/utils/op_kernel.cc:684] Register the Mean of ReductionOp<GPUDevice, Eigen::bfloat16, int32, functor::MeanReducer<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426320: I itex/core/utils/op_kernel.cc:684] Register the Mean of ReductionOp<GPUDevice, Eigen::bfloat16, int64, functor::MeanReducer<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426329: I itex/core/utils/op_kernel.cc:684] Register the Mean of ReductionOp<GPUDevice, double, int32, functor::MeanReducer<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426335: I itex/core/utils/op_kernel.cc:684] Register the Mean of ReductionOp<GPUDevice, double, int64, functor::MeanReducer<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426348: I itex/core/utils/op_kernel.cc:684] Register the Min of ReductionOp<GPUDevice, Eigen::half, int32, Eigen::internal::MinReducer<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426355: I itex/core/utils/op_kernel.cc:684] Register the Min of ReductionOp<GPUDevice, Eigen::half, int64, Eigen::internal::MinReducer<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426362: I itex/core/utils/op_kernel.cc:684] Register the Min of ReductionOp<GPUDevice, float, int32, Eigen::internal::MinReducer<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426369: I itex/core/utils/op_kernel.cc:684] Register the Min of ReductionOp<GPUDevice, float, int64, Eigen::internal::MinReducer<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426376: I itex/core/utils/op_kernel.cc:684] Register the Min of ReductionOp<GPUDevice, Eigen::bfloat16, int32, Eigen::internal::MinReducer<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426383: I itex/core/utils/op_kernel.cc:684] Register the Min of ReductionOp<GPUDevice, Eigen::bfloat16, int64, Eigen::internal::MinReducer<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426391: I itex/core/utils/op_kernel.cc:684] Register the Min of ReductionOp<GPUDevice, double, int32, Eigen::internal::MinReducer<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426398: I itex/core/utils/op_kernel.cc:684] Register the Min of ReductionOp<GPUDevice, double, int64, Eigen::internal::MinReducer<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426409: I itex/core/utils/op_kernel.cc:684] Register the Prod of ReductionOp<GPUDevice, ::itex::int32, int32, Eigen::internal::ProdReducer<::itex::int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426416: I itex/core/utils/op_kernel.cc:684] Register the Prod of ReductionOp<GPUDevice, ::itex::int32, int64, Eigen::internal::ProdReducer<::itex::int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426423: I itex/core/utils/op_kernel.cc:684] Register the Prod of ReductionOp<GPUDevice, ::itex::int64, int32, Eigen::internal::ProdReducer<::itex::int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426431: I itex/core/utils/op_kernel.cc:684] Register the Prod of ReductionOp<GPUDevice, ::itex::int64, int64, Eigen::internal::ProdReducer<::itex::int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426438: I itex/core/utils/op_kernel.cc:684] Register the Prod of ReductionOp<GPUDevice, Eigen::half, int32, Eigen::internal::ProdReducer<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426446: I itex/core/utils/op_kernel.cc:684] Register the Prod of ReductionOp<GPUDevice, Eigen::half, int64, Eigen::internal::ProdReducer<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426453: I itex/core/utils/op_kernel.cc:684] Register the Prod of ReductionOp<GPUDevice, float, int32, Eigen::internal::ProdReducer<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426459: I itex/core/utils/op_kernel.cc:684] Register the Prod of ReductionOp<GPUDevice, float, int64, Eigen::internal::ProdReducer<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426467: I itex/core/utils/op_kernel.cc:684] Register the Prod of ReductionOp<GPUDevice, Eigen::bfloat16, int32, Eigen::internal::ProdReducer<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426474: I itex/core/utils/op_kernel.cc:684] Register the Prod of ReductionOp<GPUDevice, Eigen::bfloat16, int64, Eigen::internal::ProdReducer<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426480: I itex/core/utils/op_kernel.cc:684] Register the Prod of ReductionOp<GPUDevice, double, int32, Eigen::internal::ProdReducer<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426490: I itex/core/utils/op_kernel.cc:684] Register the Prod of ReductionOp<GPUDevice, double, int64, Eigen::internal::ProdReducer<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426500: I itex/core/utils/op_kernel.cc:684] Register the Sum of ReductionOp<GPUDevice, Eigen::half, int32, Eigen::internal::SumReducer<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426508: I itex/core/utils/op_kernel.cc:684] Register the Sum of ReductionOp<GPUDevice, Eigen::half, int64, Eigen::internal::SumReducer<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426515: I itex/core/utils/op_kernel.cc:684] Register the Sum of ReductionOp<GPUDevice, float, int32, Eigen::internal::SumReducer<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426521: I itex/core/utils/op_kernel.cc:684] Register the Sum of ReductionOp<GPUDevice, float, int64, Eigen::internal::SumReducer<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426529: I itex/core/utils/op_kernel.cc:684] Register the Sum of ReductionOp<GPUDevice, Eigen::bfloat16, int32, Eigen::internal::SumReducer<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426536: I itex/core/utils/op_kernel.cc:684] Register the Sum of ReductionOp<GPUDevice, Eigen::bfloat16, int64, Eigen::internal::SumReducer<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426544: I itex/core/utils/op_kernel.cc:684] Register the Sum of ReductionOp<GPUDevice, ::itex::int32, int32, Eigen::internal::SumReducer<::itex::int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426554: I itex/core/utils/op_kernel.cc:684] Register the Sum of ReductionOp<GPUDevice, ::itex::int32, int64, Eigen::internal::SumReducer<::itex::int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426560: I itex/core/utils/op_kernel.cc:684] Register the Sum of ReductionOp<GPUDevice, ::itex::int64, int32, Eigen::internal::SumReducer<::itex::int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426568: I itex/core/utils/op_kernel.cc:684] Register the Sum of ReductionOp<GPUDevice, ::itex::int64, int64, Eigen::internal::SumReducer<::itex::int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426575: I itex/core/utils/op_kernel.cc:684] Register the Sum of ReductionOp<GPUDevice, double, int32, Eigen::internal::SumReducer<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426582: I itex/core/utils/op_kernel.cc:684] Register the Sum of ReductionOp<GPUDevice, double, int64, Eigen::internal::SumReducer<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426593: I itex/core/utils/op_kernel.cc:684] Register the ResizeNearestNeighbor of ResizeNearestNeighborOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426600: I itex/core/utils/op_kernel.cc:684] Register the ResizeNearestNeighbor of ResizeNearestNeighborOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426607: I itex/core/utils/op_kernel.cc:684] Register the ResizeNearestNeighbor of ResizeNearestNeighborOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426614: I itex/core/utils/op_kernel.cc:684] Register the ResizeNearestNeighbor of ResizeNearestNeighborOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426621: I itex/core/utils/op_kernel.cc:684] Register the ResizeNearestNeighborGrad of ResizeNearestNeighborOpGrad<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426629: I itex/core/utils/op_kernel.cc:684] Register the ResizeNearestNeighborGrad of ResizeNearestNeighborOpGrad<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426636: I itex/core/utils/op_kernel.cc:684] Register the ResizeNearestNeighborGrad of ResizeNearestNeighborOpGrad<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426644: I itex/core/utils/op_kernel.cc:684] Register the ResizeNearestNeighborGrad of ResizeNearestNeighborOpGrad<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426653: I itex/core/utils/op_kernel.cc:684] Register the AssignVariableOp of AssignVariableOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426661: I itex/core/utils/op_kernel.cc:684] Register the AssignVariableOp of AssignVariableOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426669: I itex/core/utils/op_kernel.cc:684] Register the AssignVariableOp of AssignVariableOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426676: I itex/core/utils/op_kernel.cc:684] Register the AssignVariableOp of AssignVariableOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426683: I itex/core/utils/op_kernel.cc:684] Register the AssignVariableOp of AssignVariableOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426689: I itex/core/utils/op_kernel.cc:684] Register the AssignVariableOp of AssignVariableOp<GPUDevice, bool> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426700: I itex/core/utils/op_kernel.cc:684] Register the AssignVariableOp of AssignVariableOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426706: I itex/core/utils/op_kernel.cc:684] Register the AssignVariableOp of AssignVariableOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426712: I itex/core/utils/op_kernel.cc:684] Register the AssignVariableOp of AssignVariableOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426720: I itex/core/utils/op_kernel.cc:684] Register the AssignAddVariableOp of AssignUpdateVariableOp<GPUDevice, Eigen::half, ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426727: I itex/core/utils/op_kernel.cc:684] Register the AssignSubVariableOp of AssignUpdateVariableOp<GPUDevice, Eigen::half, SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426733: I itex/core/utils/op_kernel.cc:684] Register the AssignAddVariableOp of AssignUpdateVariableOp<GPUDevice, float, ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426740: I itex/core/utils/op_kernel.cc:684] Register the AssignSubVariableOp of AssignUpdateVariableOp<GPUDevice, float, SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426747: I itex/core/utils/op_kernel.cc:684] Register the AssignAddVariableOp of AssignUpdateVariableOp<GPUDevice, Eigen::bfloat16, ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426752: I itex/core/utils/op_kernel.cc:684] Register the AssignSubVariableOp of AssignUpdateVariableOp<GPUDevice, Eigen::bfloat16, SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426758: I itex/core/utils/op_kernel.cc:684] Register the AssignAddVariableOp of AssignUpdateVariableOp<GPUDevice, ::itex::int32, ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426766: I itex/core/utils/op_kernel.cc:684] Register the AssignSubVariableOp of AssignUpdateVariableOp<GPUDevice, ::itex::int32, SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426772: I itex/core/utils/op_kernel.cc:684] Register the AssignAddVariableOp of AssignUpdateVariableOp<GPUDevice, ::itex::int64, ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426778: I itex/core/utils/op_kernel.cc:684] Register the AssignSubVariableOp of AssignUpdateVariableOp<GPUDevice, ::itex::int64, SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426786: I itex/core/utils/op_kernel.cc:684] Register the AssignAddVariableOp of AssignUpdateVariableOp<GPUDevice, double, ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426792: I itex/core/utils/op_kernel.cc:684] Register the AssignSubVariableOp of AssignUpdateVariableOp<GPUDevice, double, SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426799: I itex/core/utils/op_kernel.cc:684] Register the ResourceGather of ResourceGatherOp<GPUDevice, ::itex::int32, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426806: I itex/core/utils/op_kernel.cc:684] Register the ResourceGather of ResourceGatherOp<GPUDevice, ::itex::int32, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426813: I itex/core/utils/op_kernel.cc:684] Register the ResourceGather of ResourceGatherOp<GPUDevice, ::itex::int64, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426820: I itex/core/utils/op_kernel.cc:684] Register the ResourceGather of ResourceGatherOp<GPUDevice, ::itex::int64, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426828: I itex/core/utils/op_kernel.cc:684] Register the ResourceGather of ResourceGatherOp<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426835: I itex/core/utils/op_kernel.cc:684] Register the ResourceGather of ResourceGatherOp<GPUDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426843: I itex/core/utils/op_kernel.cc:684] Register the ResourceGather of ResourceGatherOp<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426850: I itex/core/utils/op_kernel.cc:684] Register the ResourceGather of ResourceGatherOp<GPUDevice, Eigen::half, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426856: I itex/core/utils/op_kernel.cc:684] Register the ResourceGather of ResourceGatherOp<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426865: I itex/core/utils/op_kernel.cc:684] Register the ResourceGather of ResourceGatherOp<GPUDevice, Eigen::bfloat16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426872: I itex/core/utils/op_kernel.cc:684] Register the ResourceGather of ResourceGatherOp<GPUDevice, bool, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426878: I itex/core/utils/op_kernel.cc:684] Register the ResourceGather of ResourceGatherOp<GPUDevice, bool, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426886: I itex/core/utils/op_kernel.cc:684] Register the ResourceGather of ResourceGatherOp<GPUDevice, std::complex<float>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426893: I itex/core/utils/op_kernel.cc:684] Register the ResourceGather of ResourceGatherOp<GPUDevice, std::complex<float>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426901: I itex/core/utils/op_kernel.cc:684] Register the ResourceGather of ResourceGatherOp<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426908: I itex/core/utils/op_kernel.cc:684] Register the ResourceGather of ResourceGatherOp<GPUDevice, double, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426915: I itex/core/utils/op_kernel.cc:684] Register the ResourceGather of ResourceGatherOp<GPUDevice, std::complex<double>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426923: I itex/core/utils/op_kernel.cc:684] Register the ResourceGather of ResourceGatherOp<GPUDevice, std::complex<double>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426930: I itex/core/utils/op_kernel.cc:684] Register the ResourceGatherNd of ResourceGatherNdOp<GPUDevice, ::itex::int32, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426937: I itex/core/utils/op_kernel.cc:684] Register the ResourceGatherNd of ResourceGatherNdOp<GPUDevice, ::itex::int32, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426945: I itex/core/utils/op_kernel.cc:684] Register the ResourceGatherNd of ResourceGatherNdOp<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426952: I itex/core/utils/op_kernel.cc:684] Register the ResourceGatherNd of ResourceGatherNdOp<GPUDevice, Eigen::half, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426960: I itex/core/utils/op_kernel.cc:684] Register the ResourceGatherNd of ResourceGatherNdOp<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426967: I itex/core/utils/op_kernel.cc:684] Register the ResourceGatherNd of ResourceGatherNdOp<GPUDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426974: I itex/core/utils/op_kernel.cc:684] Register the ResourceGatherNd of ResourceGatherNdOp<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426983: I itex/core/utils/op_kernel.cc:684] Register the ResourceGatherNd of ResourceGatherNdOp<GPUDevice, Eigen::bfloat16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426990: I itex/core/utils/op_kernel.cc:684] Register the ResourceGatherNd of ResourceGatherNdOp<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.426998: I itex/core/utils/op_kernel.cc:684] Register the ResourceGatherNd of ResourceGatherNdOp<GPUDevice, double, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427005: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterAdd of ResourceScatterUpdateOp<GPUDevice, ::itex::int32, int32, scatter_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427013: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterAdd of ResourceScatterUpdateOp<GPUDevice, ::itex::int32, int64, scatter_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427021: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterSub of ResourceScatterUpdateOp<GPUDevice, ::itex::int32, int32, scatter_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427028: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterSub of ResourceScatterUpdateOp<GPUDevice, ::itex::int32, int64, scatter_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427035: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMul of ResourceScatterUpdateOp<GPUDevice, ::itex::int32, int32, scatter_op::UpdateOp::MUL> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427046: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMul of ResourceScatterUpdateOp<GPUDevice, ::itex::int32, int64, scatter_op::UpdateOp::MUL> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427052: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterDiv of ResourceScatterUpdateOp<GPUDevice, ::itex::int32, int32, scatter_op::UpdateOp::DIV> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427060: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterDiv of ResourceScatterUpdateOp<GPUDevice, ::itex::int32, int64, scatter_op::UpdateOp::DIV> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427067: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterUpdate of ResourceScatterUpdateOp<GPUDevice, ::itex::int32, int32, scatter_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427075: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterUpdate of ResourceScatterUpdateOp<GPUDevice, ::itex::int32, int64, scatter_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427083: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterAdd of ResourceScatterUpdateOp<GPUDevice, ::itex::int64, int32, scatter_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427090: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterAdd of ResourceScatterUpdateOp<GPUDevice, ::itex::int64, int64, scatter_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427098: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterSub of ResourceScatterUpdateOp<GPUDevice, ::itex::int64, int32, scatter_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427105: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterSub of ResourceScatterUpdateOp<GPUDevice, ::itex::int64, int64, scatter_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427111: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMul of ResourceScatterUpdateOp<GPUDevice, ::itex::int64, int32, scatter_op::UpdateOp::MUL> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427123: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMul of ResourceScatterUpdateOp<GPUDevice, ::itex::int64, int64, scatter_op::UpdateOp::MUL> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427130: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterDiv of ResourceScatterUpdateOp<GPUDevice, ::itex::int64, int32, scatter_op::UpdateOp::DIV> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427138: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterDiv of ResourceScatterUpdateOp<GPUDevice, ::itex::int64, int64, scatter_op::UpdateOp::DIV> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427145: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterUpdate of ResourceScatterUpdateOp<GPUDevice, ::itex::int64, int32, scatter_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427152: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterUpdate of ResourceScatterUpdateOp<GPUDevice, ::itex::int64, int64, scatter_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427160: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterAdd of ResourceScatterUpdateOp<GPUDevice, float, int32, scatter_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427167: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterAdd of ResourceScatterUpdateOp<GPUDevice, float, int64, scatter_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427176: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterSub of ResourceScatterUpdateOp<GPUDevice, float, int32, scatter_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427183: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterSub of ResourceScatterUpdateOp<GPUDevice, float, int64, scatter_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427190: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMul of ResourceScatterUpdateOp<GPUDevice, float, int32, scatter_op::UpdateOp::MUL> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427198: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMul of ResourceScatterUpdateOp<GPUDevice, float, int64, scatter_op::UpdateOp::MUL> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427205: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterDiv of ResourceScatterUpdateOp<GPUDevice, float, int32, scatter_op::UpdateOp::DIV> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427213: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterDiv of ResourceScatterUpdateOp<GPUDevice, float, int64, scatter_op::UpdateOp::DIV> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427220: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterUpdate of ResourceScatterUpdateOp<GPUDevice, float, int32, scatter_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427227: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterUpdate of ResourceScatterUpdateOp<GPUDevice, float, int64, scatter_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427235: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterAdd of ResourceScatterUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427242: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterAdd of ResourceScatterUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427250: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterSub of ResourceScatterUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427257: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterSub of ResourceScatterUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427264: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMul of ResourceScatterUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_op::UpdateOp::MUL> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427272: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMul of ResourceScatterUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_op::UpdateOp::MUL> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427279: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterDiv of ResourceScatterUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_op::UpdateOp::DIV> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427287: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterDiv of ResourceScatterUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_op::UpdateOp::DIV> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427294: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterUpdate of ResourceScatterUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427300: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterUpdate of ResourceScatterUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427308: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterAdd of ResourceScatterUpdateOp<GPUDevice, Eigen::half, int32, scatter_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427315: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterAdd of ResourceScatterUpdateOp<GPUDevice, Eigen::half, int64, scatter_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427323: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterSub of ResourceScatterUpdateOp<GPUDevice, Eigen::half, int32, scatter_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427331: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterSub of ResourceScatterUpdateOp<GPUDevice, Eigen::half, int64, scatter_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427338: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMul of ResourceScatterUpdateOp<GPUDevice, Eigen::half, int32, scatter_op::UpdateOp::MUL> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427346: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMul of ResourceScatterUpdateOp<GPUDevice, Eigen::half, int64, scatter_op::UpdateOp::MUL> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427353: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterDiv of ResourceScatterUpdateOp<GPUDevice, Eigen::half, int32, scatter_op::UpdateOp::DIV> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427360: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterDiv of ResourceScatterUpdateOp<GPUDevice, Eigen::half, int64, scatter_op::UpdateOp::DIV> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427368: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterUpdate of ResourceScatterUpdateOp<GPUDevice, Eigen::half, int32, scatter_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427375: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterUpdate of ResourceScatterUpdateOp<GPUDevice, Eigen::half, int64, scatter_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427383: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterAdd of ResourceScatterUpdateOp<GPUDevice, double, int32, scatter_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427390: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterAdd of ResourceScatterUpdateOp<GPUDevice, double, int64, scatter_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427397: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterSub of ResourceScatterUpdateOp<GPUDevice, double, int32, scatter_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427405: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterSub of ResourceScatterUpdateOp<GPUDevice, double, int64, scatter_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427415: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMul of ResourceScatterUpdateOp<GPUDevice, double, int32, scatter_op::UpdateOp::MUL> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427423: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMul of ResourceScatterUpdateOp<GPUDevice, double, int64, scatter_op::UpdateOp::MUL> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427430: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterDiv of ResourceScatterUpdateOp<GPUDevice, double, int32, scatter_op::UpdateOp::DIV> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427437: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterDiv of ResourceScatterUpdateOp<GPUDevice, double, int64, scatter_op::UpdateOp::DIV> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427445: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterUpdate of ResourceScatterUpdateOp<GPUDevice, double, int32, scatter_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427452: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterUpdate of ResourceScatterUpdateOp<GPUDevice, double, int64, scatter_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427460: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMin of ResourceScatterUpdateOp<GPUDevice, ::itex::int32, int32, scatter_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427467: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMin of ResourceScatterUpdateOp<GPUDevice, ::itex::int32, int64, scatter_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427474: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMax of ResourceScatterUpdateOp<GPUDevice, ::itex::int32, int32, scatter_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427482: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMax of ResourceScatterUpdateOp<GPUDevice, ::itex::int32, int64, scatter_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427489: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMin of ResourceScatterUpdateOp<GPUDevice, float, int32, scatter_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427497: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMin of ResourceScatterUpdateOp<GPUDevice, float, int64, scatter_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427504: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMax of ResourceScatterUpdateOp<GPUDevice, float, int32, scatter_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427511: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMax of ResourceScatterUpdateOp<GPUDevice, float, int64, scatter_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427519: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMin of ResourceScatterUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427526: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMin of ResourceScatterUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427534: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMax of ResourceScatterUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427541: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMax of ResourceScatterUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427547: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMin of ResourceScatterUpdateOp<GPUDevice, Eigen::half, int32, scatter_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427556: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMin of ResourceScatterUpdateOp<GPUDevice, Eigen::half, int64, scatter_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427563: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMax of ResourceScatterUpdateOp<GPUDevice, Eigen::half, int32, scatter_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427571: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMax of ResourceScatterUpdateOp<GPUDevice, Eigen::half, int64, scatter_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427578: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMin of ResourceScatterUpdateOp<GPUDevice, double, int32, scatter_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427585: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMin of ResourceScatterUpdateOp<GPUDevice, double, int64, scatter_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427593: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMax of ResourceScatterUpdateOp<GPUDevice, double, int32, scatter_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427600: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterMax of ResourceScatterUpdateOp<GPUDevice, double, int64, scatter_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427608: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterUpdate of ResourceScatterUpdateOp<GPUDevice, bool, int32, scatter_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427615: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterUpdate of ResourceScatterUpdateOp<GPUDevice, bool, int64, scatter_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427626: I itex/core/utils/op_kernel.cc:684] Register the Relu of ReluOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427633: I itex/core/utils/op_kernel.cc:684] Register the Elu of EluOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427640: I itex/core/utils/op_kernel.cc:684] Register the Relu6 of Relu6Op<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427646: I itex/core/utils/op_kernel.cc:684] Register the LeakyRelu of LeakyReluOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427652: I itex/core/utils/op_kernel.cc:684] Register the Gelu of GeluOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427657: I itex/core/utils/op_kernel.cc:684] Register the Mish of MishOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427663: I itex/core/utils/op_kernel.cc:684] Register the Selu of SeluOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427670: I itex/core/utils/op_kernel.cc:684] Register the Swish of SwishOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427680: I itex/core/utils/op_kernel.cc:684] Register the Relu of ReluOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427686: I itex/core/utils/op_kernel.cc:684] Register the Elu of EluOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427691: I itex/core/utils/op_kernel.cc:684] Register the Relu6 of Relu6Op<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427698: I itex/core/utils/op_kernel.cc:684] Register the LeakyRelu of LeakyReluOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427703: I itex/core/utils/op_kernel.cc:684] Register the Gelu of GeluOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427709: I itex/core/utils/op_kernel.cc:684] Register the Mish of MishOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427714: I itex/core/utils/op_kernel.cc:684] Register the Selu of SeluOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427721: I itex/core/utils/op_kernel.cc:684] Register the Swish of SwishOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427727: I itex/core/utils/op_kernel.cc:684] Register the Relu of ReluOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427732: I itex/core/utils/op_kernel.cc:684] Register the Elu of EluOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427737: I itex/core/utils/op_kernel.cc:684] Register the Relu6 of Relu6Op<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427744: I itex/core/utils/op_kernel.cc:684] Register the LeakyRelu of LeakyReluOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427749: I itex/core/utils/op_kernel.cc:684] Register the Gelu of GeluOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427755: I itex/core/utils/op_kernel.cc:684] Register the Mish of MishOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427760: I itex/core/utils/op_kernel.cc:684] Register the Selu of SeluOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427767: I itex/core/utils/op_kernel.cc:684] Register the Swish of SwishOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427773: I itex/core/utils/op_kernel.cc:684] Register the Selu of SeluOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427778: I itex/core/utils/op_kernel.cc:684] Register the ReluGrad of ReluGradOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427784: I itex/core/utils/op_kernel.cc:684] Register the EluGrad of EluGradOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427789: I itex/core/utils/op_kernel.cc:684] Register the Relu6Grad of Relu6GradOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427795: I itex/core/utils/op_kernel.cc:684] Register the LeakyReluGrad of LeakyReluGradOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427801: I itex/core/utils/op_kernel.cc:684] Register the GeluGrad of GeluGradOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427808: I itex/core/utils/op_kernel.cc:684] Register the SeluGrad of SeluGradOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427815: I itex/core/utils/op_kernel.cc:684] Register the SwishGrad of SwishGradOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427822: I itex/core/utils/op_kernel.cc:684] Register the ReluGrad of ReluGradOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427828: I itex/core/utils/op_kernel.cc:684] Register the EluGrad of EluGradOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427834: I itex/core/utils/op_kernel.cc:684] Register the Relu6Grad of Relu6GradOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427839: I itex/core/utils/op_kernel.cc:684] Register the LeakyReluGrad of LeakyReluGradOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427846: I itex/core/utils/op_kernel.cc:684] Register the GeluGrad of GeluGradOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427851: I itex/core/utils/op_kernel.cc:684] Register the SeluGrad of SeluGradOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427856: I itex/core/utils/op_kernel.cc:684] Register the SwishGrad of SwishGradOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427862: I itex/core/utils/op_kernel.cc:684] Register the SeluGrad of SeluGradOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427872: I itex/core/utils/op_kernel.cc:684] Register the ResizeBilinear of ResizeBilinearOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427879: I itex/core/utils/op_kernel.cc:684] Register the ResizeBilinear of ResizeBilinearOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427885: I itex/core/utils/op_kernel.cc:684] Register the ResizeBilinear of ResizeBilinearOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427892: I itex/core/utils/op_kernel.cc:684] Register the ResizeBilinear of ResizeBilinearOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427899: I itex/core/utils/op_kernel.cc:684] Register the ResizeBilinearGrad of ResizeBilinearOpGrad<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427905: I itex/core/utils/op_kernel.cc:684] Register the ResizeBilinearGrad of ResizeBilinearOpGrad<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427911: I itex/core/utils/op_kernel.cc:684] Register the ResizeBilinearGrad of ResizeBilinearOpGrad<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427917: I itex/core/utils/op_kernel.cc:684] Register the ResizeBilinearGrad of ResizeBilinearOpGrad<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427928: I itex/core/utils/op_kernel.cc:684] Register the Reverse of ReverseOp<GPUDevice, bool> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427935: I itex/core/utils/op_kernel.cc:684] Register the ReverseV2 of ReverseV2Op<GPUDevice, bool, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427943: I itex/core/utils/op_kernel.cc:684] Register the ReverseV2 of ReverseV2Op<GPUDevice, bool, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427950: I itex/core/utils/op_kernel.cc:684] Register the Reverse of ReverseOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427957: I itex/core/utils/op_kernel.cc:684] Register the ReverseV2 of ReverseV2Op<GPUDevice, ::itex::int32, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427965: I itex/core/utils/op_kernel.cc:684] Register the ReverseV2 of ReverseV2Op<GPUDevice, ::itex::int32, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427972: I itex/core/utils/op_kernel.cc:684] Register the Reverse of ReverseOp<GPUDevice, ::itex::uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427978: I itex/core/utils/op_kernel.cc:684] Register the ReverseV2 of ReverseV2Op<GPUDevice, ::itex::uint8, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427986: I itex/core/utils/op_kernel.cc:684] Register the ReverseV2 of ReverseV2Op<GPUDevice, ::itex::uint8, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427993: I itex/core/utils/op_kernel.cc:684] Register the Reverse of ReverseOp<GPUDevice, ::itex::int8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.427999: I itex/core/utils/op_kernel.cc:684] Register the ReverseV2 of ReverseV2Op<GPUDevice, ::itex::int8, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428010: I itex/core/utils/op_kernel.cc:684] Register the ReverseV2 of ReverseV2Op<GPUDevice, ::itex::int8, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428017: I itex/core/utils/op_kernel.cc:684] Register the Reverse of ReverseOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428022: I itex/core/utils/op_kernel.cc:684] Register the ReverseV2 of ReverseV2Op<GPUDevice, std::complex<float>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428030: I itex/core/utils/op_kernel.cc:684] Register the ReverseV2 of ReverseV2Op<GPUDevice, std::complex<float>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428037: I itex/core/utils/op_kernel.cc:684] Register the Reverse of ReverseOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428043: I itex/core/utils/op_kernel.cc:684] Register the ReverseV2 of ReverseV2Op<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428051: I itex/core/utils/op_kernel.cc:684] Register the ReverseV2 of ReverseV2Op<GPUDevice, Eigen::half, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428058: I itex/core/utils/op_kernel.cc:684] Register the Reverse of ReverseOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428064: I itex/core/utils/op_kernel.cc:684] Register the ReverseV2 of ReverseV2Op<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428073: I itex/core/utils/op_kernel.cc:684] Register the ReverseV2 of ReverseV2Op<GPUDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428079: I itex/core/utils/op_kernel.cc:684] Register the Reverse of ReverseOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428086: I itex/core/utils/op_kernel.cc:684] Register the ReverseV2 of ReverseV2Op<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428093: I itex/core/utils/op_kernel.cc:684] Register the ReverseV2 of ReverseV2Op<GPUDevice, Eigen::bfloat16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428100: I itex/core/utils/op_kernel.cc:684] Register the Reverse of ReverseOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428106: I itex/core/utils/op_kernel.cc:684] Register the ReverseV2 of ReverseV2Op<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428115: I itex/core/utils/op_kernel.cc:684] Register the ReverseV2 of ReverseV2Op<GPUDevice, double, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428121: I itex/core/utils/op_kernel.cc:684] Register the Reverse of ReverseOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428128: I itex/core/utils/op_kernel.cc:684] Register the ReverseV2 of ReverseV2Op<GPUDevice, std::complex<double>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428134: I itex/core/utils/op_kernel.cc:684] Register the ReverseV2 of ReverseV2Op<GPUDevice, std::complex<double>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428146: I itex/core/utils/op_kernel.cc:684] Register the ReverseSequence of ReverseSequenceOp<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428153: I itex/core/utils/op_kernel.cc:684] Register the ReverseSequence of ReverseSequenceOp<GPUDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428160: I itex/core/utils/op_kernel.cc:684] Register the ReverseSequence of ReverseSequenceOp<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428167: I itex/core/utils/op_kernel.cc:684] Register the ReverseSequence of ReverseSequenceOp<GPUDevice, Eigen::half, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428174: I itex/core/utils/op_kernel.cc:684] Register the ReverseSequence of ReverseSequenceOp<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428181: I itex/core/utils/op_kernel.cc:684] Register the ReverseSequence of ReverseSequenceOp<GPUDevice, Eigen::bfloat16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428188: I itex/core/utils/op_kernel.cc:684] Register the ReverseSequence of ReverseSequenceOp<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428194: I itex/core/utils/op_kernel.cc:684] Register the ReverseSequence of ReverseSequenceOp<GPUDevice, double, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428204: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, ::itex::int32, int32, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428213: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, ::itex::int32, int64, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428222: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, ::itex::int32, int32, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428230: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, ::itex::int32, int64, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428239: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, ::itex::int64, int32, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428247: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, ::itex::int64, int64, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428255: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, ::itex::int64, int32, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428263: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, ::itex::int64, int64, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428272: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, ::itex::uint32, int32, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428279: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, ::itex::uint32, int64, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428288: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, ::itex::uint32, int32, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428295: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, ::itex::uint32, int64, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428304: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, Eigen::half, int32, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428311: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, Eigen::half, int64, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428319: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, Eigen::half, int32, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428327: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, Eigen::half, int64, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428335: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, float, int32, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428344: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, float, int64, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428351: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, float, int32, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428360: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, float, int64, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428368: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, Eigen::bfloat16, int32, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428377: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, Eigen::bfloat16, int64, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428384: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, Eigen::bfloat16, int32, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428393: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, Eigen::bfloat16, int64, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428400: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, std::complex<float>, int32, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428409: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, std::complex<float>, int64, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428417: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, std::complex<float>, int32, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428425: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, std::complex<float>, int64, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428433: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, double, int32, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428441: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, double, int64, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428449: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, double, int32, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428456: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, double, int64, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428465: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, std::complex<double>, int32, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428472: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, std::complex<double>, int64, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428481: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, std::complex<double>, int32, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428488: I itex/core/utils/op_kernel.cc:684] Register the Roll of RollOp<GPUDevice, std::complex<double>, int64, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428501: I itex/core/utils/op_kernel.cc:684] Register the ItexRnn of RnnOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428508: I itex/core/utils/op_kernel.cc:684] Register the ItexRnn of RnnOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428513: I itex/core/utils/op_kernel.cc:684] Register the ItexRnn of RnnOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428518: I itex/core/utils/op_kernel.cc:684] Register the ItexRnnGrad of RnnGradOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428524: I itex/core/utils/op_kernel.cc:684] Register the ItexRnnGrad of RnnGradOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428531: I itex/core/utils/op_kernel.cc:684] Register the ItexRnnGrad of RnnGradOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428540: I itex/core/utils/op_kernel.cc:684] Register the Cumprod of ScanOp<GPUDevice, ::itex::uint64, Eigen::internal::ProdReducer<::itex::uint64>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428548: I itex/core/utils/op_kernel.cc:684] Register the Cumprod of ScanOp<GPUDevice, ::itex::uint64, Eigen::internal::ProdReducer<::itex::uint64>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428556: I itex/core/utils/op_kernel.cc:684] Register the Cumprod of ScanOp<GPUDevice, ::itex::int64, Eigen::internal::ProdReducer<::itex::int64>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428563: I itex/core/utils/op_kernel.cc:684] Register the Cumprod of ScanOp<GPUDevice, ::itex::int64, Eigen::internal::ProdReducer<::itex::int64>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428570: I itex/core/utils/op_kernel.cc:684] Register the Cumprod of ScanOp<GPUDevice, ::itex::uint32, Eigen::internal::ProdReducer<::itex::uint32>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428577: I itex/core/utils/op_kernel.cc:684] Register the Cumprod of ScanOp<GPUDevice, ::itex::uint32, Eigen::internal::ProdReducer<::itex::uint32>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428583: I itex/core/utils/op_kernel.cc:684] Register the Cumprod of ScanOp<GPUDevice, ::itex::int32, Eigen::internal::ProdReducer<::itex::int32>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428591: I itex/core/utils/op_kernel.cc:684] Register the Cumprod of ScanOp<GPUDevice, ::itex::int32, Eigen::internal::ProdReducer<::itex::int32>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428598: I itex/core/utils/op_kernel.cc:684] Register the Cumprod of ScanOp<GPUDevice, ::itex::uint16, Eigen::internal::ProdReducer<::itex::uint16>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428605: I itex/core/utils/op_kernel.cc:684] Register the Cumprod of ScanOp<GPUDevice, ::itex::uint16, Eigen::internal::ProdReducer<::itex::uint16>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428613: I itex/core/utils/op_kernel.cc:684] Register the Cumprod of ScanOp<GPUDevice, ::itex::int16, Eigen::internal::ProdReducer<::itex::int16>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428620: I itex/core/utils/op_kernel.cc:684] Register the Cumprod of ScanOp<GPUDevice, ::itex::int16, Eigen::internal::ProdReducer<::itex::int16>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428628: I itex/core/utils/op_kernel.cc:684] Register the Cumprod of ScanOp<GPUDevice, ::itex::uint8, Eigen::internal::ProdReducer<::itex::uint8>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428634: I itex/core/utils/op_kernel.cc:684] Register the Cumprod of ScanOp<GPUDevice, ::itex::uint8, Eigen::internal::ProdReducer<::itex::uint8>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428641: I itex/core/utils/op_kernel.cc:684] Register the Cumprod of ScanOp<GPUDevice, ::itex::int8, Eigen::internal::ProdReducer<::itex::int8>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428649: I itex/core/utils/op_kernel.cc:684] Register the Cumprod of ScanOp<GPUDevice, ::itex::int8, Eigen::internal::ProdReducer<::itex::int8>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428655: I itex/core/utils/op_kernel.cc:684] Register the Cumprod of ScanOp<GPUDevice, Eigen::half, Eigen::internal::ProdReducer<Eigen::half>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428662: I itex/core/utils/op_kernel.cc:684] Register the Cumprod of ScanOp<GPUDevice, Eigen::half, Eigen::internal::ProdReducer<Eigen::half>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428670: I itex/core/utils/op_kernel.cc:684] Register the Cumprod of ScanOp<GPUDevice, float, Eigen::internal::ProdReducer<float>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428677: I itex/core/utils/op_kernel.cc:684] Register the Cumprod of ScanOp<GPUDevice, float, Eigen::internal::ProdReducer<float>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428684: I itex/core/utils/op_kernel.cc:684] Register the Cumprod of ScanOp<GPUDevice, Eigen::bfloat16, Eigen::internal::ProdReducer<Eigen::bfloat16>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428691: I itex/core/utils/op_kernel.cc:684] Register the Cumprod of ScanOp<GPUDevice, Eigen::bfloat16, Eigen::internal::ProdReducer<Eigen::bfloat16>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428698: I itex/core/utils/op_kernel.cc:684] Register the Cumprod of ScanOp<GPUDevice, double, Eigen::internal::ProdReducer<double>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428705: I itex/core/utils/op_kernel.cc:684] Register the Cumprod of ScanOp<GPUDevice, double, Eigen::internal::ProdReducer<double>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428716: I itex/core/utils/op_kernel.cc:684] Register the Cumsum of ScanOp<GPUDevice, ::itex::uint64, Eigen::internal::SumReducer<::itex::uint64>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428723: I itex/core/utils/op_kernel.cc:684] Register the Cumsum of ScanOp<GPUDevice, ::itex::uint64, Eigen::internal::SumReducer<::itex::uint64>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428731: I itex/core/utils/op_kernel.cc:684] Register the Cumsum of ScanOp<GPUDevice, ::itex::int64, Eigen::internal::SumReducer<::itex::int64>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428738: I itex/core/utils/op_kernel.cc:684] Register the Cumsum of ScanOp<GPUDevice, ::itex::int64, Eigen::internal::SumReducer<::itex::int64>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428745: I itex/core/utils/op_kernel.cc:684] Register the Cumsum of ScanOp<GPUDevice, ::itex::uint32, Eigen::internal::SumReducer<::itex::uint32>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428753: I itex/core/utils/op_kernel.cc:684] Register the Cumsum of ScanOp<GPUDevice, ::itex::uint32, Eigen::internal::SumReducer<::itex::uint32>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428760: I itex/core/utils/op_kernel.cc:684] Register the Cumsum of ScanOp<GPUDevice, ::itex::int32, Eigen::internal::SumReducer<::itex::int32>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428768: I itex/core/utils/op_kernel.cc:684] Register the Cumsum of ScanOp<GPUDevice, ::itex::int32, Eigen::internal::SumReducer<::itex::int32>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428774: I itex/core/utils/op_kernel.cc:684] Register the Cumsum of ScanOp<GPUDevice, ::itex::uint16, Eigen::internal::SumReducer<::itex::uint16>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428781: I itex/core/utils/op_kernel.cc:684] Register the Cumsum of ScanOp<GPUDevice, ::itex::uint16, Eigen::internal::SumReducer<::itex::uint16>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428789: I itex/core/utils/op_kernel.cc:684] Register the Cumsum of ScanOp<GPUDevice, ::itex::int16, Eigen::internal::SumReducer<::itex::int16>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428795: I itex/core/utils/op_kernel.cc:684] Register the Cumsum of ScanOp<GPUDevice, ::itex::int16, Eigen::internal::SumReducer<::itex::int16>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428802: I itex/core/utils/op_kernel.cc:684] Register the Cumsum of ScanOp<GPUDevice, ::itex::uint8, Eigen::internal::SumReducer<::itex::uint8>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428810: I itex/core/utils/op_kernel.cc:684] Register the Cumsum of ScanOp<GPUDevice, ::itex::uint8, Eigen::internal::SumReducer<::itex::uint8>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428817: I itex/core/utils/op_kernel.cc:684] Register the Cumsum of ScanOp<GPUDevice, ::itex::int8, Eigen::internal::SumReducer<::itex::int8>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428825: I itex/core/utils/op_kernel.cc:684] Register the Cumsum of ScanOp<GPUDevice, ::itex::int8, Eigen::internal::SumReducer<::itex::int8>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428832: I itex/core/utils/op_kernel.cc:684] Register the Cumsum of ScanOp<GPUDevice, Eigen::half, Eigen::internal::SumReducer<Eigen::half>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428838: I itex/core/utils/op_kernel.cc:684] Register the Cumsum of ScanOp<GPUDevice, Eigen::half, Eigen::internal::SumReducer<Eigen::half>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428845: I itex/core/utils/op_kernel.cc:684] Register the Cumsum of ScanOp<GPUDevice, float, Eigen::internal::SumReducer<float>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428852: I itex/core/utils/op_kernel.cc:684] Register the Cumsum of ScanOp<GPUDevice, float, Eigen::internal::SumReducer<float>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428858: I itex/core/utils/op_kernel.cc:684] Register the Cumsum of ScanOp<GPUDevice, Eigen::bfloat16, Eigen::internal::SumReducer<Eigen::bfloat16>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428866: I itex/core/utils/op_kernel.cc:684] Register the Cumsum of ScanOp<GPUDevice, Eigen::bfloat16, Eigen::internal::SumReducer<Eigen::bfloat16>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428873: I itex/core/utils/op_kernel.cc:684] Register the Cumsum of ScanOp<GPUDevice, double, Eigen::internal::SumReducer<double>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428881: I itex/core/utils/op_kernel.cc:684] Register the Cumsum of ScanOp<GPUDevice, double, Eigen::internal::SumReducer<double>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428892: I itex/core/utils/op_kernel.cc:684] Register the CumulativeLogsumexp of ScanOp<GPUDevice, Eigen::half, functor::LogSumExpReducer<Eigen::half>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428900: I itex/core/utils/op_kernel.cc:684] Register the CumulativeLogsumexp of ScanOp<GPUDevice, Eigen::half, functor::LogSumExpReducer<Eigen::half>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428908: I itex/core/utils/op_kernel.cc:684] Register the CumulativeLogsumexp of ScanOp<GPUDevice, float, functor::LogSumExpReducer<float>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428915: I itex/core/utils/op_kernel.cc:684] Register the CumulativeLogsumexp of ScanOp<GPUDevice, float, functor::LogSumExpReducer<float>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428924: I itex/core/utils/op_kernel.cc:684] Register the CumulativeLogsumexp of ScanOp<GPUDevice, Eigen::bfloat16, functor::LogSumExpReducer<Eigen::bfloat16>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428930: I itex/core/utils/op_kernel.cc:684] Register the CumulativeLogsumexp of ScanOp<GPUDevice, Eigen::bfloat16, functor::LogSumExpReducer<Eigen::bfloat16>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428937: I itex/core/utils/op_kernel.cc:684] Register the CumulativeLogsumexp of ScanOp<GPUDevice, double, functor::LogSumExpReducer<double>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428945: I itex/core/utils/op_kernel.cc:684] Register the CumulativeLogsumexp of ScanOp<GPUDevice, double, functor::LogSumExpReducer<double>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428955: I itex/core/utils/op_kernel.cc:684] Register the ScatterNd of ScatterNdOp<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428963: I itex/core/utils/op_kernel.cc:684] Register the ScatterNd of ScatterNdOp<GPUDevice, Eigen::half, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428972: I itex/core/utils/op_kernel.cc:684] Register the ScatterNd of ScatterNdOp<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428979: I itex/core/utils/op_kernel.cc:684] Register the ScatterNd of ScatterNdOp<GPUDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428986: I itex/core/utils/op_kernel.cc:684] Register the ScatterNd of ScatterNdOp<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.428993: I itex/core/utils/op_kernel.cc:684] Register the ScatterNd of ScatterNdOp<GPUDevice, Eigen::bfloat16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429000: I itex/core/utils/op_kernel.cc:684] Register the ScatterNd of ScatterNdOp<GPUDevice, ::itex::int32, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429007: I itex/core/utils/op_kernel.cc:684] Register the ScatterNd of ScatterNdOp<GPUDevice, ::itex::int32, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429014: I itex/core/utils/op_kernel.cc:684] Register the ScatterNd of ScatterNdOp<GPUDevice, ::itex::int64, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429021: I itex/core/utils/op_kernel.cc:684] Register the ScatterNd of ScatterNdOp<GPUDevice, ::itex::int64, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429028: I itex/core/utils/op_kernel.cc:684] Register the ScatterNd of ScatterNdOp<GPUDevice, std::complex<float>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429035: I itex/core/utils/op_kernel.cc:684] Register the ScatterNd of ScatterNdOp<GPUDevice, std::complex<float>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429042: I itex/core/utils/op_kernel.cc:684] Register the ScatterNd of ScatterNdOp<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429050: I itex/core/utils/op_kernel.cc:684] Register the ScatterNd of ScatterNdOp<GPUDevice, double, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429057: I itex/core/utils/op_kernel.cc:684] Register the ScatterNd of ScatterNdOp<GPUDevice, std::complex<double>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429063: I itex/core/utils/op_kernel.cc:684] Register the ScatterNd of ScatterNdOp<GPUDevice, std::complex<double>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429071: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterUpdate of TensorScatterOp<GPUDevice, ::itex::int32, int32, scatter_nd_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429079: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterUpdate of TensorScatterOp<GPUDevice, ::itex::int32, int64, scatter_nd_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429088: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterAdd of TensorScatterOp<GPUDevice, ::itex::int32, int32, scatter_nd_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429095: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterAdd of TensorScatterOp<GPUDevice, ::itex::int32, int64, scatter_nd_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429101: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterSub of TensorScatterOp<GPUDevice, ::itex::int32, int32, scatter_nd_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429110: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterSub of TensorScatterOp<GPUDevice, ::itex::int32, int64, scatter_nd_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429117: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterMin of TensorScatterOp<GPUDevice, ::itex::int32, int32, scatter_nd_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429123: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterMin of TensorScatterOp<GPUDevice, ::itex::int32, int64, scatter_nd_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429131: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterMax of TensorScatterOp<GPUDevice, ::itex::int32, int32, scatter_nd_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429138: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterMax of TensorScatterOp<GPUDevice, ::itex::int32, int64, scatter_nd_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429146: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterUpdate of TensorScatterOp<GPUDevice, ::itex::int64, int32, scatter_nd_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429152: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterUpdate of TensorScatterOp<GPUDevice, ::itex::int64, int64, scatter_nd_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429159: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterAdd of TensorScatterOp<GPUDevice, ::itex::int64, int32, scatter_nd_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429166: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterAdd of TensorScatterOp<GPUDevice, ::itex::int64, int64, scatter_nd_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429173: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterSub of TensorScatterOp<GPUDevice, ::itex::int64, int32, scatter_nd_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429179: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterSub of TensorScatterOp<GPUDevice, ::itex::int64, int64, scatter_nd_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429188: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterMin of TensorScatterOp<GPUDevice, ::itex::int64, int32, scatter_nd_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429194: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterMin of TensorScatterOp<GPUDevice, ::itex::int64, int64, scatter_nd_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429201: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterMax of TensorScatterOp<GPUDevice, ::itex::int64, int32, scatter_nd_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429208: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterMax of TensorScatterOp<GPUDevice, ::itex::int64, int64, scatter_nd_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429215: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterUpdate of TensorScatterOp<GPUDevice, Eigen::half, int32, scatter_nd_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429222: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterUpdate of TensorScatterOp<GPUDevice, Eigen::half, int64, scatter_nd_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429229: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterUpdate of TensorScatterOp<GPUDevice, float, int32, scatter_nd_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429235: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterUpdate of TensorScatterOp<GPUDevice, float, int64, scatter_nd_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429245: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterUpdate of TensorScatterOp<GPUDevice, Eigen::bfloat16, int32, scatter_nd_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429252: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterUpdate of TensorScatterOp<GPUDevice, Eigen::bfloat16, int64, scatter_nd_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429258: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterAdd of TensorScatterOp<GPUDevice, Eigen::half, int32, scatter_nd_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429266: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterAdd of TensorScatterOp<GPUDevice, Eigen::half, int64, scatter_nd_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429273: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterSub of TensorScatterOp<GPUDevice, Eigen::half, int32, scatter_nd_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429280: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterSub of TensorScatterOp<GPUDevice, Eigen::half, int64, scatter_nd_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429286: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterAdd of TensorScatterOp<GPUDevice, float, int32, scatter_nd_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429292: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterAdd of TensorScatterOp<GPUDevice, float, int64, scatter_nd_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429300: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterSub of TensorScatterOp<GPUDevice, float, int32, scatter_nd_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429307: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterSub of TensorScatterOp<GPUDevice, float, int64, scatter_nd_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429313: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterAdd of TensorScatterOp<GPUDevice, Eigen::bfloat16, int32, scatter_nd_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429320: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterAdd of TensorScatterOp<GPUDevice, Eigen::bfloat16, int64, scatter_nd_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429326: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterSub of TensorScatterOp<GPUDevice, Eigen::bfloat16, int32, scatter_nd_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429334: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterSub of TensorScatterOp<GPUDevice, Eigen::bfloat16, int64, scatter_nd_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429340: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterMin of TensorScatterOp<GPUDevice, Eigen::half, int32, scatter_nd_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429347: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterMin of TensorScatterOp<GPUDevice, Eigen::half, int64, scatter_nd_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429357: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterMax of TensorScatterOp<GPUDevice, Eigen::half, int32, scatter_nd_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429364: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterMax of TensorScatterOp<GPUDevice, Eigen::half, int64, scatter_nd_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429370: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterMin of TensorScatterOp<GPUDevice, float, int32, scatter_nd_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429378: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterMin of TensorScatterOp<GPUDevice, float, int64, scatter_nd_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429385: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterMax of TensorScatterOp<GPUDevice, float, int32, scatter_nd_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429393: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterMax of TensorScatterOp<GPUDevice, float, int64, scatter_nd_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429399: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterMin of TensorScatterOp<GPUDevice, Eigen::bfloat16, int32, scatter_nd_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429406: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterMin of TensorScatterOp<GPUDevice, Eigen::bfloat16, int64, scatter_nd_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429413: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterMax of TensorScatterOp<GPUDevice, Eigen::bfloat16, int32, scatter_nd_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429419: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterMax of TensorScatterOp<GPUDevice, Eigen::bfloat16, int64, scatter_nd_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429426: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterUpdate of TensorScatterOp<GPUDevice, std::complex<float>, int32, scatter_nd_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429434: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterUpdate of TensorScatterOp<GPUDevice, std::complex<float>, int64, scatter_nd_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429440: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterAdd of TensorScatterOp<GPUDevice, std::complex<float>, int32, scatter_nd_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429447: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterAdd of TensorScatterOp<GPUDevice, std::complex<float>, int64, scatter_nd_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429454: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterSub of TensorScatterOp<GPUDevice, std::complex<float>, int32, scatter_nd_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429460: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterSub of TensorScatterOp<GPUDevice, std::complex<float>, int64, scatter_nd_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429468: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterUpdate of TensorScatterOp<GPUDevice, double, int32, scatter_nd_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429474: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterUpdate of TensorScatterOp<GPUDevice, double, int64, scatter_nd_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429481: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterAdd of TensorScatterOp<GPUDevice, double, int32, scatter_nd_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429489: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterAdd of TensorScatterOp<GPUDevice, double, int64, scatter_nd_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429495: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterSub of TensorScatterOp<GPUDevice, double, int32, scatter_nd_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429502: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterSub of TensorScatterOp<GPUDevice, double, int64, scatter_nd_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429509: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterMin of TensorScatterOp<GPUDevice, double, int32, scatter_nd_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429516: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterMin of TensorScatterOp<GPUDevice, double, int64, scatter_nd_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429523: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterMax of TensorScatterOp<GPUDevice, double, int32, scatter_nd_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429530: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterMax of TensorScatterOp<GPUDevice, double, int64, scatter_nd_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429536: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterUpdate of TensorScatterOp<GPUDevice, std::complex<double>, int32, scatter_nd_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429544: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterUpdate of TensorScatterOp<GPUDevice, std::complex<double>, int64, scatter_nd_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429551: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterAdd of TensorScatterOp<GPUDevice, std::complex<double>, int32, scatter_nd_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429557: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterAdd of TensorScatterOp<GPUDevice, std::complex<double>, int64, scatter_nd_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429565: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterSub of TensorScatterOp<GPUDevice, std::complex<double>, int32, scatter_nd_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429571: I itex/core/utils/op_kernel.cc:684] Register the TensorScatterSub of TensorScatterOp<GPUDevice, std::complex<double>, int64, scatter_nd_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429579: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, ::itex::int32, int32, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429586: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, ::itex::int32, int64, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429592: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, ::itex::int32, int32, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429601: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, ::itex::int32, int64, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429608: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdAdd of ScatterNdUpdateOp<GPUDevice, ::itex::int32, int32, scatter_nd_op::UpdateOp::ADD, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429615: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdAdd of ScatterNdUpdateOp<GPUDevice, ::itex::int32, int64, scatter_nd_op::UpdateOp::ADD, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429623: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdSub of ScatterNdUpdateOp<GPUDevice, ::itex::int32, int32, scatter_nd_op::UpdateOp::SUB, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429629: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdSub of ScatterNdUpdateOp<GPUDevice, ::itex::int32, int64, scatter_nd_op::UpdateOp::SUB, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429636: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdAdd of ScatterNdUpdateOp<GPUDevice, ::itex::int32, int32, scatter_nd_op::UpdateOp::ADD, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429644: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdAdd of ScatterNdUpdateOp<GPUDevice, ::itex::int32, int64, scatter_nd_op::UpdateOp::ADD, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429651: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdSub of ScatterNdUpdateOp<GPUDevice, ::itex::int32, int32, scatter_nd_op::UpdateOp::SUB, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429660: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdSub of ScatterNdUpdateOp<GPUDevice, ::itex::int32, int64, scatter_nd_op::UpdateOp::SUB, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429667: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdMax of ScatterNdUpdateOp<GPUDevice, ::itex::int32, int32, scatter_nd_op::UpdateOp::MAX, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429672: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdMax of ScatterNdUpdateOp<GPUDevice, ::itex::int32, int64, scatter_nd_op::UpdateOp::MAX, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429681: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdMin of ScatterNdUpdateOp<GPUDevice, ::itex::int32, int32, scatter_nd_op::UpdateOp::MIN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429687: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdMin of ScatterNdUpdateOp<GPUDevice, ::itex::int32, int64, scatter_nd_op::UpdateOp::MIN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429695: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdMin of ScatterNdUpdateOp<GPUDevice, ::itex::int32, int32, scatter_nd_op::UpdateOp::MIN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429702: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdMin of ScatterNdUpdateOp<GPUDevice, ::itex::int32, int64, scatter_nd_op::UpdateOp::MIN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429709: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdMax of ScatterNdUpdateOp<GPUDevice, ::itex::int32, int32, scatter_nd_op::UpdateOp::MAX, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429717: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdMax of ScatterNdUpdateOp<GPUDevice, ::itex::int32, int64, scatter_nd_op::UpdateOp::MAX, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429724: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, ::itex::int64, int32, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429731: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, ::itex::int64, int64, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429738: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, ::itex::int64, int32, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429745: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, ::itex::int64, int64, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429753: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdAdd of ScatterNdUpdateOp<GPUDevice, ::itex::int64, int32, scatter_nd_op::UpdateOp::ADD, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429760: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdAdd of ScatterNdUpdateOp<GPUDevice, ::itex::int64, int64, scatter_nd_op::UpdateOp::ADD, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429766: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdSub of ScatterNdUpdateOp<GPUDevice, ::itex::int64, int32, scatter_nd_op::UpdateOp::SUB, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429774: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdSub of ScatterNdUpdateOp<GPUDevice, ::itex::int64, int64, scatter_nd_op::UpdateOp::SUB, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429780: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdAdd of ScatterNdUpdateOp<GPUDevice, ::itex::int64, int32, scatter_nd_op::UpdateOp::ADD, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429788: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdAdd of ScatterNdUpdateOp<GPUDevice, ::itex::int64, int64, scatter_nd_op::UpdateOp::ADD, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429794: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdSub of ScatterNdUpdateOp<GPUDevice, ::itex::int64, int32, scatter_nd_op::UpdateOp::SUB, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429801: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdSub of ScatterNdUpdateOp<GPUDevice, ::itex::int64, int64, scatter_nd_op::UpdateOp::SUB, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429811: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdMax of ScatterNdUpdateOp<GPUDevice, ::itex::int64, int32, scatter_nd_op::UpdateOp::MAX, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429818: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdMax of ScatterNdUpdateOp<GPUDevice, ::itex::int64, int64, scatter_nd_op::UpdateOp::MAX, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429825: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdMin of ScatterNdUpdateOp<GPUDevice, ::itex::int64, int32, scatter_nd_op::UpdateOp::MIN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429832: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdMin of ScatterNdUpdateOp<GPUDevice, ::itex::int64, int64, scatter_nd_op::UpdateOp::MIN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429838: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdMin of ScatterNdUpdateOp<GPUDevice, ::itex::int64, int32, scatter_nd_op::UpdateOp::MIN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429846: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdMin of ScatterNdUpdateOp<GPUDevice, ::itex::int64, int64, scatter_nd_op::UpdateOp::MIN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429853: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdMax of ScatterNdUpdateOp<GPUDevice, ::itex::int64, int32, scatter_nd_op::UpdateOp::MAX, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429861: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdMax of ScatterNdUpdateOp<GPUDevice, ::itex::int64, int64, scatter_nd_op::UpdateOp::MAX, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429868: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, Eigen::half, int32, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429875: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, Eigen::half, int64, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429882: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, Eigen::half, int32, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429889: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, Eigen::half, int64, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429897: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, float, int32, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429904: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, float, int64, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429910: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, float, int32, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429918: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, float, int64, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429925: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429932: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429939: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429946: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429955: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdAdd of ScatterNdUpdateOp<GPUDevice, Eigen::half, int32, scatter_nd_op::UpdateOp::ADD, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429962: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdAdd of ScatterNdUpdateOp<GPUDevice, Eigen::half, int64, scatter_nd_op::UpdateOp::ADD, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429968: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdSub of ScatterNdUpdateOp<GPUDevice, Eigen::half, int32, scatter_nd_op::UpdateOp::SUB, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429976: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdSub of ScatterNdUpdateOp<GPUDevice, Eigen::half, int64, scatter_nd_op::UpdateOp::SUB, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429982: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdAdd of ScatterNdUpdateOp<GPUDevice, Eigen::half, int32, scatter_nd_op::UpdateOp::ADD, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429989: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdAdd of ScatterNdUpdateOp<GPUDevice, Eigen::half, int64, scatter_nd_op::UpdateOp::ADD, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.429997: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdSub of ScatterNdUpdateOp<GPUDevice, Eigen::half, int32, scatter_nd_op::UpdateOp::SUB, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430004: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdSub of ScatterNdUpdateOp<GPUDevice, Eigen::half, int64, scatter_nd_op::UpdateOp::SUB, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430012: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdAdd of ScatterNdUpdateOp<GPUDevice, float, int32, scatter_nd_op::UpdateOp::ADD, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430019: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdAdd of ScatterNdUpdateOp<GPUDevice, float, int64, scatter_nd_op::UpdateOp::ADD, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430025: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdSub of ScatterNdUpdateOp<GPUDevice, float, int32, scatter_nd_op::UpdateOp::SUB, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430032: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdSub of ScatterNdUpdateOp<GPUDevice, float, int64, scatter_nd_op::UpdateOp::SUB, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430039: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdAdd of ScatterNdUpdateOp<GPUDevice, float, int32, scatter_nd_op::UpdateOp::ADD, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430047: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdAdd of ScatterNdUpdateOp<GPUDevice, float, int64, scatter_nd_op::UpdateOp::ADD, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430054: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdSub of ScatterNdUpdateOp<GPUDevice, float, int32, scatter_nd_op::UpdateOp::SUB, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430061: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdSub of ScatterNdUpdateOp<GPUDevice, float, int64, scatter_nd_op::UpdateOp::SUB, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430070: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdAdd of ScatterNdUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_nd_op::UpdateOp::ADD, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430076: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdAdd of ScatterNdUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_nd_op::UpdateOp::ADD, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430082: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdSub of ScatterNdUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_nd_op::UpdateOp::SUB, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430090: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdSub of ScatterNdUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_nd_op::UpdateOp::SUB, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430096: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdAdd of ScatterNdUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_nd_op::UpdateOp::ADD, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430105: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdAdd of ScatterNdUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_nd_op::UpdateOp::ADD, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430112: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdSub of ScatterNdUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_nd_op::UpdateOp::SUB, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430119: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdSub of ScatterNdUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_nd_op::UpdateOp::SUB, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430127: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdMax of ScatterNdUpdateOp<GPUDevice, Eigen::half, int32, scatter_nd_op::UpdateOp::MAX, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430134: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdMax of ScatterNdUpdateOp<GPUDevice, Eigen::half, int64, scatter_nd_op::UpdateOp::MAX, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430140: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdMin of ScatterNdUpdateOp<GPUDevice, Eigen::half, int32, scatter_nd_op::UpdateOp::MIN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430147: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdMin of ScatterNdUpdateOp<GPUDevice, Eigen::half, int64, scatter_nd_op::UpdateOp::MIN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430153: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdMin of ScatterNdUpdateOp<GPUDevice, Eigen::half, int32, scatter_nd_op::UpdateOp::MIN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430162: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdMin of ScatterNdUpdateOp<GPUDevice, Eigen::half, int64, scatter_nd_op::UpdateOp::MIN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430169: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdMax of ScatterNdUpdateOp<GPUDevice, Eigen::half, int32, scatter_nd_op::UpdateOp::MAX, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430177: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdMax of ScatterNdUpdateOp<GPUDevice, Eigen::half, int64, scatter_nd_op::UpdateOp::MAX, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430184: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdMax of ScatterNdUpdateOp<GPUDevice, float, int32, scatter_nd_op::UpdateOp::MAX, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430190: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdMax of ScatterNdUpdateOp<GPUDevice, float, int64, scatter_nd_op::UpdateOp::MAX, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430198: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdMin of ScatterNdUpdateOp<GPUDevice, float, int32, scatter_nd_op::UpdateOp::MIN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430204: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdMin of ScatterNdUpdateOp<GPUDevice, float, int64, scatter_nd_op::UpdateOp::MIN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430210: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdMin of ScatterNdUpdateOp<GPUDevice, float, int32, scatter_nd_op::UpdateOp::MIN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430219: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdMin of ScatterNdUpdateOp<GPUDevice, float, int64, scatter_nd_op::UpdateOp::MIN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430226: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdMax of ScatterNdUpdateOp<GPUDevice, float, int32, scatter_nd_op::UpdateOp::MAX, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430235: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdMax of ScatterNdUpdateOp<GPUDevice, float, int64, scatter_nd_op::UpdateOp::MAX, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430242: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdMax of ScatterNdUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_nd_op::UpdateOp::MAX, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430249: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdMax of ScatterNdUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_nd_op::UpdateOp::MAX, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430256: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdMin of ScatterNdUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_nd_op::UpdateOp::MIN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430262: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdMin of ScatterNdUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_nd_op::UpdateOp::MIN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430268: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdMin of ScatterNdUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_nd_op::UpdateOp::MIN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430276: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdMin of ScatterNdUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_nd_op::UpdateOp::MIN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430283: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdMax of ScatterNdUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_nd_op::UpdateOp::MAX, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430291: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdMax of ScatterNdUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_nd_op::UpdateOp::MAX, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430298: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, std::complex<float>, int32, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430305: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, std::complex<float>, int64, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430313: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, std::complex<float>, int32, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430320: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, std::complex<float>, int64, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430328: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdAdd of ScatterNdUpdateOp<GPUDevice, std::complex<float>, int32, scatter_nd_op::UpdateOp::ADD, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430335: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdAdd of ScatterNdUpdateOp<GPUDevice, std::complex<float>, int64, scatter_nd_op::UpdateOp::ADD, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430341: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdSub of ScatterNdUpdateOp<GPUDevice, std::complex<float>, int32, scatter_nd_op::UpdateOp::SUB, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430349: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdSub of ScatterNdUpdateOp<GPUDevice, std::complex<float>, int64, scatter_nd_op::UpdateOp::SUB, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430356: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdAdd of ScatterNdUpdateOp<GPUDevice, std::complex<float>, int32, scatter_nd_op::UpdateOp::ADD, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430363: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdAdd of ScatterNdUpdateOp<GPUDevice, std::complex<float>, int64, scatter_nd_op::UpdateOp::ADD, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430371: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdSub of ScatterNdUpdateOp<GPUDevice, std::complex<float>, int32, scatter_nd_op::UpdateOp::SUB, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430378: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdSub of ScatterNdUpdateOp<GPUDevice, std::complex<float>, int64, scatter_nd_op::UpdateOp::SUB, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430385: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, double, int32, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430391: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, double, int64, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430398: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, double, int32, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430406: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, double, int64, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430413: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdAdd of ScatterNdUpdateOp<GPUDevice, double, int32, scatter_nd_op::UpdateOp::ADD, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430419: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdAdd of ScatterNdUpdateOp<GPUDevice, double, int64, scatter_nd_op::UpdateOp::ADD, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430431: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdSub of ScatterNdUpdateOp<GPUDevice, double, int32, scatter_nd_op::UpdateOp::SUB, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430437: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdSub of ScatterNdUpdateOp<GPUDevice, double, int64, scatter_nd_op::UpdateOp::SUB, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430444: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdAdd of ScatterNdUpdateOp<GPUDevice, double, int32, scatter_nd_op::UpdateOp::ADD, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430451: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdAdd of ScatterNdUpdateOp<GPUDevice, double, int64, scatter_nd_op::UpdateOp::ADD, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430458: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdSub of ScatterNdUpdateOp<GPUDevice, double, int32, scatter_nd_op::UpdateOp::SUB, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430466: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdSub of ScatterNdUpdateOp<GPUDevice, double, int64, scatter_nd_op::UpdateOp::SUB, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430473: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdMax of ScatterNdUpdateOp<GPUDevice, double, int32, scatter_nd_op::UpdateOp::MAX, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430480: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdMax of ScatterNdUpdateOp<GPUDevice, double, int64, scatter_nd_op::UpdateOp::MAX, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430487: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdMin of ScatterNdUpdateOp<GPUDevice, double, int32, scatter_nd_op::UpdateOp::MIN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430494: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdMin of ScatterNdUpdateOp<GPUDevice, double, int64, scatter_nd_op::UpdateOp::MIN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430500: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdMin of ScatterNdUpdateOp<GPUDevice, double, int32, scatter_nd_op::UpdateOp::MIN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430508: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdMin of ScatterNdUpdateOp<GPUDevice, double, int64, scatter_nd_op::UpdateOp::MIN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430517: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdMax of ScatterNdUpdateOp<GPUDevice, double, int32, scatter_nd_op::UpdateOp::MAX, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430524: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdMax of ScatterNdUpdateOp<GPUDevice, double, int64, scatter_nd_op::UpdateOp::MAX, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430531: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, std::complex<double>, int32, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430538: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, std::complex<double>, int64, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430545: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, std::complex<double>, int32, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430552: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdUpdate of ScatterNdUpdateOp<GPUDevice, std::complex<double>, int64, scatter_nd_op::UpdateOp::ASSIGN, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430560: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdAdd of ScatterNdUpdateOp<GPUDevice, std::complex<double>, int32, scatter_nd_op::UpdateOp::ADD, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430567: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdAdd of ScatterNdUpdateOp<GPUDevice, std::complex<double>, int64, scatter_nd_op::UpdateOp::ADD, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430574: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdSub of ScatterNdUpdateOp<GPUDevice, std::complex<double>, int32, scatter_nd_op::UpdateOp::SUB, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430581: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdSub of ScatterNdUpdateOp<GPUDevice, std::complex<double>, int64, scatter_nd_op::UpdateOp::SUB, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430587: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdAdd of ScatterNdUpdateOp<GPUDevice, std::complex<double>, int32, scatter_nd_op::UpdateOp::ADD, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430595: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdAdd of ScatterNdUpdateOp<GPUDevice, std::complex<double>, int64, scatter_nd_op::UpdateOp::ADD, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430602: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdSub of ScatterNdUpdateOp<GPUDevice, std::complex<double>, int32, scatter_nd_op::UpdateOp::SUB, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430610: I itex/core/utils/op_kernel.cc:684] Register the ResourceScatterNdSub of ScatterNdUpdateOp<GPUDevice, std::complex<double>, int64, scatter_nd_op::UpdateOp::SUB, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430617: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdNonAliasingAdd of ScatterNdUpdateOp<GPUDevice, ::itex::int32, int32, scatter_nd_op::UpdateOp::ADD, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430624: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdNonAliasingAdd of ScatterNdUpdateOp<GPUDevice, ::itex::int32, int64, scatter_nd_op::UpdateOp::ADD, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430632: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdNonAliasingAdd of ScatterNdUpdateOp<GPUDevice, ::itex::int64, int32, scatter_nd_op::UpdateOp::ADD, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430639: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdNonAliasingAdd of ScatterNdUpdateOp<GPUDevice, ::itex::int64, int64, scatter_nd_op::UpdateOp::ADD, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430645: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdNonAliasingAdd of ScatterNdUpdateOp<GPUDevice, Eigen::half, int32, scatter_nd_op::UpdateOp::ADD, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430653: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdNonAliasingAdd of ScatterNdUpdateOp<GPUDevice, Eigen::half, int64, scatter_nd_op::UpdateOp::ADD, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430660: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdNonAliasingAdd of ScatterNdUpdateOp<GPUDevice, float, int32, scatter_nd_op::UpdateOp::ADD, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430667: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdNonAliasingAdd of ScatterNdUpdateOp<GPUDevice, float, int64, scatter_nd_op::UpdateOp::ADD, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430673: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdNonAliasingAdd of ScatterNdUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_nd_op::UpdateOp::ADD, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430680: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdNonAliasingAdd of ScatterNdUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_nd_op::UpdateOp::ADD, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430688: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdNonAliasingAdd of ScatterNdUpdateOp<GPUDevice, std::complex<float>, int32, scatter_nd_op::UpdateOp::ADD, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430695: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdNonAliasingAdd of ScatterNdUpdateOp<GPUDevice, std::complex<float>, int64, scatter_nd_op::UpdateOp::ADD, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430703: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdNonAliasingAdd of ScatterNdUpdateOp<GPUDevice, double, int32, scatter_nd_op::UpdateOp::ADD, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430709: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdNonAliasingAdd of ScatterNdUpdateOp<GPUDevice, double, int64, scatter_nd_op::UpdateOp::ADD, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430716: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdNonAliasingAdd of ScatterNdUpdateOp<GPUDevice, std::complex<double>, int32, scatter_nd_op::UpdateOp::ADD, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430723: I itex/core/utils/op_kernel.cc:684] Register the ScatterNdNonAliasingAdd of ScatterNdUpdateOp<GPUDevice, std::complex<double>, int64, scatter_nd_op::UpdateOp::ADD, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430734: I itex/core/utils/op_kernel.cc:684] Register the ScatterAdd of ScatterUpdateOp<GPUDevice, Eigen::half, int32, scatter_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430741: I itex/core/utils/op_kernel.cc:684] Register the ScatterAdd of ScatterUpdateOp<GPUDevice, Eigen::half, int64, scatter_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430748: I itex/core/utils/op_kernel.cc:684] Register the ScatterDiv of ScatterUpdateOp<GPUDevice, Eigen::half, int32, scatter_op::UpdateOp::DIV> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430755: I itex/core/utils/op_kernel.cc:684] Register the ScatterDiv of ScatterUpdateOp<GPUDevice, Eigen::half, int64, scatter_op::UpdateOp::DIV> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430762: I itex/core/utils/op_kernel.cc:684] Register the ScatterMul of ScatterUpdateOp<GPUDevice, Eigen::half, int32, scatter_op::UpdateOp::MUL> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430770: I itex/core/utils/op_kernel.cc:684] Register the ScatterMul of ScatterUpdateOp<GPUDevice, Eigen::half, int64, scatter_op::UpdateOp::MUL> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430776: I itex/core/utils/op_kernel.cc:684] Register the ScatterSub of ScatterUpdateOp<GPUDevice, Eigen::half, int32, scatter_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430783: I itex/core/utils/op_kernel.cc:684] Register the ScatterSub of ScatterUpdateOp<GPUDevice, Eigen::half, int64, scatter_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430790: I itex/core/utils/op_kernel.cc:684] Register the ScatterAdd of ScatterUpdateOp<GPUDevice, float, int32, scatter_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430796: I itex/core/utils/op_kernel.cc:684] Register the ScatterAdd of ScatterUpdateOp<GPUDevice, float, int64, scatter_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430804: I itex/core/utils/op_kernel.cc:684] Register the ScatterDiv of ScatterUpdateOp<GPUDevice, float, int32, scatter_op::UpdateOp::DIV> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430811: I itex/core/utils/op_kernel.cc:684] Register the ScatterDiv of ScatterUpdateOp<GPUDevice, float, int64, scatter_op::UpdateOp::DIV> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430818: I itex/core/utils/op_kernel.cc:684] Register the ScatterMul of ScatterUpdateOp<GPUDevice, float, int32, scatter_op::UpdateOp::MUL> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430825: I itex/core/utils/op_kernel.cc:684] Register the ScatterMul of ScatterUpdateOp<GPUDevice, float, int64, scatter_op::UpdateOp::MUL> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430831: I itex/core/utils/op_kernel.cc:684] Register the ScatterSub of ScatterUpdateOp<GPUDevice, float, int32, scatter_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430837: I itex/core/utils/op_kernel.cc:684] Register the ScatterSub of ScatterUpdateOp<GPUDevice, float, int64, scatter_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430844: I itex/core/utils/op_kernel.cc:684] Register the ScatterAdd of ScatterUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430850: I itex/core/utils/op_kernel.cc:684] Register the ScatterAdd of ScatterUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430857: I itex/core/utils/op_kernel.cc:684] Register the ScatterDiv of ScatterUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_op::UpdateOp::DIV> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430864: I itex/core/utils/op_kernel.cc:684] Register the ScatterDiv of ScatterUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_op::UpdateOp::DIV> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430870: I itex/core/utils/op_kernel.cc:684] Register the ScatterMul of ScatterUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_op::UpdateOp::MUL> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430876: I itex/core/utils/op_kernel.cc:684] Register the ScatterMul of ScatterUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_op::UpdateOp::MUL> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430883: I itex/core/utils/op_kernel.cc:684] Register the ScatterSub of ScatterUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430889: I itex/core/utils/op_kernel.cc:684] Register the ScatterSub of ScatterUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430896: I itex/core/utils/op_kernel.cc:684] Register the ScatterMin of ScatterUpdateOp<GPUDevice, Eigen::half, int32, scatter_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430903: I itex/core/utils/op_kernel.cc:684] Register the ScatterMin of ScatterUpdateOp<GPUDevice, Eigen::half, int64, scatter_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430910: I itex/core/utils/op_kernel.cc:684] Register the ScatterMax of ScatterUpdateOp<GPUDevice, Eigen::half, int32, scatter_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430916: I itex/core/utils/op_kernel.cc:684] Register the ScatterMax of ScatterUpdateOp<GPUDevice, Eigen::half, int64, scatter_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430923: I itex/core/utils/op_kernel.cc:684] Register the ScatterMin of ScatterUpdateOp<GPUDevice, float, int32, scatter_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430929: I itex/core/utils/op_kernel.cc:684] Register the ScatterMin of ScatterUpdateOp<GPUDevice, float, int64, scatter_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430936: I itex/core/utils/op_kernel.cc:684] Register the ScatterMax of ScatterUpdateOp<GPUDevice, float, int32, scatter_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430943: I itex/core/utils/op_kernel.cc:684] Register the ScatterMax of ScatterUpdateOp<GPUDevice, float, int64, scatter_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430949: I itex/core/utils/op_kernel.cc:684] Register the ScatterMin of ScatterUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430956: I itex/core/utils/op_kernel.cc:684] Register the ScatterMin of ScatterUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430962: I itex/core/utils/op_kernel.cc:684] Register the ScatterMax of ScatterUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430969: I itex/core/utils/op_kernel.cc:684] Register the ScatterMax of ScatterUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430975: I itex/core/utils/op_kernel.cc:684] Register the ScatterUpdate of ScatterUpdateOp<GPUDevice, Eigen::half, int32, scatter_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430982: I itex/core/utils/op_kernel.cc:684] Register the ScatterUpdate of ScatterUpdateOp<GPUDevice, Eigen::half, int64, scatter_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430989: I itex/core/utils/op_kernel.cc:684] Register the ScatterUpdate of ScatterUpdateOp<GPUDevice, float, int32, scatter_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.430996: I itex/core/utils/op_kernel.cc:684] Register the ScatterUpdate of ScatterUpdateOp<GPUDevice, float, int64, scatter_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431002: I itex/core/utils/op_kernel.cc:684] Register the ScatterUpdate of ScatterUpdateOp<GPUDevice, Eigen::bfloat16, int32, scatter_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431009: I itex/core/utils/op_kernel.cc:684] Register the ScatterUpdate of ScatterUpdateOp<GPUDevice, Eigen::bfloat16, int64, scatter_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431016: I itex/core/utils/op_kernel.cc:684] Register the ScatterAdd of ScatterUpdateOp<GPUDevice, double, int32, scatter_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431023: I itex/core/utils/op_kernel.cc:684] Register the ScatterAdd of ScatterUpdateOp<GPUDevice, double, int64, scatter_op::UpdateOp::ADD> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431029: I itex/core/utils/op_kernel.cc:684] Register the ScatterDiv of ScatterUpdateOp<GPUDevice, double, int32, scatter_op::UpdateOp::DIV> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431037: I itex/core/utils/op_kernel.cc:684] Register the ScatterDiv of ScatterUpdateOp<GPUDevice, double, int64, scatter_op::UpdateOp::DIV> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431043: I itex/core/utils/op_kernel.cc:684] Register the ScatterMul of ScatterUpdateOp<GPUDevice, double, int32, scatter_op::UpdateOp::MUL> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431049: I itex/core/utils/op_kernel.cc:684] Register the ScatterMul of ScatterUpdateOp<GPUDevice, double, int64, scatter_op::UpdateOp::MUL> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431057: I itex/core/utils/op_kernel.cc:684] Register the ScatterSub of ScatterUpdateOp<GPUDevice, double, int32, scatter_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431063: I itex/core/utils/op_kernel.cc:684] Register the ScatterSub of ScatterUpdateOp<GPUDevice, double, int64, scatter_op::UpdateOp::SUB> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431069: I itex/core/utils/op_kernel.cc:684] Register the ScatterMin of ScatterUpdateOp<GPUDevice, double, int32, scatter_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431077: I itex/core/utils/op_kernel.cc:684] Register the ScatterMin of ScatterUpdateOp<GPUDevice, double, int64, scatter_op::UpdateOp::MIN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431083: I itex/core/utils/op_kernel.cc:684] Register the ScatterMax of ScatterUpdateOp<GPUDevice, double, int32, scatter_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431089: I itex/core/utils/op_kernel.cc:684] Register the ScatterMax of ScatterUpdateOp<GPUDevice, double, int64, scatter_op::UpdateOp::MAX> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431097: I itex/core/utils/op_kernel.cc:684] Register the ScatterUpdate of ScatterUpdateOp<GPUDevice, double, int32, scatter_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431103: I itex/core/utils/op_kernel.cc:684] Register the ScatterUpdate of ScatterUpdateOp<GPUDevice, double, int64, scatter_op::UpdateOp::ASSIGN> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431113: I itex/core/utils/op_kernel.cc:684] Register the UpperBound of UpperBoundOp<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431128: I itex/core/utils/op_kernel.cc:684] Register the UpperBound of UpperBoundOp<GPUDevice, Eigen::half, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431134: I itex/core/utils/op_kernel.cc:684] Register the LowerBound of LowerBoundOp<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431141: I itex/core/utils/op_kernel.cc:684] Register the LowerBound of LowerBoundOp<GPUDevice, Eigen::half, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431147: I itex/core/utils/op_kernel.cc:684] Register the UpperBound of UpperBoundOp<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431154: I itex/core/utils/op_kernel.cc:684] Register the UpperBound of UpperBoundOp<GPUDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431161: I itex/core/utils/op_kernel.cc:684] Register the LowerBound of LowerBoundOp<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431168: I itex/core/utils/op_kernel.cc:684] Register the LowerBound of LowerBoundOp<GPUDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431175: I itex/core/utils/op_kernel.cc:684] Register the UpperBound of UpperBoundOp<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431181: I itex/core/utils/op_kernel.cc:684] Register the UpperBound of UpperBoundOp<GPUDevice, Eigen::bfloat16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431189: I itex/core/utils/op_kernel.cc:684] Register the LowerBound of LowerBoundOp<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431195: I itex/core/utils/op_kernel.cc:684] Register the LowerBound of LowerBoundOp<GPUDevice, Eigen::bfloat16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431202: I itex/core/utils/op_kernel.cc:684] Register the UpperBound of UpperBoundOp<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431209: I itex/core/utils/op_kernel.cc:684] Register the UpperBound of UpperBoundOp<GPUDevice, double, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431216: I itex/core/utils/op_kernel.cc:684] Register the LowerBound of LowerBoundOp<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431222: I itex/core/utils/op_kernel.cc:684] Register the LowerBound of LowerBoundOp<GPUDevice, double, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431233: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentMax of UnsortedSegmentReductionOp< float, itex::int32, functor::UnsortedSegmentFunctor<GPUDevice, float, itex::int32, itex::functor::Lowest<float>, itex::functor::MaxOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431241: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentMin of UnsortedSegmentReductionOp< float, itex::int32, functor::UnsortedSegmentFunctor<GPUDevice, float, itex::int32, itex::functor::Highest<float>, itex::functor::MinOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431249: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentProd of UnsortedSegmentReductionOp< float, itex::int32, functor::UnsortedSegmentFunctor<GPUDevice, float, itex::int32, itex::functor::One<float>, itex::functor::ProdOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431257: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentMax of UnsortedSegmentReductionOp< float, itex::int64, functor::UnsortedSegmentFunctor<GPUDevice, float, itex::int64, itex::functor::Lowest<float>, itex::functor::MaxOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431265: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentMin of UnsortedSegmentReductionOp< float, itex::int64, functor::UnsortedSegmentFunctor<GPUDevice, float, itex::int64, itex::functor::Highest<float>, itex::functor::MinOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431272: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentProd of UnsortedSegmentReductionOp< float, itex::int64, functor::UnsortedSegmentFunctor<GPUDevice, float, itex::int64, itex::functor::One<float>, itex::functor::ProdOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431280: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentMax of UnsortedSegmentReductionOp< ::itex::int32, itex::int32, functor::UnsortedSegmentFunctor<GPUDevice, ::itex::int32, itex::int32, itex::functor::Lowest<::itex::int32>, itex::functor::MaxOpGpu<::itex::int32>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431288: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentMin of UnsortedSegmentReductionOp< ::itex::int32, itex::int32, functor::UnsortedSegmentFunctor<GPUDevice, ::itex::int32, itex::int32, itex::functor::Highest<::itex::int32>, itex::functor::MinOpGpu<::itex::int32>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431294: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentProd of UnsortedSegmentReductionOp< ::itex::int32, itex::int32, functor::UnsortedSegmentFunctor<GPUDevice, ::itex::int32, itex::int32, itex::functor::One<::itex::int32>, itex::functor::ProdOpGpu<::itex::int32>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431302: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentMax of UnsortedSegmentReductionOp< ::itex::int32, itex::int64, functor::UnsortedSegmentFunctor<GPUDevice, ::itex::int32, itex::int64, itex::functor::Lowest<::itex::int32>, itex::functor::MaxOpGpu<::itex::int32>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431309: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentMin of UnsortedSegmentReductionOp< ::itex::int32, itex::int64, functor::UnsortedSegmentFunctor<GPUDevice, ::itex::int32, itex::int64, itex::functor::Highest<::itex::int32>, itex::functor::MinOpGpu<::itex::int32>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431318: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentProd of UnsortedSegmentReductionOp< ::itex::int32, itex::int64, functor::UnsortedSegmentFunctor<GPUDevice, ::itex::int32, itex::int64, itex::functor::One<::itex::int32>, itex::functor::ProdOpGpu<::itex::int32>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431325: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentSum of UnsortedSegmentReductionOp< float, itex::int32, functor::UnsortedSegmentFunctor<GPUDevice, float, itex::int32, itex::functor::Zero<float>, itex::functor::SumOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431332: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentSum of UnsortedSegmentReductionOp< float, itex::int64, functor::UnsortedSegmentFunctor<GPUDevice, float, itex::int64, itex::functor::Zero<float>, itex::functor::SumOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431340: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentSum of UnsortedSegmentReductionOp< ::itex::int32, itex::int32, functor::UnsortedSegmentFunctor<GPUDevice, ::itex::int32, itex::int32, itex::functor::Zero<::itex::int32>, itex::functor::SumOpGpu<::itex::int32>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431347: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentSum of UnsortedSegmentReductionOp< ::itex::int32, itex::int64, functor::UnsortedSegmentFunctor<GPUDevice, ::itex::int32, itex::int64, itex::functor::Zero<::itex::int32>, itex::functor::SumOpGpu<::itex::int32>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431355: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentSum of UnsortedSegmentReductionOp< std::complex<float>, itex::int32, functor::UnsortedSegmentFunctor<GPUDevice, std::complex<float>, itex::int32, itex::functor::Zero<std::complex<float>>, itex::functor::SumOpGpu<std::complex<float>>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431363: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentSum of UnsortedSegmentReductionOp< std::complex<float>, itex::int64, functor::UnsortedSegmentFunctor<GPUDevice, std::complex<float>, itex::int64, itex::functor::Zero<std::complex<float>>, itex::functor::SumOpGpu<std::complex<float>>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431370: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentSum of UnsortedSegmentReductionOp< double, itex::int32, functor::UnsortedSegmentFunctor<GPUDevice, double, itex::int32, itex::functor::Zero<double>, itex::functor::SumOpGpu<double>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431378: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentSum of UnsortedSegmentReductionOp< double, itex::int64, functor::UnsortedSegmentFunctor<GPUDevice, double, itex::int64, itex::functor::Zero<double>, itex::functor::SumOpGpu<double>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431385: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentSum of UnsortedSegmentReductionOp< std::complex<double>, itex::int32, functor::UnsortedSegmentFunctor<GPUDevice, std::complex<double>, itex::int32, itex::functor::Zero<std::complex<double>>, itex::functor::SumOpGpu<std::complex<double>>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431394: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentSum of UnsortedSegmentReductionOp< std::complex<double>, itex::int64, functor::UnsortedSegmentFunctor<GPUDevice, std::complex<double>, itex::int64, itex::functor::Zero<std::complex<double>>, itex::functor::SumOpGpu<std::complex<double>>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431401: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentMax of UnsortedSegmentReductionOp< double, itex::int32, functor::UnsortedSegmentFunctor<GPUDevice, double, itex::int32, itex::functor::Lowest<double>, itex::functor::MaxOpGpu<double>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431409: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentMin of UnsortedSegmentReductionOp< double, itex::int32, functor::UnsortedSegmentFunctor<GPUDevice, double, itex::int32, itex::functor::Highest<double>, itex::functor::MinOpGpu<double>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431416: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentProd of UnsortedSegmentReductionOp< double, itex::int32, functor::UnsortedSegmentFunctor<GPUDevice, double, itex::int32, itex::functor::One<double>, itex::functor::ProdOpGpu<double>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431424: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentMax of UnsortedSegmentReductionOp< double, itex::int64, functor::UnsortedSegmentFunctor<GPUDevice, double, itex::int64, itex::functor::Lowest<double>, itex::functor::MaxOpGpu<double>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431431: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentMin of UnsortedSegmentReductionOp< double, itex::int64, functor::UnsortedSegmentFunctor<GPUDevice, double, itex::int64, itex::functor::Highest<double>, itex::functor::MinOpGpu<double>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431438: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentProd of UnsortedSegmentReductionOp< double, itex::int64, functor::UnsortedSegmentFunctor<GPUDevice, double, itex::int64, itex::functor::One<double>, itex::functor::ProdOpGpu<double>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431446: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentMax of UnsortedSegmentReductionOp< Eigen::bfloat16, itex::int32, functor::UnsortedSegmentFunctor<GPUDevice, Eigen::bfloat16, itex::int32, itex::functor::Lowest<Eigen::bfloat16>, itex::functor::MaxOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431453: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentMin of UnsortedSegmentReductionOp< Eigen::bfloat16, itex::int32, functor::UnsortedSegmentFunctor<GPUDevice, Eigen::bfloat16, itex::int32, itex::functor::Highest<Eigen::bfloat16>, itex::functor::MinOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431461: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentProd of UnsortedSegmentReductionOp< Eigen::bfloat16, itex::int32, functor::UnsortedSegmentFunctor<GPUDevice, Eigen::bfloat16, itex::int32, itex::functor::One<float>, itex::functor::ProdOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431468: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentMax of UnsortedSegmentReductionOp< Eigen::bfloat16, itex::int64, functor::UnsortedSegmentFunctor<GPUDevice, Eigen::bfloat16, itex::int64, itex::functor::Lowest<Eigen::bfloat16>, itex::functor::MaxOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431476: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentMin of UnsortedSegmentReductionOp< Eigen::bfloat16, itex::int64, functor::UnsortedSegmentFunctor<GPUDevice, Eigen::bfloat16, itex::int64, itex::functor::Highest<Eigen::bfloat16>, itex::functor::MinOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431483: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentProd of UnsortedSegmentReductionOp< Eigen::bfloat16, itex::int64, functor::UnsortedSegmentFunctor<GPUDevice, Eigen::bfloat16, itex::int64, itex::functor::One<float>, itex::functor::ProdOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431490: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentSum of UnsortedSegmentReductionOp< Eigen::bfloat16, itex::int32, functor::UnsortedSegmentFunctor<GPUDevice, Eigen::bfloat16, itex::int32, itex::functor::Zero<float>, itex::functor::SumOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431498: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentSum of UnsortedSegmentReductionOp< Eigen::bfloat16, itex::int64, functor::UnsortedSegmentFunctor<GPUDevice, Eigen::bfloat16, itex::int64, itex::functor::Zero<float>, itex::functor::SumOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431505: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentMax of UnsortedSegmentReductionOp< Eigen::half, itex::int32, functor::UnsortedSegmentFunctor<GPUDevice, Eigen::half, itex::int32, itex::functor::Lowest<Eigen::half>, itex::functor::MaxOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431513: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentMin of UnsortedSegmentReductionOp< Eigen::half, itex::int32, functor::UnsortedSegmentFunctor<GPUDevice, Eigen::half, itex::int32, itex::functor::Highest<Eigen::half>, itex::functor::MinOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431520: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentProd of UnsortedSegmentReductionOp< Eigen::half, itex::int32, functor::UnsortedSegmentFunctor<GPUDevice, Eigen::half, itex::int32, itex::functor::One<float>, itex::functor::ProdOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431527: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentMax of UnsortedSegmentReductionOp< Eigen::half, itex::int64, functor::UnsortedSegmentFunctor<GPUDevice, Eigen::half, itex::int64, itex::functor::Lowest<Eigen::half>, itex::functor::MaxOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431535: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentMin of UnsortedSegmentReductionOp< Eigen::half, itex::int64, functor::UnsortedSegmentFunctor<GPUDevice, Eigen::half, itex::int64, itex::functor::Highest<Eigen::half>, itex::functor::MinOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431542: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentProd of UnsortedSegmentReductionOp< Eigen::half, itex::int64, functor::UnsortedSegmentFunctor<GPUDevice, Eigen::half, itex::int64, itex::functor::One<float>, itex::functor::ProdOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431551: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentSum of UnsortedSegmentReductionOp< Eigen::half, itex::int32, functor::UnsortedSegmentFunctor<GPUDevice, Eigen::half, itex::int32, itex::functor::Zero<float>, itex::functor::SumOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431558: I itex/core/utils/op_kernel.cc:684] Register the UnsortedSegmentSum of UnsortedSegmentReductionOp< Eigen::half, itex::int64, functor::UnsortedSegmentFunctor<GPUDevice, Eigen::half, itex::int64, itex::functor::Zero<float>, itex::functor::SumOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431565: I itex/core/utils/op_kernel.cc:684] Register the SegmentSum of SegmentReductionGPUOp< float, itex::int32, itex::functor::SegmentReductionFunctor< float, itex::int32, itex::functor::Zero<float>, itex::functor::NonAtomicSumOpGpu<float>, itex::functor::SumOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431572: I itex/core/utils/op_kernel.cc:684] Register the SegmentProd of SegmentReductionGPUOp< float, itex::int32, itex::functor::SegmentReductionFunctor< float, itex::int32, itex::functor::One<float>, itex::functor::NonAtomicProdOpGpu<float>, itex::functor::ProdOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431578: I itex/core/utils/op_kernel.cc:684] Register the SegmentMin of SegmentReductionGPUOp< float, itex::int32, itex::functor::SegmentReductionFunctor< float, itex::int32, itex::functor::Highest<float>, itex::functor::NonAtomicMinOpGpu<float>, itex::functor::MinOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431586: I itex/core/utils/op_kernel.cc:684] Register the SegmentMax of SegmentReductionGPUOp< float, itex::int32, itex::functor::SegmentReductionFunctor< float, itex::int32, itex::functor::Lowest<float>, itex::functor::NonAtomicMaxOpGpu<float>, itex::functor::MaxOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431593: I itex/core/utils/op_kernel.cc:684] Register the SegmentSum of SegmentReductionGPUOp< float, itex::int64, itex::functor::SegmentReductionFunctor< float, itex::int64, itex::functor::Zero<float>, itex::functor::NonAtomicSumOpGpu<float>, itex::functor::SumOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431599: I itex/core/utils/op_kernel.cc:684] Register the SegmentProd of SegmentReductionGPUOp< float, itex::int64, itex::functor::SegmentReductionFunctor< float, itex::int64, itex::functor::One<float>, itex::functor::NonAtomicProdOpGpu<float>, itex::functor::ProdOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431607: I itex/core/utils/op_kernel.cc:684] Register the SegmentMin of SegmentReductionGPUOp< float, itex::int64, itex::functor::SegmentReductionFunctor< float, itex::int64, itex::functor::Highest<float>, itex::functor::NonAtomicMinOpGpu<float>, itex::functor::MinOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431613: I itex/core/utils/op_kernel.cc:684] Register the SegmentMax of SegmentReductionGPUOp< float, itex::int64, itex::functor::SegmentReductionFunctor< float, itex::int64, itex::functor::Lowest<float>, itex::functor::NonAtomicMaxOpGpu<float>, itex::functor::MaxOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431623: I itex/core/utils/op_kernel.cc:684] Register the SegmentSum of SegmentReductionGPUOp< ::itex::int32, itex::int32, itex::functor::SegmentReductionFunctor< ::itex::int32, itex::int32, itex::functor::Zero<::itex::int32>, itex::functor::NonAtomicSumOpGpu<::itex::int32>, itex::functor::SumOpGpu<::itex::int32>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431629: I itex/core/utils/op_kernel.cc:684] Register the SegmentProd of SegmentReductionGPUOp< ::itex::int32, itex::int32, itex::functor::SegmentReductionFunctor< ::itex::int32, itex::int32, itex::functor::One<::itex::int32>, itex::functor::NonAtomicProdOpGpu<::itex::int32>, itex::functor::ProdOpGpu<::itex::int32>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431636: I itex/core/utils/op_kernel.cc:684] Register the SegmentMin of SegmentReductionGPUOp< ::itex::int32, itex::int32, itex::functor::SegmentReductionFunctor< ::itex::int32, itex::int32, itex::functor::Highest<::itex::int32>, itex::functor::NonAtomicMinOpGpu<::itex::int32>, itex::functor::MinOpGpu<::itex::int32>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431643: I itex/core/utils/op_kernel.cc:684] Register the SegmentMax of SegmentReductionGPUOp< ::itex::int32, itex::int32, itex::functor::SegmentReductionFunctor< ::itex::int32, itex::int32, itex::functor::Lowest<::itex::int32>, itex::functor::NonAtomicMaxOpGpu<::itex::int32>, itex::functor::MaxOpGpu<::itex::int32>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431651: I itex/core/utils/op_kernel.cc:684] Register the SegmentSum of SegmentReductionGPUOp< ::itex::int32, itex::int64, itex::functor::SegmentReductionFunctor< ::itex::int32, itex::int64, itex::functor::Zero<::itex::int32>, itex::functor::NonAtomicSumOpGpu<::itex::int32>, itex::functor::SumOpGpu<::itex::int32>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431657: I itex/core/utils/op_kernel.cc:684] Register the SegmentProd of SegmentReductionGPUOp< ::itex::int32, itex::int64, itex::functor::SegmentReductionFunctor< ::itex::int32, itex::int64, itex::functor::One<::itex::int32>, itex::functor::NonAtomicProdOpGpu<::itex::int32>, itex::functor::ProdOpGpu<::itex::int32>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431665: I itex/core/utils/op_kernel.cc:684] Register the SegmentMin of SegmentReductionGPUOp< ::itex::int32, itex::int64, itex::functor::SegmentReductionFunctor< ::itex::int32, itex::int64, itex::functor::Highest<::itex::int32>, itex::functor::NonAtomicMinOpGpu<::itex::int32>, itex::functor::MinOpGpu<::itex::int32>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431671: I itex/core/utils/op_kernel.cc:684] Register the SegmentMax of SegmentReductionGPUOp< ::itex::int32, itex::int64, itex::functor::SegmentReductionFunctor< ::itex::int32, itex::int64, itex::functor::Lowest<::itex::int32>, itex::functor::NonAtomicMaxOpGpu<::itex::int32>, itex::functor::MaxOpGpu<::itex::int32>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431678: I itex/core/utils/op_kernel.cc:684] Register the SegmentSum of SegmentReductionGPUOp< Eigen::bfloat16, itex::int32, itex::functor::SegmentReductionFunctor< Eigen::bfloat16, itex::int32, itex::functor::Zero<float>, itex::functor::NonAtomicSumOpGpu<float>, itex::functor::SumOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431685: I itex/core/utils/op_kernel.cc:684] Register the SegmentProd of SegmentReductionGPUOp< Eigen::bfloat16, itex::int32, itex::functor::SegmentReductionFunctor< Eigen::bfloat16, itex::int32, itex::functor::One<float>, itex::functor::NonAtomicProdOpGpu<float>, itex::functor::ProdOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431692: I itex/core/utils/op_kernel.cc:684] Register the SegmentMin of SegmentReductionGPUOp< Eigen::bfloat16, itex::int32, itex::functor::SegmentReductionFunctor< Eigen::bfloat16, itex::int32, itex::functor::Highest<float>, itex::functor::NonAtomicMinOpGpu<float>, itex::functor::MinOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431700: I itex/core/utils/op_kernel.cc:684] Register the SegmentMax of SegmentReductionGPUOp< Eigen::bfloat16, itex::int32, itex::functor::SegmentReductionFunctor< Eigen::bfloat16, itex::int32, itex::functor::Lowest<float>, itex::functor::NonAtomicMaxOpGpu<float>, itex::functor::MaxOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431706: I itex/core/utils/op_kernel.cc:684] Register the SegmentSum of SegmentReductionGPUOp< Eigen::bfloat16, itex::int64, itex::functor::SegmentReductionFunctor< Eigen::bfloat16, itex::int64, itex::functor::Zero<float>, itex::functor::NonAtomicSumOpGpu<float>, itex::functor::SumOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431712: I itex/core/utils/op_kernel.cc:684] Register the SegmentProd of SegmentReductionGPUOp< Eigen::bfloat16, itex::int64, itex::functor::SegmentReductionFunctor< Eigen::bfloat16, itex::int64, itex::functor::One<float>, itex::functor::NonAtomicProdOpGpu<float>, itex::functor::ProdOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431719: I itex/core/utils/op_kernel.cc:684] Register the SegmentMin of SegmentReductionGPUOp< Eigen::bfloat16, itex::int64, itex::functor::SegmentReductionFunctor< Eigen::bfloat16, itex::int64, itex::functor::Highest<float>, itex::functor::NonAtomicMinOpGpu<float>, itex::functor::MinOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431725: I itex/core/utils/op_kernel.cc:684] Register the SegmentMax of SegmentReductionGPUOp< Eigen::bfloat16, itex::int64, itex::functor::SegmentReductionFunctor< Eigen::bfloat16, itex::int64, itex::functor::Lowest<float>, itex::functor::NonAtomicMaxOpGpu<float>, itex::functor::MaxOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431731: I itex/core/utils/op_kernel.cc:684] Register the SegmentSum of SegmentReductionGPUOp< Eigen::half, itex::int32, itex::functor::SegmentReductionFunctor< Eigen::half, itex::int32, itex::functor::Zero<float>, itex::functor::NonAtomicSumOpGpu<float>, itex::functor::SumOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431738: I itex/core/utils/op_kernel.cc:684] Register the SegmentProd of SegmentReductionGPUOp< Eigen::half, itex::int32, itex::functor::SegmentReductionFunctor< Eigen::half, itex::int32, itex::functor::One<float>, itex::functor::NonAtomicProdOpGpu<float>, itex::functor::ProdOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431745: I itex/core/utils/op_kernel.cc:684] Register the SegmentMin of SegmentReductionGPUOp< Eigen::half, itex::int32, itex::functor::SegmentReductionFunctor< Eigen::half, itex::int32, itex::functor::Highest<float>, itex::functor::NonAtomicMinOpGpu<float>, itex::functor::MinOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431753: I itex/core/utils/op_kernel.cc:684] Register the SegmentMax of SegmentReductionGPUOp< Eigen::half, itex::int32, itex::functor::SegmentReductionFunctor< Eigen::half, itex::int32, itex::functor::Lowest<float>, itex::functor::NonAtomicMaxOpGpu<float>, itex::functor::MaxOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431759: I itex/core/utils/op_kernel.cc:684] Register the SegmentSum of SegmentReductionGPUOp< Eigen::half, itex::int64, itex::functor::SegmentReductionFunctor< Eigen::half, itex::int64, itex::functor::Zero<float>, itex::functor::NonAtomicSumOpGpu<float>, itex::functor::SumOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431765: I itex/core/utils/op_kernel.cc:684] Register the SegmentProd of SegmentReductionGPUOp< Eigen::half, itex::int64, itex::functor::SegmentReductionFunctor< Eigen::half, itex::int64, itex::functor::One<float>, itex::functor::NonAtomicProdOpGpu<float>, itex::functor::ProdOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431772: I itex/core/utils/op_kernel.cc:684] Register the SegmentMin of SegmentReductionGPUOp< Eigen::half, itex::int64, itex::functor::SegmentReductionFunctor< Eigen::half, itex::int64, itex::functor::Highest<float>, itex::functor::NonAtomicMinOpGpu<float>, itex::functor::MinOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431779: I itex/core/utils/op_kernel.cc:684] Register the SegmentMax of SegmentReductionGPUOp< Eigen::half, itex::int64, itex::functor::SegmentReductionFunctor< Eigen::half, itex::int64, itex::functor::Lowest<float>, itex::functor::NonAtomicMaxOpGpu<float>, itex::functor::MaxOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431786: I itex/core/utils/op_kernel.cc:684] Register the SegmentSum of SegmentReductionGPUOp< double, itex::int32, itex::functor::SegmentReductionFunctor< double, itex::int32, itex::functor::Zero<float>, itex::functor::NonAtomicSumOpGpu<float>, itex::functor::SumOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431793: I itex/core/utils/op_kernel.cc:684] Register the SegmentProd of SegmentReductionGPUOp< double, itex::int32, itex::functor::SegmentReductionFunctor< double, itex::int32, itex::functor::One<float>, itex::functor::NonAtomicProdOpGpu<float>, itex::functor::ProdOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431798: I itex/core/utils/op_kernel.cc:684] Register the SegmentMin of SegmentReductionGPUOp< double, itex::int32, itex::functor::SegmentReductionFunctor< double, itex::int32, itex::functor::Highest<float>, itex::functor::NonAtomicMinOpGpu<float>, itex::functor::MinOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431806: I itex/core/utils/op_kernel.cc:684] Register the SegmentMax of SegmentReductionGPUOp< double, itex::int32, itex::functor::SegmentReductionFunctor< double, itex::int32, itex::functor::Lowest<float>, itex::functor::NonAtomicMaxOpGpu<float>, itex::functor::MaxOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431813: I itex/core/utils/op_kernel.cc:684] Register the SegmentSum of SegmentReductionGPUOp< double, itex::int64, itex::functor::SegmentReductionFunctor< double, itex::int64, itex::functor::Zero<float>, itex::functor::NonAtomicSumOpGpu<float>, itex::functor::SumOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431819: I itex/core/utils/op_kernel.cc:684] Register the SegmentProd of SegmentReductionGPUOp< double, itex::int64, itex::functor::SegmentReductionFunctor< double, itex::int64, itex::functor::One<float>, itex::functor::NonAtomicProdOpGpu<float>, itex::functor::ProdOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431826: I itex/core/utils/op_kernel.cc:684] Register the SegmentMin of SegmentReductionGPUOp< double, itex::int64, itex::functor::SegmentReductionFunctor< double, itex::int64, itex::functor::Highest<float>, itex::functor::NonAtomicMinOpGpu<float>, itex::functor::MinOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431832: I itex/core/utils/op_kernel.cc:684] Register the SegmentMax of SegmentReductionGPUOp< double, itex::int64, itex::functor::SegmentReductionFunctor< double, itex::int64, itex::functor::Lowest<float>, itex::functor::NonAtomicMaxOpGpu<float>, itex::functor::MaxOpGpu<float>> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.431842: I itex/core/utils/op_kernel.cc:684] Register the Select of SelectOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431849: I itex/core/utils/op_kernel.cc:684] Register the SelectV2 of SelectV2Op<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431857: I itex/core/utils/op_kernel.cc:684] Register the Select of SelectOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431863: I itex/core/utils/op_kernel.cc:684] Register the SelectV2 of SelectV2Op<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431869: I itex/core/utils/op_kernel.cc:684] Register the Select of SelectOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431875: I itex/core/utils/op_kernel.cc:684] Register the SelectV2 of SelectV2Op<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431881: I itex/core/utils/op_kernel.cc:684] Register the Select of SelectOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431887: I itex/core/utils/op_kernel.cc:684] Register the SelectV2 of SelectV2Op<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431892: I itex/core/utils/op_kernel.cc:684] Register the Select of SelectOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431899: I itex/core/utils/op_kernel.cc:684] Register the SelectV2 of SelectV2Op<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431905: I itex/core/utils/op_kernel.cc:684] Register the Select of SelectOp<GPUDevice, bool> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431910: I itex/core/utils/op_kernel.cc:684] Register the SelectV2 of SelectV2Op<GPUDevice, bool> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431915: I itex/core/utils/op_kernel.cc:684] Register the Select of SelectOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431921: I itex/core/utils/op_kernel.cc:684] Register the SelectV2 of SelectV2Op<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431927: I itex/core/utils/op_kernel.cc:684] Register the Select of SelectOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431933: I itex/core/utils/op_kernel.cc:684] Register the SelectV2 of SelectV2Op<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431938: I itex/core/utils/op_kernel.cc:684] Register the Select of SelectOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431944: I itex/core/utils/op_kernel.cc:684] Register the SelectV2 of SelectV2Op<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431955: I itex/core/utils/op_kernel.cc:684] Register the Range of RangeOp<float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431963: I itex/core/utils/op_kernel.cc:684] Register the Range of RangeOp<Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431970: I itex/core/utils/op_kernel.cc:684] Register the Range of RangeOp<::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431979: I itex/core/utils/op_kernel.cc:684] Register the Range of RangeOp<::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431985: I itex/core/utils/op_kernel.cc:684] Register the Range of RangeOp<double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.431995: I itex/core/utils/op_kernel.cc:684] Register the Slice of SliceOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432003: I itex/core/utils/op_kernel.cc:684] Register the Slice of SliceOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432010: I itex/core/utils/op_kernel.cc:684] Register the Slice of SliceOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432016: I itex/core/utils/op_kernel.cc:684] Register the Slice of SliceOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432023: I itex/core/utils/op_kernel.cc:684] Register the Slice of SliceOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432031: I itex/core/utils/op_kernel.cc:684] Register the Slice of SliceOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432037: I itex/core/utils/op_kernel.cc:684] Register the Slice of SliceOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432043: I itex/core/utils/op_kernel.cc:684] Register the Slice of SliceOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432053: I itex/core/utils/op_kernel.cc:684] Register the Snapshot of SnapshotOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432060: I itex/core/utils/op_kernel.cc:684] Register the Snapshot of SnapshotOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432066: I itex/core/utils/op_kernel.cc:684] Register the Snapshot of SnapshotOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432072: I itex/core/utils/op_kernel.cc:684] Register the Snapshot of SnapshotOp<GPUDevice, ::itex::uint64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432077: I itex/core/utils/op_kernel.cc:684] Register the Snapshot of SnapshotOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432084: I itex/core/utils/op_kernel.cc:684] Register the Snapshot of SnapshotOp<GPUDevice, ::itex::uint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432090: I itex/core/utils/op_kernel.cc:684] Register the Snapshot of SnapshotOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432096: I itex/core/utils/op_kernel.cc:684] Register the Snapshot of SnapshotOp<GPUDevice, ::itex::uint16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432101: I itex/core/utils/op_kernel.cc:684] Register the Snapshot of SnapshotOp<GPUDevice, ::itex::int16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432108: I itex/core/utils/op_kernel.cc:684] Register the Snapshot of SnapshotOp<GPUDevice, ::itex::uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432114: I itex/core/utils/op_kernel.cc:684] Register the Snapshot of SnapshotOp<GPUDevice, ::itex::int8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432120: I itex/core/utils/op_kernel.cc:684] Register the Snapshot of SnapshotOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432125: I itex/core/utils/op_kernel.cc:684] Register the Snapshot of SnapshotOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432131: I itex/core/utils/op_kernel.cc:684] Register the Snapshot of SnapshotOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432138: I itex/core/utils/op_kernel.cc:684] Register the Snapshot of SnapshotOp<GPUDevice, bool> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432146: I itex/core/utils/op_kernel.cc:684] Register the Softmax of SoftmaxOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432152: I itex/core/utils/op_kernel.cc:684] Register the Softmax of SoftmaxOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432158: I itex/core/utils/op_kernel.cc:684] Register the Softmax of SoftmaxOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432164: I itex/core/utils/op_kernel.cc:684] Register the LogSoftmax of LogSoftmaxOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432170: I itex/core/utils/op_kernel.cc:684] Register the LogSoftmax of LogSoftmaxOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432176: I itex/core/utils/op_kernel.cc:684] Register the LogSoftmax of LogSoftmaxOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432181: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedAddV2WithSoftmax of AddV2WithSoftmaxOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432188: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedAddV2WithSoftmax of AddV2WithSoftmaxOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432194: I itex/core/utils/op_kernel.cc:684] Register the _ITEXFusedAddV2WithSoftmax of AddV2WithSoftmaxOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432205: I itex/core/utils/op_kernel.cc:684] Register the Softplus of SoftplusOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432211: I itex/core/utils/op_kernel.cc:684] Register the SoftplusGrad of SoftplusGradOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432217: I itex/core/utils/op_kernel.cc:684] Register the Softplus of SoftplusOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432223: I itex/core/utils/op_kernel.cc:684] Register the SoftplusGrad of SoftplusGradOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432229: I itex/core/utils/op_kernel.cc:684] Register the Softplus of SoftplusOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432234: I itex/core/utils/op_kernel.cc:684] Register the SoftplusGrad of SoftplusGradOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432240: I itex/core/utils/op_kernel.cc:684] Register the Softplus of SoftplusOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432246: I itex/core/utils/op_kernel.cc:684] Register the SoftplusGrad of SoftplusGradOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432252: I itex/core/utils/op_kernel.cc:684] Register the Softsign of SoftsignOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432257: I itex/core/utils/op_kernel.cc:684] Register the SoftsignGrad of SoftsignGradOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432264: I itex/core/utils/op_kernel.cc:684] Register the Softsign of SoftsignOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432269: I itex/core/utils/op_kernel.cc:684] Register the SoftsignGrad of SoftsignGradOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432275: I itex/core/utils/op_kernel.cc:684] Register the Softsign of SoftsignOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432280: I itex/core/utils/op_kernel.cc:684] Register the SoftsignGrad of SoftsignGradOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432287: I itex/core/utils/op_kernel.cc:684] Register the Softsign of SoftsignOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432293: I itex/core/utils/op_kernel.cc:684] Register the SoftsignGrad of SoftsignGradOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432302: I itex/core/utils/op_kernel.cc:684] Register the SpaceToBatchND of SpaceToBatchNDOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432309: I itex/core/utils/op_kernel.cc:684] Register the SpaceToBatch of SpaceToBatchOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432316: I itex/core/utils/op_kernel.cc:684] Register the SpaceToBatchND of SpaceToBatchNDOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432323: I itex/core/utils/op_kernel.cc:684] Register the SpaceToBatch of SpaceToBatchOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432329: I itex/core/utils/op_kernel.cc:684] Register the SpaceToBatchND of SpaceToBatchNDOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432337: I itex/core/utils/op_kernel.cc:684] Register the SpaceToBatch of SpaceToBatchOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432343: I itex/core/utils/op_kernel.cc:684] Register the SpaceToBatchND of SpaceToBatchNDOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432350: I itex/core/utils/op_kernel.cc:684] Register the SpaceToBatch of SpaceToBatchOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432356: I itex/core/utils/op_kernel.cc:684] Register the SparseTensorDenseMatMul of SparseTensorDenseMatMulOp<GPUDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432365: I itex/core/utils/op_kernel.cc:684] Register the SparseTensorDenseMatMul of SparseTensorDenseMatMulOp<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432372: I itex/core/utils/op_kernel.cc:684] Register the SparseTensorDenseMatMul of SparseTensorDenseMatMulOp<GPUDevice, Eigen::bfloat16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432381: I itex/core/utils/op_kernel.cc:684] Register the SparseTensorDenseMatMul of SparseTensorDenseMatMulOp<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432388: I itex/core/utils/op_kernel.cc:684] Register the SparseTensorDenseMatMul of SparseTensorDenseMatMulOp<GPUDevice, Eigen::half, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432397: I itex/core/utils/op_kernel.cc:684] Register the SparseTensorDenseMatMul of SparseTensorDenseMatMulOp<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432404: I itex/core/utils/op_kernel.cc:684] Register the SparseTensorDenseMatMul of SparseTensorDenseMatMulOp<GPUDevice, double, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432411: I itex/core/utils/op_kernel.cc:684] Register the SparseTensorDenseMatMul of SparseTensorDenseMatMulOp<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432422: I itex/core/utils/op_kernel.cc:684] Register the SparseSoftmaxCrossEntropyWithLogits of SparseSoftmaxXentWithLogitsOp<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432429: I itex/core/utils/op_kernel.cc:684] Register the SparseSoftmaxCrossEntropyWithLogits of SparseSoftmaxXentWithLogitsOp<GPUDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432436: I itex/core/utils/op_kernel.cc:684] Register the SparseSoftmaxCrossEntropyWithLogits of SparseSoftmaxXentWithLogitsOp<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432445: I itex/core/utils/op_kernel.cc:684] Register the SparseSoftmaxCrossEntropyWithLogits of SparseSoftmaxXentWithLogitsOp<GPUDevice, Eigen::half, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432452: I itex/core/utils/op_kernel.cc:684] Register the SparseSoftmaxCrossEntropyWithLogits of SparseSoftmaxXentWithLogitsOp<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432460: I itex/core/utils/op_kernel.cc:684] Register the SparseSoftmaxCrossEntropyWithLogits of SparseSoftmaxXentWithLogitsOp<GPUDevice, Eigen::bfloat16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432471: I itex/core/utils/op_kernel.cc:684] Register the Split of SplitOpGPU<Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432477: I itex/core/utils/op_kernel.cc:684] Register the Split of SplitOpGPU<float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432484: I itex/core/utils/op_kernel.cc:684] Register the Split of SplitOpGPU<Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432491: I itex/core/utils/op_kernel.cc:684] Register the Split of SplitOpGPU<std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432498: I itex/core/utils/op_kernel.cc:684] Register the Split of SplitOpGPU<double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432504: I itex/core/utils/op_kernel.cc:684] Register the Split of SplitOpGPU<std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432513: I itex/core/utils/op_kernel.cc:684] Register the SplitV of SplitVOpGPU<Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432522: I itex/core/utils/op_kernel.cc:684] Register the SplitV of SplitVOpGPU<Eigen::half, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432529: I itex/core/utils/op_kernel.cc:684] Register the SplitV of SplitVOpGPU<float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432537: I itex/core/utils/op_kernel.cc:684] Register the SplitV of SplitVOpGPU<float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432545: I itex/core/utils/op_kernel.cc:684] Register the SplitV of SplitVOpGPU<Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432552: I itex/core/utils/op_kernel.cc:684] Register the SplitV of SplitVOpGPU<Eigen::bfloat16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432560: I itex/core/utils/op_kernel.cc:684] Register the SplitV of SplitVOpGPU<std::complex<float>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432567: I itex/core/utils/op_kernel.cc:684] Register the SplitV of SplitVOpGPU<std::complex<float>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432574: I itex/core/utils/op_kernel.cc:684] Register the SplitV of SplitVOpGPU<double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432581: I itex/core/utils/op_kernel.cc:684] Register the SplitV of SplitVOpGPU<double, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432588: I itex/core/utils/op_kernel.cc:684] Register the SplitV of SplitVOpGPU<std::complex<double>, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432596: I itex/core/utils/op_kernel.cc:684] Register the SplitV of SplitVOpGPU<std::complex<double>, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432607: I itex/core/utils/op_kernel.cc:684] Register the StatefulStandardNormalV2 of StatefulRandomOpV2<GPUDevice, random::NormalDistribution<PhiloxRandom, Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432614: I itex/core/utils/op_kernel.cc:684] Register the StatefulUniform of StatefulRandomOpV2<GPUDevice, random::UniformDistribution<PhiloxRandom, Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432622: I itex/core/utils/op_kernel.cc:684] Register the StatefulTruncatedNormal of StatefulRandomOpV2< GPUDevice, random::TruncatedNormalDistribution< random::SingleSampleAdapter<PhiloxRandom>, Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432630: I itex/core/utils/op_kernel.cc:684] Register the StatefulStandardNormalV2 of StatefulRandomOpV2<GPUDevice, random::NormalDistribution<PhiloxRandom, float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432637: I itex/core/utils/op_kernel.cc:684] Register the StatefulUniform of StatefulRandomOpV2<GPUDevice, random::UniformDistribution<PhiloxRandom, float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432645: I itex/core/utils/op_kernel.cc:684] Register the StatefulTruncatedNormal of StatefulRandomOpV2< GPUDevice, random::TruncatedNormalDistribution< random::SingleSampleAdapter<PhiloxRandom>, float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432652: I itex/core/utils/op_kernel.cc:684] Register the StatefulStandardNormalV2 of StatefulRandomOpV2<GPUDevice, random::NormalDistribution<PhiloxRandom, Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432659: I itex/core/utils/op_kernel.cc:684] Register the StatefulUniform of StatefulRandomOpV2<GPUDevice, random::UniformDistribution<PhiloxRandom, Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432665: I itex/core/utils/op_kernel.cc:684] Register the StatefulTruncatedNormal of StatefulRandomOpV2< GPUDevice, random::TruncatedNormalDistribution< random::SingleSampleAdapter<PhiloxRandom>, Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432673: I itex/core/utils/op_kernel.cc:684] Register the StatefulUniformInt of StatefulUniformIntOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432681: I itex/core/utils/op_kernel.cc:684] Register the StatefulUniformInt of StatefulUniformIntOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432690: I itex/core/utils/op_kernel.cc:684] Register the StatefulUniformFullInt of StatefulUniformFullIntOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432697: I itex/core/utils/op_kernel.cc:684] Register the StatefulUniformFullInt of StatefulUniformFullIntOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432704: I itex/core/utils/op_kernel.cc:684] Register the StatefulUniformFullInt of StatefulUniformFullIntOp<GPUDevice, ::itex::uint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432710: I itex/core/utils/op_kernel.cc:684] Register the StatefulUniformFullInt of StatefulUniformFullIntOp<GPUDevice, ::itex::uint64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432718: I itex/core/utils/op_kernel.cc:684] Register the StatefulStandardNormalV2 of StatefulRandomOpV2<GPUDevice, random::NormalDistribution<PhiloxRandom, double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432725: I itex/core/utils/op_kernel.cc:684] Register the StatefulUniform of StatefulRandomOpV2<GPUDevice, random::UniformDistribution<PhiloxRandom, double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432732: I itex/core/utils/op_kernel.cc:684] Register the StatefulTruncatedNormal of StatefulRandomOpV2< GPUDevice, random::TruncatedNormalDistribution< random::SingleSampleAdapter<PhiloxRandom>, double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432739: I itex/core/utils/op_kernel.cc:684] Register the RngSkip of RngSkipOp<GPUDevice> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432745: I itex/core/utils/op_kernel.cc:684] Register the RngReadAndSkip of RngSkipOp<GPUDevice, int32, uint64, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432755: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomUniform of StatelessRandomOp<GPUDevice, random::UniformDistribution< random::PhiloxRandom, Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432762: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomNormal of StatelessRandomOp< GPUDevice, random::NormalDistribution<random::PhiloxRandom, Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432770: I itex/core/utils/op_kernel.cc:684] Register the StatelessTruncatedNormal of StatelessRandomOp< GPUDevice, random::TruncatedNormalDistribution< random::SingleSampleAdapter<random::PhiloxRandom>, Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432776: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomUniform of StatelessRandomOp<GPUDevice, random::UniformDistribution< random::PhiloxRandom, Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432783: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomNormal of StatelessRandomOp< GPUDevice, random::NormalDistribution<random::PhiloxRandom, Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432791: I itex/core/utils/op_kernel.cc:684] Register the StatelessTruncatedNormal of StatelessRandomOp< GPUDevice, random::TruncatedNormalDistribution< random::SingleSampleAdapter<random::PhiloxRandom>, Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432797: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomUniform of StatelessRandomOp<GPUDevice, random::UniformDistribution< random::PhiloxRandom, float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432804: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomNormal of StatelessRandomOp< GPUDevice, random::NormalDistribution<random::PhiloxRandom, float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432812: I itex/core/utils/op_kernel.cc:684] Register the StatelessTruncatedNormal of StatelessRandomOp< GPUDevice, random::TruncatedNormalDistribution< random::SingleSampleAdapter<random::PhiloxRandom>, float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432819: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomUniform of StatelessRandomOp<GPUDevice, random::UniformDistribution< random::PhiloxRandom, double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432825: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomNormal of StatelessRandomOp< GPUDevice, random::NormalDistribution<random::PhiloxRandom, double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432833: I itex/core/utils/op_kernel.cc:684] Register the StatelessTruncatedNormal of StatelessRandomOp< GPUDevice, random::TruncatedNormalDistribution< random::SingleSampleAdapter<random::PhiloxRandom>, double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432840: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomUniformInt of StatelessRandomUniformIntOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432846: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomUniformInt of StatelessRandomUniformIntOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432854: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomUniformFullInt of StatelessRandomUniformFullIntOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432861: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomUniformFullInt of StatelessRandomUniformFullIntOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432868: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomUniformV2 of StatelessRandomV2Op<GPUDevice, random::UniformDistribution< random::PhiloxRandom, Eigen::half> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.432876: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomNormalV2 of StatelessRandomV2Op<GPUDevice, random::NormalDistribution< random::PhiloxRandom, Eigen::half> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.432885: I itex/core/utils/op_kernel.cc:684] Register the StatelessTruncatedNormalV2 of StatelessRandomV2Op< GPUDevice, random::TruncatedNormalDistribution< random::SingleSampleAdapter<random::PhiloxRandom>, Eigen::half> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.432893: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomUniformV2 of StatelessRandomV2Op<GPUDevice, random::UniformDistribution< random::PhiloxRandom, Eigen::bfloat16> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.432901: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomNormalV2 of StatelessRandomV2Op<GPUDevice, random::NormalDistribution< random::PhiloxRandom, Eigen::bfloat16> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.432907: I itex/core/utils/op_kernel.cc:684] Register the StatelessTruncatedNormalV2 of StatelessRandomV2Op< GPUDevice, random::TruncatedNormalDistribution< random::SingleSampleAdapter<random::PhiloxRandom>, Eigen::bfloat16> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.432914: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomUniformV2 of StatelessRandomV2Op<GPUDevice, random::UniformDistribution< random::PhiloxRandom, float> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.432920: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomNormalV2 of StatelessRandomV2Op<GPUDevice, random::NormalDistribution< random::PhiloxRandom, float> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.432928: I itex/core/utils/op_kernel.cc:684] Register the StatelessTruncatedNormalV2 of StatelessRandomV2Op< GPUDevice, random::TruncatedNormalDistribution< random::SingleSampleAdapter<random::PhiloxRandom>, float> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.432934: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomUniformV2 of StatelessRandomV2Op<GPUDevice, random::UniformDistribution< random::PhiloxRandom, double> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.432941: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomNormalV2 of StatelessRandomV2Op<GPUDevice, random::NormalDistribution< random::PhiloxRandom, double> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.432949: I itex/core/utils/op_kernel.cc:684] Register the StatelessTruncatedNormalV2 of StatelessRandomV2Op< GPUDevice, random::TruncatedNormalDistribution< random::SingleSampleAdapter<random::PhiloxRandom>, double> > on the GPU backend  with device name XPU
2023-01-06 02:12:16.432956: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomUniformFullIntV2 of StatelessRandomUniformFullIntV2Op<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432962: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomUniformIntV2 of StatelessRandomUniformIntV2Op<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432970: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomUniformFullIntV2 of StatelessRandomUniformFullIntV2Op<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432976: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomUniformIntV2 of StatelessRandomUniformIntV2Op<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432983: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomUniformFullIntV2 of StatelessRandomUniformFullIntV2Op<GPUDevice, ::itex::uint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432991: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomUniformFullIntV2 of StatelessRandomUniformFullIntV2Op<GPUDevice, ::itex::uint64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.432998: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomGetKeyCounterAlg of GetKeyCounterAlgOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.433004: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomGetKeyCounter of GetKeyCounterOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.433013: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomGetAlg of GetAlgOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.433021: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomGammaV2 of StatelessRandomGammaOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433029: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomGammaV2 of StatelessRandomGammaOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433036: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomGammaV2 of StatelessRandomGammaOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433044: I itex/core/utils/op_kernel.cc:684] Register the StatelessRandomGammaV2 of StatelessRandomGammaOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433055: I itex/core/utils/op_kernel.cc:684] Register the StridedSlice of StridedSliceOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433062: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceGrad of StridedSliceGradOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433069: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceAssign of StridedSliceAssignOp<GPUDevice, Eigen::half, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433079: I itex/core/utils/op_kernel.cc:684] Register the TensorStridedSliceUpdate of StridedSliceAssignOp<GPUDevice, Eigen::half, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433087: I itex/core/utils/op_kernel.cc:684] Register the ResourceStridedSliceAssign of StridedSliceAssignOp<GPUDevice, Eigen::half, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433094: I itex/core/utils/op_kernel.cc:684] Register the StridedSlice of StridedSliceOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433101: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceGrad of StridedSliceGradOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433109: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceAssign of StridedSliceAssignOp<GPUDevice, float, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433115: I itex/core/utils/op_kernel.cc:684] Register the TensorStridedSliceUpdate of StridedSliceAssignOp<GPUDevice, float, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433124: I itex/core/utils/op_kernel.cc:684] Register the ResourceStridedSliceAssign of StridedSliceAssignOp<GPUDevice, float, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433130: I itex/core/utils/op_kernel.cc:684] Register the StridedSlice of StridedSliceOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433137: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceGrad of StridedSliceGradOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433145: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceAssign of StridedSliceAssignOp<GPUDevice, Eigen::bfloat16, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433152: I itex/core/utils/op_kernel.cc:684] Register the TensorStridedSliceUpdate of StridedSliceAssignOp<GPUDevice, Eigen::bfloat16, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433158: I itex/core/utils/op_kernel.cc:684] Register the ResourceStridedSliceAssign of StridedSliceAssignOp<GPUDevice, Eigen::bfloat16, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433166: I itex/core/utils/op_kernel.cc:684] Register the StridedSlice of StridedSliceOp<GPUDevice, bool> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433173: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceGrad of StridedSliceGradOp<GPUDevice, bool> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433180: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceAssign of StridedSliceAssignOp<GPUDevice, bool, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433187: I itex/core/utils/op_kernel.cc:684] Register the TensorStridedSliceUpdate of StridedSliceAssignOp<GPUDevice, bool, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433194: I itex/core/utils/op_kernel.cc:684] Register the ResourceStridedSliceAssign of StridedSliceAssignOp<GPUDevice, bool, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433201: I itex/core/utils/op_kernel.cc:684] Register the StridedSlice of StridedSliceOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433210: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceGrad of StridedSliceGradOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433217: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceAssign of StridedSliceAssignOp<GPUDevice, std::complex<float>, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433223: I itex/core/utils/op_kernel.cc:684] Register the TensorStridedSliceUpdate of StridedSliceAssignOp<GPUDevice, std::complex<float>, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433231: I itex/core/utils/op_kernel.cc:684] Register the ResourceStridedSliceAssign of StridedSliceAssignOp<GPUDevice, std::complex<float>, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433238: I itex/core/utils/op_kernel.cc:684] Register the StridedSlice of StridedSliceOp<GPUDevice, ::itex::uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433244: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceGrad of StridedSliceGradOp<GPUDevice, ::itex::uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433252: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceAssign of StridedSliceAssignOp<GPUDevice, ::itex::uint8, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433259: I itex/core/utils/op_kernel.cc:684] Register the TensorStridedSliceUpdate of StridedSliceAssignOp<GPUDevice, ::itex::uint8, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433265: I itex/core/utils/op_kernel.cc:684] Register the ResourceStridedSliceAssign of StridedSliceAssignOp<GPUDevice, ::itex::uint8, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433273: I itex/core/utils/op_kernel.cc:684] Register the StridedSlice of StridedSliceOp<GPUDevice, ::itex::int8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433280: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceGrad of StridedSliceGradOp<GPUDevice, ::itex::int8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433286: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceAssign of StridedSliceAssignOp<GPUDevice, ::itex::int8, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433293: I itex/core/utils/op_kernel.cc:684] Register the TensorStridedSliceUpdate of StridedSliceAssignOp<GPUDevice, ::itex::int8, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433301: I itex/core/utils/op_kernel.cc:684] Register the ResourceStridedSliceAssign of StridedSliceAssignOp<GPUDevice, ::itex::int8, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433308: I itex/core/utils/op_kernel.cc:684] Register the StridedSlice of StridedSliceOp<GPUDevice, ::itex::int16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433314: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceGrad of StridedSliceGradOp<GPUDevice, ::itex::int16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433322: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceAssign of StridedSliceAssignOp<GPUDevice, ::itex::int16, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433329: I itex/core/utils/op_kernel.cc:684] Register the TensorStridedSliceUpdate of StridedSliceAssignOp<GPUDevice, ::itex::int16, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433336: I itex/core/utils/op_kernel.cc:684] Register the ResourceStridedSliceAssign of StridedSliceAssignOp<GPUDevice, ::itex::int16, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433344: I itex/core/utils/op_kernel.cc:684] Register the StridedSlice of StridedSliceOp<GPUDevice, ::itex::uint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433350: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceGrad of StridedSliceGradOp<GPUDevice, ::itex::uint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433357: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceAssign of StridedSliceAssignOp<GPUDevice, ::itex::uint32, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433365: I itex/core/utils/op_kernel.cc:684] Register the TensorStridedSliceUpdate of StridedSliceAssignOp<GPUDevice, ::itex::uint32, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433372: I itex/core/utils/op_kernel.cc:684] Register the ResourceStridedSliceAssign of StridedSliceAssignOp<GPUDevice, ::itex::uint32, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433378: I itex/core/utils/op_kernel.cc:684] Register the StridedSlice of StridedSliceOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433387: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceGrad of StridedSliceGradOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433394: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceAssign of StridedSliceAssignOp<GPUDevice, ::itex::int64, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433401: I itex/core/utils/op_kernel.cc:684] Register the TensorStridedSliceUpdate of StridedSliceAssignOp<GPUDevice, ::itex::int64, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433409: I itex/core/utils/op_kernel.cc:684] Register the ResourceStridedSliceAssign of StridedSliceAssignOp<GPUDevice, ::itex::int64, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433416: I itex/core/utils/op_kernel.cc:684] Register the StridedSlice of StridedSliceOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433421: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceGrad of StridedSliceGradOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433429: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceAssign of StridedSliceAssignOp<GPUDevice, double, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433436: I itex/core/utils/op_kernel.cc:684] Register the TensorStridedSliceUpdate of StridedSliceAssignOp<GPUDevice, double, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433443: I itex/core/utils/op_kernel.cc:684] Register the ResourceStridedSliceAssign of StridedSliceAssignOp<GPUDevice, double, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433451: I itex/core/utils/op_kernel.cc:684] Register the StridedSlice of StridedSliceOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433457: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceGrad of StridedSliceGradOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433464: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceAssign of StridedSliceAssignOp<GPUDevice, std::complex<double>, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433472: I itex/core/utils/op_kernel.cc:684] Register the TensorStridedSliceUpdate of StridedSliceAssignOp<GPUDevice, std::complex<double>, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433478: I itex/core/utils/op_kernel.cc:684] Register the ResourceStridedSliceAssign of StridedSliceAssignOp<GPUDevice, std::complex<double>, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433485: I itex/core/utils/op_kernel.cc:684] Register the StridedSlice of StridedSliceOp<CPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433494: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceGrad of StridedSliceGradOp<CPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433501: I itex/core/utils/op_kernel.cc:684] Register the StridedSliceAssign of StridedSliceAssignOp<CPUDevice, int32, InputTensorType::RefTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433508: I itex/core/utils/op_kernel.cc:684] Register the ResourceStridedSliceAssign of StridedSliceAssignOp<CPUDevice, int32, InputTensorType::ResourceTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433516: I itex/core/utils/op_kernel.cc:684] Register the TensorStridedSliceUpdate of StridedSliceAssignOp<CPUDevice, int32, InputTensorType::NormalTensor> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433527: I itex/core/utils/op_kernel.cc:684] Register the Tile of TileOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433535: I itex/core/utils/op_kernel.cc:684] Register the Tile of TileOp<GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433543: I itex/core/utils/op_kernel.cc:684] Register the Tile of TileOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433550: I itex/core/utils/op_kernel.cc:684] Register the Tile of TileOp<GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433557: I itex/core/utils/op_kernel.cc:684] Register the TileGrad of TileGradientOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433566: I itex/core/utils/op_kernel.cc:684] Register the TileGrad of TileGradientOp<GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433573: I itex/core/utils/op_kernel.cc:684] Register the Tile of TileOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433581: I itex/core/utils/op_kernel.cc:684] Register the Tile of TileOp<GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433588: I itex/core/utils/op_kernel.cc:684] Register the TileGrad of TileGradientOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433595: I itex/core/utils/op_kernel.cc:684] Register the TileGrad of TileGradientOp<GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433603: I itex/core/utils/op_kernel.cc:684] Register the Tile of TileOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433610: I itex/core/utils/op_kernel.cc:684] Register the Tile of TileOp<GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433616: I itex/core/utils/op_kernel.cc:684] Register the TileGrad of TileGradientOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433624: I itex/core/utils/op_kernel.cc:684] Register the TileGrad of TileGradientOp<GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433631: I itex/core/utils/op_kernel.cc:684] Register the Tile of TileOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433638: I itex/core/utils/op_kernel.cc:684] Register the Tile of TileOp<GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433645: I itex/core/utils/op_kernel.cc:684] Register the TileGrad of TileGradientOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433652: I itex/core/utils/op_kernel.cc:684] Register the TileGrad of TileGradientOp<GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433659: I itex/core/utils/op_kernel.cc:684] Register the Tile of TileOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433667: I itex/core/utils/op_kernel.cc:684] Register the Tile of TileOp<GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433673: I itex/core/utils/op_kernel.cc:684] Register the TileGrad of TileGradientOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433681: I itex/core/utils/op_kernel.cc:684] Register the TileGrad of TileGradientOp<GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433688: I itex/core/utils/op_kernel.cc:684] Register the Tile of TileOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433695: I itex/core/utils/op_kernel.cc:684] Register the Tile of TileOp<GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433703: I itex/core/utils/op_kernel.cc:684] Register the TileGrad of TileGradientOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433710: I itex/core/utils/op_kernel.cc:684] Register the TileGrad of TileGradientOp<GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433717: I itex/core/utils/op_kernel.cc:684] Register the Tile of TileOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433725: I itex/core/utils/op_kernel.cc:684] Register the Tile of TileOp<GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433732: I itex/core/utils/op_kernel.cc:684] Register the TileGrad of TileGradientOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433738: I itex/core/utils/op_kernel.cc:684] Register the TileGrad of TileGradientOp<GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433746: I itex/core/utils/op_kernel.cc:684] Register the Tile of TileOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433753: I itex/core/utils/op_kernel.cc:684] Register the Tile of TileOp<GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433760: I itex/core/utils/op_kernel.cc:684] Register the TileGrad of TileGradientOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433767: I itex/core/utils/op_kernel.cc:684] Register the TileGrad of TileGradientOp<GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433773: I itex/core/utils/op_kernel.cc:684] Register the Tile of TileOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433781: I itex/core/utils/op_kernel.cc:684] Register the Tile of TileOp<GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433788: I itex/core/utils/op_kernel.cc:684] Register the TileGrad of TileGradientOp<GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433795: I itex/core/utils/op_kernel.cc:684] Register the TileGrad of TileGradientOp<GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433806: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdaMax of ApplyAdaMaxOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433813: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdaMax of ApplyAdaMaxOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433820: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdaMax of ApplyAdaMaxOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433826: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdaMax of ApplyAdaMaxOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433835: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdaMax of ApplyAdaMaxOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433841: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdaMax of ApplyAdaMaxOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433847: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdaMax of ApplyAdaMaxOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433853: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdaMax of ApplyAdaMaxOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433863: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdadelta of ApplyAdadeltaOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433869: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdadelta of ApplyAdadeltaOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433876: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdadelta of ApplyAdadeltaOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433882: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdadelta of ApplyAdadeltaOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433889: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdadelta of ApplyAdadeltaOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433895: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdadelta of ApplyAdadeltaOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433901: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdadelta of ApplyAdadeltaOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433907: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdadelta of ApplyAdadeltaOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433914: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdadelta of ApplyAdadeltaOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433920: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdadelta of ApplyAdadeltaOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433927: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdadelta of ApplyAdadeltaOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433933: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdadelta of ApplyAdadeltaOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433943: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdagrad of ApplyAdagradOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433949: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdagrad of ApplyAdagradOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433957: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdagrad of ApplyAdagradOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433963: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdagrad of ApplyAdagradOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433969: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdagrad of ApplyAdagradOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433975: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdagrad of ApplyAdagradOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433982: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdagrad of ApplyAdagradOp<GPUDevice, complex64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433988: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdagrad of ApplyAdagradOp<GPUDevice, complex64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.433995: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdagrad of ApplyAdagradOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434000: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdagrad of ApplyAdagradOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434008: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdagrad of ApplyAdagradOp<GPUDevice, complex128> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434014: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdagrad of ApplyAdagradOp<GPUDevice, complex128> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434020: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyAdagrad of SparseApplyAdagradOp<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434028: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyAdagrad of SparseApplyAdagradOp<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434035: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyAdagrad of SparseApplyAdagradOp<GPUDevice, Eigen::half, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434044: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyAdagrad of SparseApplyAdagradOp<GPUDevice, Eigen::half, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434050: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyAdagrad of SparseApplyAdagradOp<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434057: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyAdagrad of SparseApplyAdagradOp<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434065: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyAdagrad of SparseApplyAdagradOp<GPUDevice, Eigen::bfloat16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434071: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyAdagrad of SparseApplyAdagradOp<GPUDevice, Eigen::bfloat16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434078: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyAdagrad of SparseApplyAdagradOp<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434085: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyAdagrad of SparseApplyAdagradOp<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434091: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyAdagrad of SparseApplyAdagradOp<GPUDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434099: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyAdagrad of SparseApplyAdagradOp<GPUDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434105: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyAdagrad of SparseApplyAdagradOp<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434112: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyAdagrad of SparseApplyAdagradOp<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434119: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyAdagrad of SparseApplyAdagradOp<GPUDevice, double, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434126: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyAdagrad of SparseApplyAdagradOp<GPUDevice, double, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434132: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyAdagradV2 of SparseApplyAdagradV2Op<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434140: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyAdagradV2 of SparseApplyAdagradV2Op<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434147: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyAdagradV2 of SparseApplyAdagradV2Op<GPUDevice, Eigen::half, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434154: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyAdagradV2 of SparseApplyAdagradV2Op<GPUDevice, Eigen::half, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434161: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyAdagradV2 of SparseApplyAdagradV2Op<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434167: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyAdagradV2 of SparseApplyAdagradV2Op<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434175: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyAdagradV2 of SparseApplyAdagradV2Op<GPUDevice, Eigen::bfloat16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434182: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyAdagradV2 of SparseApplyAdagradV2Op<GPUDevice, Eigen::bfloat16, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434188: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyAdagradV2 of SparseApplyAdagradV2Op<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434196: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyAdagradV2 of SparseApplyAdagradV2Op<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434203: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyAdagradV2 of SparseApplyAdagradV2Op<GPUDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434210: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyAdagradV2 of SparseApplyAdagradV2Op<GPUDevice, float, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434217: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyAdagradV2 of SparseApplyAdagradV2Op<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434223: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyAdagradV2 of SparseApplyAdagradV2Op<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434230: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyAdagradV2 of SparseApplyAdagradV2Op<GPUDevice, double, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434237: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyAdagradV2 of SparseApplyAdagradV2Op<GPUDevice, double, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434247: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdagradV2 of ApplyAdagradV2Op<Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434254: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdagradV2 of ApplyAdagradV2Op<Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434262: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdagradV2 of ApplyAdagradV2Op<float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434268: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdagradV2 of ApplyAdagradV2Op<float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434275: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdagradV2 of ApplyAdagradV2Op<Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434282: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdagradV2 of ApplyAdagradV2Op<Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434288: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdagradV2 of ApplyAdagradV2Op<std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434294: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdagradV2 of ApplyAdagradV2Op<std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434300: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdagradV2 of ApplyAdagradV2Op<std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434307: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdagradV2 of ApplyAdagradV2Op<std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434314: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdagradV2 of ApplyAdagradV2Op<double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434319: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdagradV2 of ApplyAdagradV2Op<double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434327: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdam of ApplyAdamOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434333: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdam of ApplyAdamOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434340: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdam of ApplyAdamOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434345: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdam of ApplyAdamOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434354: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdam of ApplyAdamOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434360: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdam of ApplyAdamOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434367: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdam of ApplyAdamOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434372: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdam of ApplyAdamOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434379: I itex/core/utils/op_kernel.cc:684] Register the _FusedApplyAdam of FusedApplyAdamOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434385: I itex/core/utils/op_kernel.cc:684] Register the _FusedResourceApplyAdam of FusedApplyAdamOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434392: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdamWithWeightDecay of ApplyAdamWithWeightDecayOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434399: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdamWithWeightDecay of ApplyAdamWithWeightDecayOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434406: I itex/core/utils/op_kernel.cc:684] Register the _FusedApplyAdamWithWeightDecay of FusedApplyAdamWithWeightDecayOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434415: I itex/core/utils/op_kernel.cc:684] Register the _FusedResourceApplyAdamWithWeightDecay of FusedApplyAdamWithWeightDecayOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434423: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdam of ApplyAdamOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434429: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdam of ApplyAdamOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434435: I itex/core/utils/op_kernel.cc:684] Register the _FusedApplyAdam of FusedApplyAdamOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434441: I itex/core/utils/op_kernel.cc:684] Register the _FusedResourceApplyAdam of FusedApplyAdamOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434451: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdamWithWeightDecay of ApplyAdamWithWeightDecayOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434457: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdamWithWeightDecay of ApplyAdamWithWeightDecayOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434463: I itex/core/utils/op_kernel.cc:684] Register the _FusedApplyAdamWithWeightDecay of FusedApplyAdamWithWeightDecayOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434469: I itex/core/utils/op_kernel.cc:684] Register the _FusedResourceApplyAdamWithWeightDecay of FusedApplyAdamWithWeightDecayOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434477: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdam of ApplyAdamOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434483: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdam of ApplyAdamOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434489: I itex/core/utils/op_kernel.cc:684] Register the _FusedApplyAdam of FusedApplyAdamOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434496: I itex/core/utils/op_kernel.cc:684] Register the _FusedResourceApplyAdam of FusedApplyAdamOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434502: I itex/core/utils/op_kernel.cc:684] Register the ApplyAdamWithWeightDecay of ApplyAdamWithWeightDecayOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434508: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdamWithWeightDecay of ApplyAdamWithWeightDecayOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434516: I itex/core/utils/op_kernel.cc:684] Register the _FusedApplyAdamWithWeightDecay of FusedApplyAdamWithWeightDecayOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434522: I itex/core/utils/op_kernel.cc:684] Register the _FusedResourceApplyAdamWithWeightDecay of FusedApplyAdamWithWeightDecayOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434529: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdamWithAmsgrad of ApplyAdamWithAmsgradOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434536: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdamWithAmsgrad of ApplyAdamWithAmsgradOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434543: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdamWithAmsgrad of ApplyAdamWithAmsgradOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434550: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAdamWithAmsgrad of ApplyAdamWithAmsgradOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434561: I itex/core/utils/op_kernel.cc:684] Register the ApplyAddSign of ApplyAddSignOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434568: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAddSign of ApplyAddSignOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434574: I itex/core/utils/op_kernel.cc:684] Register the ApplyAddSign of ApplyAddSignOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434580: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAddSign of ApplyAddSignOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434587: I itex/core/utils/op_kernel.cc:684] Register the ApplyAddSign of ApplyAddSignOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434592: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAddSign of ApplyAddSignOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434599: I itex/core/utils/op_kernel.cc:684] Register the ApplyAddSign of ApplyAddSignOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434605: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyAddSign of ApplyAddSignOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434615: I itex/core/utils/op_kernel.cc:684] Register the ApplyFtrl of ApplyFtrlOp<Eigen::half, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434624: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyFtrl of ApplyFtrlOp<Eigen::half, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434631: I itex/core/utils/op_kernel.cc:684] Register the ApplyFtrlV2 of ApplyFtrlOp<Eigen::half, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434638: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyFtrlV2 of ApplyFtrlOp<Eigen::half, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434646: I itex/core/utils/op_kernel.cc:684] Register the ApplyFtrl of ApplyFtrlOp<float, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434652: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyFtrl of ApplyFtrlOp<float, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434659: I itex/core/utils/op_kernel.cc:684] Register the ApplyFtrlV2 of ApplyFtrlOp<float, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434667: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyFtrlV2 of ApplyFtrlOp<float, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434673: I itex/core/utils/op_kernel.cc:684] Register the ApplyFtrl of ApplyFtrlOp<Eigen::bfloat16, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434679: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyFtrl of ApplyFtrlOp<Eigen::bfloat16, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434689: I itex/core/utils/op_kernel.cc:684] Register the ApplyFtrlV2 of ApplyFtrlOp<Eigen::bfloat16, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434696: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyFtrlV2 of ApplyFtrlOp<Eigen::bfloat16, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434702: I itex/core/utils/op_kernel.cc:684] Register the ApplyFtrl of ApplyFtrlOp<double, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434707: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyFtrl of ApplyFtrlOp<double, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434716: I itex/core/utils/op_kernel.cc:684] Register the ApplyFtrlV2 of ApplyFtrlOp<double, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434722: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyFtrlV2 of ApplyFtrlOp<double, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434729: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyFtrl of SparseApplyFtrlOp<GPUDevice, Eigen::half, int32, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434737: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyFtrl of SparseApplyFtrlOp<GPUDevice, Eigen::half, int32, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434744: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyFtrlV2 of SparseApplyFtrlOp<GPUDevice, Eigen::half, int32, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434752: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyFtrlV2 of SparseApplyFtrlOp<GPUDevice, Eigen::half, int32, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434760: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyFtrl of SparseApplyFtrlOp<GPUDevice, Eigen::half, int64, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434766: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyFtrl of SparseApplyFtrlOp<GPUDevice, Eigen::half, int64, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434773: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyFtrlV2 of SparseApplyFtrlOp<GPUDevice, Eigen::half, int64, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434781: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyFtrlV2 of SparseApplyFtrlOp<GPUDevice, Eigen::half, int64, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434788: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyFtrl of SparseApplyFtrlOp<GPUDevice, Eigen::bfloat16, int32, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434796: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyFtrl of SparseApplyFtrlOp<GPUDevice, Eigen::bfloat16, int32, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434803: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyFtrlV2 of SparseApplyFtrlOp<GPUDevice, Eigen::bfloat16, int32, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434809: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyFtrlV2 of SparseApplyFtrlOp<GPUDevice, Eigen::bfloat16, int32, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434817: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyFtrl of SparseApplyFtrlOp<GPUDevice, Eigen::bfloat16, int64, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434824: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyFtrl of SparseApplyFtrlOp<GPUDevice, Eigen::bfloat16, int64, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434830: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyFtrlV2 of SparseApplyFtrlOp<GPUDevice, Eigen::bfloat16, int64, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434838: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyFtrlV2 of SparseApplyFtrlOp<GPUDevice, Eigen::bfloat16, int64, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434844: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyFtrl of SparseApplyFtrlOp<GPUDevice, float, int32, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434851: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyFtrl of SparseApplyFtrlOp<GPUDevice, float, int32, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434858: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyFtrlV2 of SparseApplyFtrlOp<GPUDevice, float, int32, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434864: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyFtrlV2 of SparseApplyFtrlOp<GPUDevice, float, int32, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434872: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyFtrl of SparseApplyFtrlOp<GPUDevice, float, int64, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434879: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyFtrl of SparseApplyFtrlOp<GPUDevice, float, int64, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434885: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyFtrlV2 of SparseApplyFtrlOp<GPUDevice, float, int64, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434893: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyFtrlV2 of SparseApplyFtrlOp<GPUDevice, float, int64, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434900: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyFtrl of SparseApplyFtrlOp<GPUDevice, double, int32, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434906: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyFtrl of SparseApplyFtrlOp<GPUDevice, double, int32, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434914: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyFtrlV2 of SparseApplyFtrlOp<GPUDevice, double, int32, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434921: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyFtrlV2 of SparseApplyFtrlOp<GPUDevice, double, int32, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434927: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyFtrl of SparseApplyFtrlOp<GPUDevice, double, int64, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434935: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyFtrl of SparseApplyFtrlOp<GPUDevice, double, int64, false> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434941: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyFtrlV2 of SparseApplyFtrlOp<GPUDevice, double, int64, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434949: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyFtrlV2 of SparseApplyFtrlOp<GPUDevice, double, int64, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434959: I itex/core/utils/op_kernel.cc:684] Register the ApplyGradientDescent of ApplyGradientDescentOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434965: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyGradientDescent of ApplyGradientDescentOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434972: I itex/core/utils/op_kernel.cc:684] Register the ApplyGradientDescent of ApplyGradientDescentOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434979: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyGradientDescent of ApplyGradientDescentOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434985: I itex/core/utils/op_kernel.cc:684] Register the ApplyGradientDescent of ApplyGradientDescentOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434991: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyGradientDescent of ApplyGradientDescentOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.434997: I itex/core/utils/op_kernel.cc:684] Register the ApplyGradientDescent of ApplyGradientDescentOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435004: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyGradientDescent of ApplyGradientDescentOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435010: I itex/core/utils/op_kernel.cc:684] Register the ApplyGradientDescent of ApplyGradientDescentOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435016: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyGradientDescent of ApplyGradientDescentOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435023: I itex/core/utils/op_kernel.cc:684] Register the ApplyGradientDescent of ApplyGradientDescentOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435029: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyGradientDescent of ApplyGradientDescentOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435039: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyKerasMomentum of SparseApplyKerasMomentumOp<std::complex<float>, GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435048: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyKerasMomentum of SparseApplyKerasMomentumOp<std::complex<float>, GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435055: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyKerasMomentum of SparseApplyKerasMomentumOp<Eigen::half, GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435061: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyKerasMomentum of SparseApplyKerasMomentumOp<Eigen::half, GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435069: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyKerasMomentum of SparseApplyKerasMomentumOp<Eigen::bfloat16, GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435075: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyKerasMomentum of SparseApplyKerasMomentumOp<Eigen::bfloat16, GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435082: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyKerasMomentum of SparseApplyKerasMomentumOp<float, GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435089: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyKerasMomentum of SparseApplyKerasMomentumOp<float, GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435095: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyKerasMomentum of SparseApplyKerasMomentumOp<double, GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435103: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyKerasMomentum of SparseApplyKerasMomentumOp<double, GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435109: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyKerasMomentum of SparseApplyKerasMomentumOp<std::complex<double>, GPUDevice, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435121: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyKerasMomentum of SparseApplyKerasMomentumOp<std::complex<double>, GPUDevice, int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435132: I itex/core/utils/op_kernel.cc:684] Register the ApplyMomentum of ApplyMomentumOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435138: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyMomentum of ApplyMomentumOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435145: I itex/core/utils/op_kernel.cc:684] Register the ApplyMomentum of ApplyMomentumOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435150: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyMomentum of ApplyMomentumOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435157: I itex/core/utils/op_kernel.cc:684] Register the ApplyMomentum of ApplyMomentumOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435163: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyMomentum of ApplyMomentumOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435169: I itex/core/utils/op_kernel.cc:684] Register the ApplyMomentum of ApplyMomentumOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435176: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyMomentum of ApplyMomentumOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435183: I itex/core/utils/op_kernel.cc:684] Register the ApplyMomentum of ApplyMomentumOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435188: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyMomentum of ApplyMomentumOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435195: I itex/core/utils/op_kernel.cc:684] Register the ApplyMomentum of ApplyMomentumOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435201: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyMomentum of ApplyMomentumOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435207: I itex/core/utils/op_kernel.cc:684] Register the _FusedApplyMomentum of FusedApplyMomentumOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435213: I itex/core/utils/op_kernel.cc:684] Register the _FusedResourceApplyMomentum of FusedApplyMomentumOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435221: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyKerasMomentum of ApplyKerasMomentumOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435228: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyKerasMomentum of ApplyKerasMomentumOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435234: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyKerasMomentum of ApplyKerasMomentumOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435242: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyKerasMomentum of ApplyKerasMomentumOp<GPUDevice, complex64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435249: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyKerasMomentum of ApplyKerasMomentumOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435255: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyKerasMomentum of ApplyKerasMomentumOp<GPUDevice, complex128> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435264: I itex/core/utils/op_kernel.cc:684] Register the ApplyPowerSign of ApplyPowerSignOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435272: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyPowerSign of ApplyPowerSignOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435279: I itex/core/utils/op_kernel.cc:684] Register the ApplyPowerSign of ApplyPowerSignOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435284: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyPowerSign of ApplyPowerSignOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435292: I itex/core/utils/op_kernel.cc:684] Register the ApplyPowerSign of ApplyPowerSignOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435297: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyPowerSign of ApplyPowerSignOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435304: I itex/core/utils/op_kernel.cc:684] Register the ApplyPowerSign of ApplyPowerSignOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435309: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyPowerSign of ApplyPowerSignOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435320: I itex/core/utils/op_kernel.cc:684] Register the ApplyProximalAdagrad of ApplyProximalAdagradOp<Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435326: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyProximalAdagrad of ApplyProximalAdagradOp<Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435333: I itex/core/utils/op_kernel.cc:684] Register the ApplyProximalAdagrad of ApplyProximalAdagradOp<float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435339: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyProximalAdagrad of ApplyProximalAdagradOp<float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435346: I itex/core/utils/op_kernel.cc:684] Register the ApplyProximalAdagrad of ApplyProximalAdagradOp<Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435352: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyProximalAdagrad of ApplyProximalAdagradOp<Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435359: I itex/core/utils/op_kernel.cc:684] Register the ApplyProximalAdagrad of ApplyProximalAdagradOp<double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435367: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyProximalAdagrad of ApplyProximalAdagradOp<double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435373: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyProximalAdagrad of SparseApplyProximalAdagradOp<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435383: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyProximalAdagrad of SparseApplyProximalAdagradOp<GPUDevice, Eigen::half, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435390: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyProximalAdagrad of SparseApplyProximalAdagradOp<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435396: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyProximalAdagrad of SparseApplyProximalAdagradOp<GPUDevice, float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435404: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyProximalAdagrad of SparseApplyProximalAdagradOp<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435411: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyProximalAdagrad of SparseApplyProximalAdagradOp<GPUDevice, Eigen::bfloat16, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435418: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyProximalAdagrad of SparseApplyProximalAdagradOp<GPUDevice, int64, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435425: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyProximalAdagrad of SparseApplyProximalAdagradOp<GPUDevice, int64, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435432: I itex/core/utils/op_kernel.cc:684] Register the SparseApplyProximalAdagrad of SparseApplyProximalAdagradOp<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435439: I itex/core/utils/op_kernel.cc:684] Register the ResourceSparseApplyProximalAdagrad of SparseApplyProximalAdagradOp<GPUDevice, double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435448: I itex/core/utils/op_kernel.cc:684] Register the ApplyRMSProp of ApplyRMSPropOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435454: I itex/core/utils/op_kernel.cc:684] Register the ApplyCenteredRMSProp of ApplyCenteredRMSPropOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435461: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyRMSProp of ApplyRMSPropOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435469: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyCenteredRMSProp of ApplyCenteredRMSPropOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435476: I itex/core/utils/op_kernel.cc:684] Register the ApplyRMSProp of ApplyRMSPropOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435482: I itex/core/utils/op_kernel.cc:684] Register the ApplyCenteredRMSProp of ApplyCenteredRMSPropOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435488: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyRMSProp of ApplyRMSPropOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435496: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyCenteredRMSProp of ApplyCenteredRMSPropOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435502: I itex/core/utils/op_kernel.cc:684] Register the ApplyRMSProp of ApplyRMSPropOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435508: I itex/core/utils/op_kernel.cc:684] Register the ApplyCenteredRMSProp of ApplyCenteredRMSPropOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435515: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyRMSProp of ApplyRMSPropOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435522: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyCenteredRMSProp of ApplyCenteredRMSPropOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435528: I itex/core/utils/op_kernel.cc:684] Register the ApplyRMSProp of ApplyRMSPropOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435534: I itex/core/utils/op_kernel.cc:684] Register the ApplyCenteredRMSProp of ApplyCenteredRMSPropOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435540: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyRMSProp of ApplyRMSPropOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435547: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyCenteredRMSProp of ApplyCenteredRMSPropOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435554: I itex/core/utils/op_kernel.cc:684] Register the ApplyRMSProp of ApplyRMSPropOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435561: I itex/core/utils/op_kernel.cc:684] Register the ApplyCenteredRMSProp of ApplyCenteredRMSPropOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435567: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyRMSProp of ApplyRMSPropOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435573: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyCenteredRMSProp of ApplyCenteredRMSPropOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435581: I itex/core/utils/op_kernel.cc:684] Register the ApplyRMSProp of ApplyRMSPropOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435587: I itex/core/utils/op_kernel.cc:684] Register the ApplyCenteredRMSProp of ApplyCenteredRMSPropOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435592: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyRMSProp of ApplyRMSPropOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435599: I itex/core/utils/op_kernel.cc:684] Register the ResourceApplyCenteredRMSProp of ApplyCenteredRMSPropOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435607: I itex/core/utils/op_kernel.cc:684] Register the ApplyRMSPropComputeRMS of ApplyRMSPropComputeRMSOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435614: I itex/core/utils/op_kernel.cc:684] Register the ApplyRMSPropVarUpdate of ApplyRMSPropVarUpdateOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435619: I itex/core/utils/op_kernel.cc:684] Register the ApplyRMSPropComputeRMS of ApplyRMSPropComputeRMSOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435625: I itex/core/utils/op_kernel.cc:684] Register the ApplyRMSPropVarUpdate of ApplyRMSPropVarUpdateOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435632: I itex/core/utils/op_kernel.cc:684] Register the ApplyRMSPropComputeRMS of ApplyRMSPropComputeRMSOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435638: I itex/core/utils/op_kernel.cc:684] Register the ApplyRMSPropVarUpdate of ApplyRMSPropVarUpdateOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435646: I itex/core/utils/op_kernel.cc:684] Register the Transpose of TransposeOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435654: I itex/core/utils/op_kernel.cc:684] Register the ConjugateTranspose of TransposeOp<GPUDevice, Eigen::half, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435661: I itex/core/utils/op_kernel.cc:684] Register the Transpose of TransposeOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435667: I itex/core/utils/op_kernel.cc:684] Register the ConjugateTranspose of TransposeOp<GPUDevice, float, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435674: I itex/core/utils/op_kernel.cc:684] Register the Transpose of TransposeOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435681: I itex/core/utils/op_kernel.cc:684] Register the ConjugateTranspose of TransposeOp<GPUDevice, Eigen::bfloat16, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435688: I itex/core/utils/op_kernel.cc:684] Register the Transpose of TransposeOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435694: I itex/core/utils/op_kernel.cc:684] Register the ConjugateTranspose of TransposeOp<GPUDevice, ::itex::int32, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435702: I itex/core/utils/op_kernel.cc:684] Register the Transpose of TransposeOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435709: I itex/core/utils/op_kernel.cc:684] Register the ConjugateTranspose of TransposeOp<GPUDevice, ::itex::int64, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435715: I itex/core/utils/op_kernel.cc:684] Register the Transpose of TransposeOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435721: I itex/core/utils/op_kernel.cc:684] Register the ConjugateTranspose of TransposeOp<GPUDevice, std::complex<float>, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435728: I itex/core/utils/op_kernel.cc:684] Register the Transpose of TransposeOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435734: I itex/core/utils/op_kernel.cc:684] Register the ConjugateTranspose of TransposeOp<GPUDevice, double, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435741: I itex/core/utils/op_kernel.cc:684] Register the Transpose of TransposeOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435746: I itex/core/utils/op_kernel.cc:684] Register the ConjugateTranspose of TransposeOp<GPUDevice, std::complex<double>, true> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435761: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedTranspose of QuantizedTransposeOp<GPUDevice, ::itex::qint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435769: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedTranspose of QuantizedTransposeOp<GPUDevice, ::itex::quint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435777: I itex/core/utils/op_kernel.cc:684] Register the _QuantizedTranspose of QuantizedTransposeOp<GPUDevice, ::itex::qint32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435787: I itex/core/utils/op_kernel.cc:684] Register the TridiagonalMatMul of TridiagonalMatMulOpGpu<float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435794: I itex/core/utils/op_kernel.cc:684] Register the TridiagonalMatMul of TridiagonalMatMulOpGpu<double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435800: I itex/core/utils/op_kernel.cc:684] Register the Abs of UnaryOp<GPUDevice, functor::abs<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435806: I itex/core/utils/op_kernel.cc:684] Register the Abs of UnaryOp<GPUDevice, functor::abs<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435813: I itex/core/utils/op_kernel.cc:684] Register the Abs of UnaryOp<GPUDevice, functor::abs<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435819: I itex/core/utils/op_kernel.cc:684] Register the Abs of UnaryOp<GPUDevice, functor::abs<itex::int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435825: I itex/core/utils/op_kernel.cc:684] Register the Abs of UnaryOp<GPUDevice, functor::abs<itex::int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435830: I itex/core/utils/op_kernel.cc:684] Register the Abs of UnaryOp<GPUDevice, functor::abs<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435837: I itex/core/utils/op_kernel.cc:684] Register the ComplexAbs of UnaryOp<GPUDevice, functor::abs<complex64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435844: I itex/core/utils/op_kernel.cc:684] Register the ComplexAbs of UnaryOp<GPUDevice, functor::abs<complex128>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435855: I itex/core/utils/op_kernel.cc:684] Register the Acos of UnaryOp<GPUDevice, functor::acos<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435862: I itex/core/utils/op_kernel.cc:684] Register the Acos of UnaryOp<GPUDevice, functor::acos<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435868: I itex/core/utils/op_kernel.cc:684] Register the Acosh of UnaryOp<GPUDevice, functor::acosh<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435873: I itex/core/utils/op_kernel.cc:684] Register the Acosh of UnaryOp<GPUDevice, functor::acosh<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435878: I itex/core/utils/op_kernel.cc:684] Register the Add of BinaryOp<GPUDevice, functor::add<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435887: I itex/core/utils/op_kernel.cc:684] Register the Add of BinaryOp<GPUDevice, functor::add<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435893: I itex/core/utils/op_kernel.cc:684] Register the Add of BinaryOp<GPUDevice, functor::add<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435897: I itex/core/utils/op_kernel.cc:684] Register the Add of BinaryOp<GPUDevice, functor::add<int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435903: I itex/core/utils/op_kernel.cc:684] Register the Add of BinaryOp<GPUDevice, functor::add<complex64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435909: I itex/core/utils/op_kernel.cc:684] Register the Add of BinaryOp<GPUDevice, functor::add<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435915: I itex/core/utils/op_kernel.cc:684] Register the Add of BinaryOp<GPUDevice, functor::add<complex128>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435920: I itex/core/utils/op_kernel.cc:684] Register the AddV2 of BinaryOp<GPUDevice, functor::add<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435926: I itex/core/utils/op_kernel.cc:684] Register the AddV2 of BinaryOp<GPUDevice, functor::add<uint8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435931: I itex/core/utils/op_kernel.cc:684] Register the AddV2 of BinaryOp<GPUDevice, functor::add<int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435938: I itex/core/utils/op_kernel.cc:684] Register the AddV2 of BinaryOp<GPUDevice, functor::add<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435943: I itex/core/utils/op_kernel.cc:684] Register the AddV2 of BinaryOp<GPUDevice, functor::add<complex64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435949: I itex/core/utils/op_kernel.cc:684] Register the AddV2 of BinaryOp<GPUDevice, functor::add<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435955: I itex/core/utils/op_kernel.cc:684] Register the Add of BinaryOp<CPUDevice, functor::add<int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435962: I itex/core/utils/op_kernel.cc:684] Register the AddV2 of BinaryOp<CPUDevice, functor::add<int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435968: I itex/core/utils/op_kernel.cc:684] Register the AddV2 of BinaryOp<GPUDevice, functor::add<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435974: I itex/core/utils/op_kernel.cc:684] Register the AddV2 of BinaryOp<GPUDevice, functor::add<complex128>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435983: I itex/core/utils/op_kernel.cc:684] Register the ApproximateEqual of ApproximateEqualOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435990: I itex/core/utils/op_kernel.cc:684] Register the ApproximateEqual of ApproximateEqualOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.435997: I itex/core/utils/op_kernel.cc:684] Register the Angle of UnaryOp<GPUDevice, functor::get_angle<complex64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436006: I itex/core/utils/op_kernel.cc:684] Register the Angle of UnaryOp<GPUDevice, functor::get_angle<complex128>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436013: I itex/core/utils/op_kernel.cc:684] Register the Asin of UnaryOp<GPUDevice, functor::asin<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436018: I itex/core/utils/op_kernel.cc:684] Register the Asin of UnaryOp<GPUDevice, functor::asin<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436023: I itex/core/utils/op_kernel.cc:684] Register the Asinh of UnaryOp<GPUDevice, functor::asinh<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436029: I itex/core/utils/op_kernel.cc:684] Register the Asinh of UnaryOp<GPUDevice, functor::asinh<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436037: I itex/core/utils/op_kernel.cc:684] Register the Atan of UnaryOp<GPUDevice, functor::atan<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436042: I itex/core/utils/op_kernel.cc:684] Register the Atan of UnaryOp<GPUDevice, functor::atan<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436047: I itex/core/utils/op_kernel.cc:684] Register the Atan2 of BinaryOp<GPUDevice, functor::atan2<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436053: I itex/core/utils/op_kernel.cc:684] Register the Atan2 of BinaryOp<GPUDevice, functor::atan2<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436062: I itex/core/utils/op_kernel.cc:684] Register the Atanh of UnaryOp<GPUDevice, functor::atanh<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436068: I itex/core/utils/op_kernel.cc:684] Register the Atanh of UnaryOp<GPUDevice, functor::atanh<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436074: I itex/core/utils/op_kernel.cc:684] Register the BitwiseAnd of BinaryOp<GPUDevice, functor::bitwise_and<int8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436079: I itex/core/utils/op_kernel.cc:684] Register the BitwiseAnd of BinaryOp<GPUDevice, functor::bitwise_and<int16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436087: I itex/core/utils/op_kernel.cc:684] Register the BitwiseAnd of BinaryOp<GPUDevice, functor::bitwise_and<int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436093: I itex/core/utils/op_kernel.cc:684] Register the BitwiseAnd of BinaryOp<GPUDevice, functor::bitwise_and<int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436099: I itex/core/utils/op_kernel.cc:684] Register the BitwiseAnd of BinaryOp<GPUDevice, functor::bitwise_and<uint8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436104: I itex/core/utils/op_kernel.cc:684] Register the BitwiseAnd of BinaryOp<GPUDevice, functor::bitwise_and<uint16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436111: I itex/core/utils/op_kernel.cc:684] Register the BitwiseAnd of BinaryOp<GPUDevice, functor::bitwise_and<uint32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436117: I itex/core/utils/op_kernel.cc:684] Register the BitwiseAnd of BinaryOp<GPUDevice, functor::bitwise_and<uint64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436126: I itex/core/utils/op_kernel.cc:684] Register the BitwiseOr of BinaryOp<GPUDevice, functor::bitwise_or<int8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436132: I itex/core/utils/op_kernel.cc:684] Register the BitwiseOr of BinaryOp<GPUDevice, functor::bitwise_or<int16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436139: I itex/core/utils/op_kernel.cc:684] Register the BitwiseOr of BinaryOp<GPUDevice, functor::bitwise_or<int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436146: I itex/core/utils/op_kernel.cc:684] Register the BitwiseOr of BinaryOp<GPUDevice, functor::bitwise_or<int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436152: I itex/core/utils/op_kernel.cc:684] Register the BitwiseOr of BinaryOp<GPUDevice, functor::bitwise_or<uint8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436157: I itex/core/utils/op_kernel.cc:684] Register the BitwiseOr of BinaryOp<GPUDevice, functor::bitwise_or<uint16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436164: I itex/core/utils/op_kernel.cc:684] Register the BitwiseOr of BinaryOp<GPUDevice, functor::bitwise_or<uint32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436170: I itex/core/utils/op_kernel.cc:684] Register the BitwiseOr of BinaryOp<GPUDevice, functor::bitwise_or<uint64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436179: I itex/core/utils/op_kernel.cc:684] Register the BitwiseXor of BinaryOp<GPUDevice, functor::bitwise_xor<int8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436185: I itex/core/utils/op_kernel.cc:684] Register the BitwiseXor of BinaryOp<GPUDevice, functor::bitwise_xor<int16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436190: I itex/core/utils/op_kernel.cc:684] Register the BitwiseXor of BinaryOp<GPUDevice, functor::bitwise_xor<int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436198: I itex/core/utils/op_kernel.cc:684] Register the BitwiseXor of BinaryOp<GPUDevice, functor::bitwise_xor<int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436203: I itex/core/utils/op_kernel.cc:684] Register the BitwiseXor of BinaryOp<GPUDevice, functor::bitwise_xor<uint8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436208: I itex/core/utils/op_kernel.cc:684] Register the BitwiseXor of BinaryOp<GPUDevice, functor::bitwise_xor<uint16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436214: I itex/core/utils/op_kernel.cc:684] Register the BitwiseXor of BinaryOp<GPUDevice, functor::bitwise_xor<uint32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436220: I itex/core/utils/op_kernel.cc:684] Register the BitwiseXor of BinaryOp<GPUDevice, functor::bitwise_xor<uint64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436228: I itex/core/utils/op_kernel.cc:684] Register the Ceil of UnaryOp<GPUDevice, functor::ceil<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436234: I itex/core/utils/op_kernel.cc:684] Register the Ceil of UnaryOp<GPUDevice, functor::ceil<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436240: I itex/core/utils/op_kernel.cc:684] Register the Ceil of UnaryOp<GPUDevice, functor::ceil<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436246: I itex/core/utils/op_kernel.cc:684] Register the Ceil of UnaryOp<GPUDevice, functor::ceil<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436252: I itex/core/utils/op_kernel.cc:684] Register the ClipByValue of ClipOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436258: I itex/core/utils/op_kernel.cc:684] Register the ClipByValue of ClipOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436266: I itex/core/utils/op_kernel.cc:684] Register the ClipByValue of ClipOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436273: I itex/core/utils/op_kernel.cc:684] Register the ClipByValue of ClipOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436279: I itex/core/utils/op_kernel.cc:684] Register the Complex of BinaryOp<GPUDevice, functor::make_complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436286: I itex/core/utils/op_kernel.cc:684] Register the Complex of BinaryOp<GPUDevice, functor::make_complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436297: I itex/core/utils/op_kernel.cc:684] Register the Conj of UnaryOp<GPUDevice, functor::conj<complex64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436303: I itex/core/utils/op_kernel.cc:684] Register the Conj of UnaryOp<GPUDevice, functor::conj<complex128>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436308: I itex/core/utils/op_kernel.cc:684] Register the Cos of UnaryOp<GPUDevice, functor::cos<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436314: I itex/core/utils/op_kernel.cc:684] Register the Cos of UnaryOp<GPUDevice, functor::cos<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436321: I itex/core/utils/op_kernel.cc:684] Register the Cos of UnaryOp<GPUDevice, functor::cos<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436327: I itex/core/utils/op_kernel.cc:684] Register the Cos of UnaryOp<GPUDevice, functor::cos<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436335: I itex/core/utils/op_kernel.cc:684] Register the Cosh of UnaryOp<GPUDevice, functor::cosh<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436341: I itex/core/utils/op_kernel.cc:684] Register the Cosh of UnaryOp<GPUDevice, functor::cosh<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436347: I itex/core/utils/op_kernel.cc:684] Register the Cosh of UnaryOp<GPUDevice, functor::cosh<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436353: I itex/core/utils/op_kernel.cc:684] Register the Cosh of UnaryOp<GPUDevice, functor::cosh<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436358: I itex/core/utils/op_kernel.cc:684] Register the Digamma of UnaryOp<GPUDevice, functor::digamma<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436363: I itex/core/utils/op_kernel.cc:684] Register the Digamma of UnaryOp<GPUDevice, functor::digamma<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436369: I itex/core/utils/op_kernel.cc:684] Register the Digamma of UnaryOp<GPUDevice, functor::digamma<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436375: I itex/core/utils/op_kernel.cc:684] Register the Digamma of UnaryOp<GPUDevice, functor::digamma<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436381: I itex/core/utils/op_kernel.cc:684] Register the Div of BinaryOp<GPUDevice, functor::div<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436385: I itex/core/utils/op_kernel.cc:684] Register the Div of BinaryOp<GPUDevice, functor::div<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436391: I itex/core/utils/op_kernel.cc:684] Register the Div of BinaryOp<GPUDevice, functor::div<uint8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436398: I itex/core/utils/op_kernel.cc:684] Register the Div of BinaryOp<GPUDevice, functor::div<uint16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436403: I itex/core/utils/op_kernel.cc:684] Register the Div of BinaryOp<GPUDevice, functor::div<int16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436409: I itex/core/utils/op_kernel.cc:684] Register the Div of BinaryOp<GPUDevice, functor::div<int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436414: I itex/core/utils/op_kernel.cc:684] Register the Div of BinaryOp<GPUDevice, functor::div<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436421: I itex/core/utils/op_kernel.cc:684] Register the Div of BinaryOp<GPUDevice, functor::div<complex64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436426: I itex/core/utils/op_kernel.cc:684] Register the TruncateDiv of BinaryOp<GPUDevice, functor::div<uint8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436431: I itex/core/utils/op_kernel.cc:684] Register the TruncateDiv of BinaryOp<GPUDevice, functor::div<uint16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436437: I itex/core/utils/op_kernel.cc:684] Register the TruncateDiv of BinaryOp<GPUDevice, functor::div<int16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436444: I itex/core/utils/op_kernel.cc:684] Register the TruncateDiv of BinaryOp<GPUDevice, functor::div<int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436449: I itex/core/utils/op_kernel.cc:684] Register the RealDiv of BinaryOp<GPUDevice, functor::div<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436455: I itex/core/utils/op_kernel.cc:684] Register the RealDiv of BinaryOp<GPUDevice, functor::div<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436460: I itex/core/utils/op_kernel.cc:684] Register the RealDiv of BinaryOp<GPUDevice, functor::div<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436468: I itex/core/utils/op_kernel.cc:684] Register the RealDiv of BinaryOp<GPUDevice, functor::div<complex64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436474: I itex/core/utils/op_kernel.cc:684] Register the RealDiv of BinaryOp<GPUDevice, functor::div<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436479: I itex/core/utils/op_kernel.cc:684] Register the RealDiv of BinaryOp<GPUDevice, functor::div<complex128>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436485: I itex/core/utils/op_kernel.cc:684] Register the DivNoNan of BinaryOp<GPUDevice, functor::div_no_nan<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436491: I itex/core/utils/op_kernel.cc:684] Register the DivNoNan of BinaryOp<GPUDevice, functor::div_no_nan<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436497: I itex/core/utils/op_kernel.cc:684] Register the DivNoNan of BinaryOp<GPUDevice, functor::div_no_nan<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436502: I itex/core/utils/op_kernel.cc:684] Register the DivNoNan of BinaryOp<GPUDevice, functor::div_no_nan<complex64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436507: I itex/core/utils/op_kernel.cc:684] Register the DivNoNan of BinaryOp<GPUDevice, functor::div_no_nan<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436513: I itex/core/utils/op_kernel.cc:684] Register the DivNoNan of BinaryOp<GPUDevice, functor::div_no_nan<complex128>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436519: I itex/core/utils/op_kernel.cc:684] Register the Div of BinaryOp<GPUDevice, functor::div<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436525: I itex/core/utils/op_kernel.cc:684] Register the Div of BinaryOp<GPUDevice, functor::div<complex128>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436534: I itex/core/utils/op_kernel.cc:684] Register the Equal of BinaryOp<GPUDevice, functor::equal_to<int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436541: I itex/core/utils/op_kernel.cc:684] Register the Equal of BinaryOp<GPUDevice, functor::equal_to<bool>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436547: I itex/core/utils/op_kernel.cc:684] Register the Equal of BinaryOp<GPUDevice, functor::equal_to<int16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436552: I itex/core/utils/op_kernel.cc:684] Register the Equal of BinaryOp<GPUDevice, functor::equal_to<uint8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436558: I itex/core/utils/op_kernel.cc:684] Register the Equal of BinaryOp<GPUDevice, functor::equal_to<int8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436564: I itex/core/utils/op_kernel.cc:684] Register the Equal of BinaryOp<GPUDevice, functor::equal_to<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436570: I itex/core/utils/op_kernel.cc:684] Register the Equal of BinaryOp<GPUDevice, functor::equal_to<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436575: I itex/core/utils/op_kernel.cc:684] Register the Equal of BinaryOp<GPUDevice, functor::equal_to<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436581: I itex/core/utils/op_kernel.cc:684] Register the Equal of BinaryOp<GPUDevice, functor::equal_to<complex64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436585: I itex/core/utils/op_kernel.cc:684] Register the Equal of BinaryOp<GPUDevice, functor::equal_to<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436592: I itex/core/utils/op_kernel.cc:684] Register the Equal of BinaryOp<GPUDevice, functor::equal_to<complex128>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436600: I itex/core/utils/op_kernel.cc:684] Register the _EqualWithCast of BinaryOp<GPUDevice, functor::equal_to_with_cast<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436606: I itex/core/utils/op_kernel.cc:684] Register the _EqualWithCast of BinaryOp<GPUDevice, functor::equal_to_with_cast<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436613: I itex/core/utils/op_kernel.cc:684] Register the _EqualWithCast of BinaryOp<GPUDevice, functor::equal_to_with_cast<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436620: I itex/core/utils/op_kernel.cc:684] Register the Equal of BinaryOp<CPUDevice, functor::equal_to<int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436628: I itex/core/utils/op_kernel.cc:684] Register the Erf of UnaryOp<GPUDevice, functor::erf<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436635: I itex/core/utils/op_kernel.cc:684] Register the Erf of UnaryOp<GPUDevice, functor::erf<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436640: I itex/core/utils/op_kernel.cc:684] Register the Erf of UnaryOp<GPUDevice, functor::erf<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436646: I itex/core/utils/op_kernel.cc:684] Register the Erf of UnaryOp<GPUDevice, functor::erf<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436655: I itex/core/utils/op_kernel.cc:684] Register the Erfc of UnaryOp<GPUDevice, functor::erfc<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436660: I itex/core/utils/op_kernel.cc:684] Register the Erfc of UnaryOp<GPUDevice, functor::erfc<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436666: I itex/core/utils/op_kernel.cc:684] Register the Erfc of UnaryOp<GPUDevice, functor::erfc<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436672: I itex/core/utils/op_kernel.cc:684] Register the Erfc of UnaryOp<GPUDevice, functor::erfc<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436678: I itex/core/utils/op_kernel.cc:684] Register the Exp of UnaryOp<GPUDevice, functor::exp<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436684: I itex/core/utils/op_kernel.cc:684] Register the Exp of UnaryOp<GPUDevice, functor::exp<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436689: I itex/core/utils/op_kernel.cc:684] Register the Exp of UnaryOp<GPUDevice, functor::exp<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436696: I itex/core/utils/op_kernel.cc:684] Register the Exp of UnaryOp<GPUDevice, functor::exp<complex64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436702: I itex/core/utils/op_kernel.cc:684] Register the Exp of UnaryOp<GPUDevice, functor::exp<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436707: I itex/core/utils/op_kernel.cc:684] Register the Exp of UnaryOp<GPUDevice, functor::exp<complex128>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436715: I itex/core/utils/op_kernel.cc:684] Register the Expm1 of UnaryOp<GPUDevice, functor::expm1<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436722: I itex/core/utils/op_kernel.cc:684] Register the Expm1 of UnaryOp<GPUDevice, functor::expm1<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436728: I itex/core/utils/op_kernel.cc:684] Register the Expm1 of UnaryOp<GPUDevice, functor::expm1<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436733: I itex/core/utils/op_kernel.cc:684] Register the Expm1 of UnaryOp<GPUDevice, functor::expm1<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436738: I itex/core/utils/op_kernel.cc:684] Register the Floor of UnaryOp<GPUDevice, functor::floor<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436745: I itex/core/utils/op_kernel.cc:684] Register the Floor of UnaryOp<GPUDevice, functor::floor<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436751: I itex/core/utils/op_kernel.cc:684] Register the Floor of UnaryOp<GPUDevice, functor::floor<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436756: I itex/core/utils/op_kernel.cc:684] Register the Floor of UnaryOp<GPUDevice, functor::floor<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436761: I itex/core/utils/op_kernel.cc:684] Register the FloorDiv of BinaryOp<GPUDevice, functor::floor_div<uint8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436769: I itex/core/utils/op_kernel.cc:684] Register the FloorDiv of BinaryOp<GPUDevice, functor::floor_div<uint16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436774: I itex/core/utils/op_kernel.cc:684] Register the FloorDiv of BinaryOp<GPUDevice, functor::floor_div<int16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436780: I itex/core/utils/op_kernel.cc:684] Register the FloorDiv of BinaryOp<GPUDevice, functor::floor_div<int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436786: I itex/core/utils/op_kernel.cc:684] Register the FloorDiv of BinaryOp<GPUDevice, functor::floor_div_real<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436795: I itex/core/utils/op_kernel.cc:684] Register the FloorDiv of BinaryOp<GPUDevice, functor::floor_div_real<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436801: I itex/core/utils/op_kernel.cc:684] Register the FloorDiv of BinaryOp<GPUDevice, functor::floor_div_real<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436807: I itex/core/utils/op_kernel.cc:684] Register the FloorDiv of BinaryOp<GPUDevice, functor::floor_div<int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436812: I itex/core/utils/op_kernel.cc:684] Register the FloorDiv of BinaryOp<GPUDevice, functor::floor_div_real<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436821: I itex/core/utils/op_kernel.cc:684] Register the FloorMod of BinaryOp<GPUDevice, functor::safe_floor_mod<int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436830: I itex/core/utils/op_kernel.cc:684] Register the Greater of BinaryOp<GPUDevice, functor::greater<itex::int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436836: I itex/core/utils/op_kernel.cc:684] Register the Greater of BinaryOp<GPUDevice, functor::greater<itex::int16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436842: I itex/core/utils/op_kernel.cc:684] Register the Greater of BinaryOp<GPUDevice, functor::greater<itex::uint8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436847: I itex/core/utils/op_kernel.cc:684] Register the Greater of BinaryOp<GPUDevice, functor::greater<itex::int8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436855: I itex/core/utils/op_kernel.cc:684] Register the Greater of BinaryOp<GPUDevice, functor::greater<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436861: I itex/core/utils/op_kernel.cc:684] Register the Greater of BinaryOp<GPUDevice, functor::greater<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436866: I itex/core/utils/op_kernel.cc:684] Register the Greater of BinaryOp<GPUDevice, functor::greater<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436871: I itex/core/utils/op_kernel.cc:684] Register the Greater of BinaryOp<GPUDevice, functor::greater<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436881: I itex/core/utils/op_kernel.cc:684] Register the _GreaterWithCast of BinaryOp<GPUDevice, functor::greater_with_cast<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436889: I itex/core/utils/op_kernel.cc:684] Register the _GreaterWithCast of BinaryOp<GPUDevice, functor::greater_with_cast<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436895: I itex/core/utils/op_kernel.cc:684] Register the _GreaterWithCast of BinaryOp<GPUDevice, functor::greater_with_cast<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436902: I itex/core/utils/op_kernel.cc:684] Register the Greater of BinaryOp<CPUDevice, functor::greater<int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436912: I itex/core/utils/op_kernel.cc:684] Register the GreaterEqual of BinaryOp<GPUDevice, functor::greater_equal<itex::int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436918: I itex/core/utils/op_kernel.cc:684] Register the GreaterEqual of BinaryOp<GPUDevice, functor::greater_equal<itex::int16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436924: I itex/core/utils/op_kernel.cc:684] Register the GreaterEqual of BinaryOp<GPUDevice, functor::greater_equal<itex::uint8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436930: I itex/core/utils/op_kernel.cc:684] Register the GreaterEqual of BinaryOp<GPUDevice, functor::greater_equal<itex::int8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436935: I itex/core/utils/op_kernel.cc:684] Register the GreaterEqual of BinaryOp<GPUDevice, functor::greater_equal<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436940: I itex/core/utils/op_kernel.cc:684] Register the GreaterEqual of BinaryOp<GPUDevice, functor::greater_equal<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436945: I itex/core/utils/op_kernel.cc:684] Register the GreaterEqual of BinaryOp<GPUDevice, functor::greater_equal<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436952: I itex/core/utils/op_kernel.cc:684] Register the GreaterEqual of BinaryOp<GPUDevice, functor::greater_equal<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436960: I itex/core/utils/op_kernel.cc:684] Register the _GreaterEqualWithCast of BinaryOp<GPUDevice, functor::greater_equal_with_cast<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436966: I itex/core/utils/op_kernel.cc:684] Register the _GreaterEqualWithCast of BinaryOp<GPUDevice, functor::greater_equal_with_cast<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436972: I itex/core/utils/op_kernel.cc:684] Register the _GreaterEqualWithCast of BinaryOp<GPUDevice, functor::greater_equal_with_cast<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436979: I itex/core/utils/op_kernel.cc:684] Register the GreaterEqual of BinaryOp<CPUDevice, functor::greater_equal<int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436989: I itex/core/utils/op_kernel.cc:684] Register the Igamma of BinaryOp<GPUDevice, functor::igamma<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.436996: I itex/core/utils/op_kernel.cc:684] Register the Igamma of BinaryOp<GPUDevice, functor::igamma<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437002: I itex/core/utils/op_kernel.cc:684] Register the IgammaGradA of BinaryOp<GPUDevice, functor::igamma_grad_a<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437008: I itex/core/utils/op_kernel.cc:684] Register the IgammaGradA of BinaryOp<GPUDevice, functor::igamma_grad_a<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437014: I itex/core/utils/op_kernel.cc:684] Register the Igammac of BinaryOp<GPUDevice, functor::igammac<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437019: I itex/core/utils/op_kernel.cc:684] Register the Igammac of BinaryOp<GPUDevice, functor::igammac<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437024: I itex/core/utils/op_kernel.cc:684] Register the Igamma of BinaryOp<GPUDevice, functor::igamma<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437032: I itex/core/utils/op_kernel.cc:684] Register the IgammaGradA of BinaryOp<GPUDevice, functor::igamma_grad_a<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437038: I itex/core/utils/op_kernel.cc:684] Register the Igammac of BinaryOp<GPUDevice, functor::igammac<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437046: I itex/core/utils/op_kernel.cc:684] Register the Imag of UnaryOp<GPUDevice, functor::get_imag<complex64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437054: I itex/core/utils/op_kernel.cc:684] Register the Imag of UnaryOp<GPUDevice, functor::get_imag<complex128>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437064: I itex/core/utils/op_kernel.cc:684] Register the Inv of UnaryOp<GPUDevice, functor::inverse<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437069: I itex/core/utils/op_kernel.cc:684] Register the Inv of UnaryOp<GPUDevice, functor::inverse<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437075: I itex/core/utils/op_kernel.cc:684] Register the Inv of UnaryOp<GPUDevice, functor::inverse<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437081: I itex/core/utils/op_kernel.cc:684] Register the Inv of UnaryOp<GPUDevice, functor::inverse<itex::int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437087: I itex/core/utils/op_kernel.cc:684] Register the InvGrad of BinaryOp<GPUDevice, functor::inverse_grad<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437092: I itex/core/utils/op_kernel.cc:684] Register the InvGrad of BinaryOp<GPUDevice, functor::inverse_grad<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437097: I itex/core/utils/op_kernel.cc:684] Register the InvGrad of BinaryOp<GPUDevice, functor::inverse_grad<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437104: I itex/core/utils/op_kernel.cc:684] Register the Inv of UnaryOp<GPUDevice, functor::inverse<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437110: I itex/core/utils/op_kernel.cc:684] Register the InvGrad of BinaryOp<GPUDevice, functor::inverse_grad<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437119: I itex/core/utils/op_kernel.cc:684] Register the Invert of UnaryOp<GPUDevice, functor::invert<int8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437125: I itex/core/utils/op_kernel.cc:684] Register the Invert of UnaryOp<GPUDevice, functor::invert<int16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437130: I itex/core/utils/op_kernel.cc:684] Register the Invert of UnaryOp<GPUDevice, functor::invert<int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437136: I itex/core/utils/op_kernel.cc:684] Register the Invert of UnaryOp<GPUDevice, functor::invert<int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437142: I itex/core/utils/op_kernel.cc:684] Register the Invert of UnaryOp<GPUDevice, functor::invert<uint8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437147: I itex/core/utils/op_kernel.cc:684] Register the Invert of UnaryOp<GPUDevice, functor::invert<uint16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437153: I itex/core/utils/op_kernel.cc:684] Register the Invert of UnaryOp<GPUDevice, functor::invert<uint32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437159: I itex/core/utils/op_kernel.cc:684] Register the Invert of UnaryOp<GPUDevice, functor::invert<uint64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437167: I itex/core/utils/op_kernel.cc:684] Register the IsFinite of UnaryOp<GPUDevice, functor::isfinite<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437174: I itex/core/utils/op_kernel.cc:684] Register the IsFinite of UnaryOp<GPUDevice, functor::isfinite<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437180: I itex/core/utils/op_kernel.cc:684] Register the IsFinite of UnaryOp<GPUDevice, functor::isfinite<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437186: I itex/core/utils/op_kernel.cc:684] Register the IsFinite of UnaryOp<GPUDevice, functor::isfinite<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437194: I itex/core/utils/op_kernel.cc:684] Register the IsInf of UnaryOp<GPUDevice, functor::isinf<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437200: I itex/core/utils/op_kernel.cc:684] Register the IsInf of UnaryOp<GPUDevice, functor::isinf<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437205: I itex/core/utils/op_kernel.cc:684] Register the IsInf of UnaryOp<GPUDevice, functor::isinf<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437212: I itex/core/utils/op_kernel.cc:684] Register the IsInf of UnaryOp<GPUDevice, functor::isinf<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437218: I itex/core/utils/op_kernel.cc:684] Register the IsNan of UnaryOp<GPUDevice, functor::isnan<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437224: I itex/core/utils/op_kernel.cc:684] Register the IsNan of UnaryOp<GPUDevice, functor::isnan<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437228: I itex/core/utils/op_kernel.cc:684] Register the IsNan of UnaryOp<GPUDevice, functor::isnan<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437236: I itex/core/utils/op_kernel.cc:684] Register the IsNan of UnaryOp<GPUDevice, functor::isnan<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437243: I itex/core/utils/op_kernel.cc:684] Register the LeftShift of BinaryOp<GPUDevice, functor::left_shift<int8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437248: I itex/core/utils/op_kernel.cc:684] Register the LeftShift of BinaryOp<GPUDevice, functor::left_shift<int16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437253: I itex/core/utils/op_kernel.cc:684] Register the LeftShift of BinaryOp<GPUDevice, functor::left_shift<int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437260: I itex/core/utils/op_kernel.cc:684] Register the LeftShift of BinaryOp<GPUDevice, functor::left_shift<int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437265: I itex/core/utils/op_kernel.cc:684] Register the LeftShift of BinaryOp<GPUDevice, functor::left_shift<uint8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437271: I itex/core/utils/op_kernel.cc:684] Register the LeftShift of BinaryOp<GPUDevice, functor::left_shift<uint16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437276: I itex/core/utils/op_kernel.cc:684] Register the LeftShift of BinaryOp<GPUDevice, functor::left_shift<uint32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437283: I itex/core/utils/op_kernel.cc:684] Register the LeftShift of BinaryOp<GPUDevice, functor::left_shift<uint64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437293: I itex/core/utils/op_kernel.cc:684] Register the Less of BinaryOp<GPUDevice, functor::less<int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437298: I itex/core/utils/op_kernel.cc:684] Register the Less of BinaryOp<GPUDevice, functor::less<int16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437304: I itex/core/utils/op_kernel.cc:684] Register the Less of BinaryOp<GPUDevice, functor::less<uint8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437311: I itex/core/utils/op_kernel.cc:684] Register the Less of BinaryOp<GPUDevice, functor::less<int8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437316: I itex/core/utils/op_kernel.cc:684] Register the Less of BinaryOp<GPUDevice, functor::less<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437321: I itex/core/utils/op_kernel.cc:684] Register the Less of BinaryOp<GPUDevice, functor::less<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437327: I itex/core/utils/op_kernel.cc:684] Register the Less of BinaryOp<GPUDevice, functor::less<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437333: I itex/core/utils/op_kernel.cc:684] Register the Less of BinaryOp<GPUDevice, functor::less<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437341: I itex/core/utils/op_kernel.cc:684] Register the _LessWithCast of BinaryOp<GPUDevice, functor::less_with_cast<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437347: I itex/core/utils/op_kernel.cc:684] Register the _LessWithCast of BinaryOp<GPUDevice, functor::less_with_cast<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437353: I itex/core/utils/op_kernel.cc:684] Register the _LessWithCast of BinaryOp<GPUDevice, functor::less_with_cast<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437360: I itex/core/utils/op_kernel.cc:684] Register the Less of BinaryOp<CPUDevice, functor::less<int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437369: I itex/core/utils/op_kernel.cc:684] Register the LessEqual of BinaryOp<GPUDevice, functor::less_equal<itex::int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437376: I itex/core/utils/op_kernel.cc:684] Register the LessEqual of BinaryOp<GPUDevice, functor::less_equal<itex::int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437382: I itex/core/utils/op_kernel.cc:684] Register the LessEqual of BinaryOp<GPUDevice, functor::less_equal<itex::int16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437387: I itex/core/utils/op_kernel.cc:684] Register the LessEqual of BinaryOp<GPUDevice, functor::less_equal<itex::uint8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437394: I itex/core/utils/op_kernel.cc:684] Register the LessEqual of BinaryOp<GPUDevice, functor::less_equal<itex::int8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437400: I itex/core/utils/op_kernel.cc:684] Register the LessEqual of BinaryOp<GPUDevice, functor::less_equal<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437405: I itex/core/utils/op_kernel.cc:684] Register the LessEqual of BinaryOp<GPUDevice, functor::less_equal<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437411: I itex/core/utils/op_kernel.cc:684] Register the LessEqual of BinaryOp<GPUDevice, functor::less_equal<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437417: I itex/core/utils/op_kernel.cc:684] Register the LessEqual of BinaryOp<GPUDevice, functor::less_equal<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437425: I itex/core/utils/op_kernel.cc:684] Register the _LessEqualWithCast of BinaryOp<GPUDevice, functor::less_equal_with_cast<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437431: I itex/core/utils/op_kernel.cc:684] Register the _LessEqualWithCast of BinaryOp<GPUDevice, functor::less_equal_with_cast<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437438: I itex/core/utils/op_kernel.cc:684] Register the _LessEqualWithCast of BinaryOp<GPUDevice, functor::less_equal_with_cast<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437448: I itex/core/utils/op_kernel.cc:684] Register the Lgamma of UnaryOp<GPUDevice, functor::lgamma<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437454: I itex/core/utils/op_kernel.cc:684] Register the Lgamma of UnaryOp<GPUDevice, functor::lgamma<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437460: I itex/core/utils/op_kernel.cc:684] Register the Lgamma of UnaryOp<GPUDevice, functor::lgamma<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437465: I itex/core/utils/op_kernel.cc:684] Register the Lgamma of UnaryOp<GPUDevice, functor::lgamma<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437474: I itex/core/utils/op_kernel.cc:684] Register the Log of UnaryOp<GPUDevice, functor::log<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437481: I itex/core/utils/op_kernel.cc:684] Register the Log of UnaryOp<GPUDevice, functor::log<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437486: I itex/core/utils/op_kernel.cc:684] Register the Log of UnaryOp<GPUDevice, functor::log<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437491: I itex/core/utils/op_kernel.cc:684] Register the Log of UnaryOp<GPUDevice, functor::log<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437500: I itex/core/utils/op_kernel.cc:684] Register the Log1p of UnaryOp<GPUDevice, functor::log1p<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437506: I itex/core/utils/op_kernel.cc:684] Register the Log1p of UnaryOp<GPUDevice, functor::log1p<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437512: I itex/core/utils/op_kernel.cc:684] Register the Log1p of UnaryOp<GPUDevice, functor::log1p<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437517: I itex/core/utils/op_kernel.cc:684] Register the Log1p of UnaryOp<GPUDevice, functor::log1p<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437523: I itex/core/utils/op_kernel.cc:684] Register the LogicalAnd of BinaryOp<GPUDevice, functor::logical_and> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437530: I itex/core/utils/op_kernel.cc:684] Register the LogicalNot of UnaryOp<GPUDevice, functor::logical_not> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437536: I itex/core/utils/op_kernel.cc:684] Register the LogicalOr of BinaryOp<GPUDevice, functor::logical_or> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437542: I itex/core/utils/op_kernel.cc:684] Register the Maximum of BinaryOp<GPUDevice, functor::maximum<itex::int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437548: I itex/core/utils/op_kernel.cc:684] Register the Maximum of BinaryOp<GPUDevice, functor::maximum<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437555: I itex/core/utils/op_kernel.cc:684] Register the Maximum of BinaryOp<GPUDevice, functor::maximum<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437560: I itex/core/utils/op_kernel.cc:684] Register the Maximum of BinaryOp<GPUDevice, functor::maximum<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437566: I itex/core/utils/op_kernel.cc:684] Register the Maximum of BinaryOp<GPUDevice, functor::maximum<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437572: I itex/core/utils/op_kernel.cc:684] Register the Maximum of BinaryOp<CPUDevice, functor::maximum<int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437582: I itex/core/utils/op_kernel.cc:684] Register the Minimum of BinaryOp<GPUDevice, functor::minimum<itex::int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437587: I itex/core/utils/op_kernel.cc:684] Register the Minimum of BinaryOp<GPUDevice, functor::minimum<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437593: I itex/core/utils/op_kernel.cc:684] Register the Minimum of BinaryOp<GPUDevice, functor::minimum<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437598: I itex/core/utils/op_kernel.cc:684] Register the Minimum of BinaryOp<GPUDevice, functor::minimum<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437604: I itex/core/utils/op_kernel.cc:684] Register the Minimum of BinaryOp<GPUDevice, functor::minimum<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437610: I itex/core/utils/op_kernel.cc:684] Register the Minimum of BinaryOp<CPUDevice, functor::minimum<int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437619: I itex/core/utils/op_kernel.cc:684] Register the TruncateMod of BinaryOp<GPUDevice, functor::safe_mod<int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437626: I itex/core/utils/op_kernel.cc:684] Register the TruncateMod of BinaryOp<GPUDevice, functor::safe_mod<int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437634: I itex/core/utils/op_kernel.cc:684] Register the TruncateMod of BinaryOp<GPUDevice, functor::fmod<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437643: I itex/core/utils/op_kernel.cc:684] Register the TruncateMod of BinaryOp<GPUDevice, functor::fmod<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437649: I itex/core/utils/op_kernel.cc:684] Register the TruncateMod of BinaryOp<GPUDevice, functor::fmod<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437658: I itex/core/utils/op_kernel.cc:684] Register the Mul of BinaryOp<GPUDevice, functor::mul<int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437665: I itex/core/utils/op_kernel.cc:684] Register the Mul of BinaryOp<GPUDevice, functor::mul<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437671: I itex/core/utils/op_kernel.cc:684] Register the Mul of BinaryOp<GPUDevice, functor::mul<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437676: I itex/core/utils/op_kernel.cc:684] Register the Mul of BinaryOp<GPUDevice, functor::mul<itex::uint8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437681: I itex/core/utils/op_kernel.cc:684] Register the Mul of BinaryOp<GPUDevice, functor::mul<complex64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437688: I itex/core/utils/op_kernel.cc:684] Register the Mul of BinaryOp<GPUDevice, functor::mul<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437693: I itex/core/utils/op_kernel.cc:684] Register the Mul of BinaryOp<GPUDevice, functor::mul<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437699: I itex/core/utils/op_kernel.cc:684] Register the Mul of BinaryOp<GPUDevice, functor::mul<complex128>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437704: I itex/core/utils/op_kernel.cc:684] Register the MulNoNan of BinaryOp<GPUDevice, functor::mul_no_nan<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437710: I itex/core/utils/op_kernel.cc:684] Register the MulNoNan of BinaryOp<GPUDevice, functor::mul_no_nan<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437716: I itex/core/utils/op_kernel.cc:684] Register the MulNoNan of BinaryOp<GPUDevice, functor::mul_no_nan<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437722: I itex/core/utils/op_kernel.cc:684] Register the MulNoNan of BinaryOp<GPUDevice, functor::mul_no_nan<complex64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437727: I itex/core/utils/op_kernel.cc:684] Register the MulNoNan of BinaryOp<GPUDevice, functor::mul_no_nan<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437733: I itex/core/utils/op_kernel.cc:684] Register the MulNoNan of BinaryOp<GPUDevice, functor::mul_no_nan<complex128>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437739: I itex/core/utils/op_kernel.cc:684] Register the Mul of BinaryOp<CPUDevice, functor::mul<int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437748: I itex/core/utils/op_kernel.cc:684] Register the Ndtri of UnaryOp<GPUDevice, functor::ndtri<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437754: I itex/core/utils/op_kernel.cc:684] Register the Erfinv of UnaryOp<GPUDevice, functor::erfinv<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437760: I itex/core/utils/op_kernel.cc:684] Register the Ndtri of UnaryOp<GPUDevice, functor::ndtri<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437766: I itex/core/utils/op_kernel.cc:684] Register the Erfinv of UnaryOp<GPUDevice, functor::erfinv<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437772: I itex/core/utils/op_kernel.cc:684] Register the Neg of UnaryOp<GPUDevice, functor::neg<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437777: I itex/core/utils/op_kernel.cc:684] Register the Neg of UnaryOp<GPUDevice, functor::neg<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437782: I itex/core/utils/op_kernel.cc:684] Register the Neg of UnaryOp<GPUDevice, functor::neg<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437788: I itex/core/utils/op_kernel.cc:684] Register the Neg of UnaryOp<GPUDevice, functor::neg<itex::int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437794: I itex/core/utils/op_kernel.cc:684] Register the Neg of UnaryOp<GPUDevice, functor::neg<complex64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437799: I itex/core/utils/op_kernel.cc:684] Register the Neg of UnaryOp<GPUDevice, functor::neg<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437805: I itex/core/utils/op_kernel.cc:684] Register the Neg of UnaryOp<GPUDevice, functor::neg<complex128>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437814: I itex/core/utils/op_kernel.cc:684] Register the NotEqual of BinaryOp<GPUDevice, functor::not_equal_to<itex::uint8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437820: I itex/core/utils/op_kernel.cc:684] Register the NotEqual of BinaryOp<GPUDevice, functor::not_equal_to<bool>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437826: I itex/core/utils/op_kernel.cc:684] Register the NotEqual of BinaryOp<GPUDevice, functor::not_equal_to<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437831: I itex/core/utils/op_kernel.cc:684] Register the NotEqual of BinaryOp<GPUDevice, functor::not_equal_to<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437838: I itex/core/utils/op_kernel.cc:684] Register the NotEqual of BinaryOp<GPUDevice, functor::not_equal_to<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437844: I itex/core/utils/op_kernel.cc:684] Register the NotEqual of BinaryOp<GPUDevice, functor::not_equal_to<itex::int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437849: I itex/core/utils/op_kernel.cc:684] Register the NotEqual of BinaryOp<GPUDevice, functor::not_equal_to<itex::int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437855: I itex/core/utils/op_kernel.cc:684] Register the NotEqual of BinaryOp<GPUDevice, functor::not_equal_to<itex::complex64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437862: I itex/core/utils/op_kernel.cc:684] Register the NotEqual of BinaryOp<GPUDevice, functor::not_equal_to<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437868: I itex/core/utils/op_kernel.cc:684] Register the NotEqual of BinaryOp<GPUDevice, functor::not_equal_to<itex::complex128>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437876: I itex/core/utils/op_kernel.cc:684] Register the _NotEqualWithCast of BinaryOp<GPUDevice, functor::not_equal_to_with_cast<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437882: I itex/core/utils/op_kernel.cc:684] Register the _NotEqualWithCast of BinaryOp<GPUDevice, functor::not_equal_to_with_cast<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437890: I itex/core/utils/op_kernel.cc:684] Register the _NotEqualWithCast of BinaryOp<GPUDevice, functor::not_equal_to_with_cast<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437900: I itex/core/utils/op_kernel.cc:684] Register the Pow of BinaryOp<GPUDevice, functor::pow<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437907: I itex/core/utils/op_kernel.cc:684] Register the Pow of BinaryOp<GPUDevice, functor::pow<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437912: I itex/core/utils/op_kernel.cc:684] Register the Pow of BinaryOp<GPUDevice, functor::pow<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437918: I itex/core/utils/op_kernel.cc:684] Register the Pow of BinaryOp<GPUDevice, functor::pow<itex::int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437924: I itex/core/utils/op_kernel.cc:684] Register the Pow of BinaryOp<GPUDevice, functor::pow<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437932: I itex/core/utils/op_kernel.cc:684] Register the RandomGammaGrad of BinaryOp<GPUDevice, functor::random_gamma_grad<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437939: I itex/core/utils/op_kernel.cc:684] Register the RandomGammaGrad of BinaryOp<GPUDevice, functor::random_gamma_grad<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437949: I itex/core/utils/op_kernel.cc:684] Register the Real of UnaryOp<GPUDevice, functor::get_real<complex64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437956: I itex/core/utils/op_kernel.cc:684] Register the Real of UnaryOp<GPUDevice, functor::get_real<complex128>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437962: I itex/core/utils/op_kernel.cc:684] Register the Reciprocal of UnaryOp<GPUDevice, functor::inverse<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437969: I itex/core/utils/op_kernel.cc:684] Register the Reciprocal of UnaryOp<GPUDevice, functor::inverse<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437975: I itex/core/utils/op_kernel.cc:684] Register the Reciprocal of UnaryOp<GPUDevice, functor::inverse<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437980: I itex/core/utils/op_kernel.cc:684] Register the Reciprocal of UnaryOp<GPUDevice, functor::inverse<itex::int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437986: I itex/core/utils/op_kernel.cc:684] Register the Reciprocal of UnaryOp<GPUDevice, functor::inverse<complex64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437991: I itex/core/utils/op_kernel.cc:684] Register the ReciprocalGrad of SimpleBinaryOp<GPUDevice, functor::inverse_grad<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.437997: I itex/core/utils/op_kernel.cc:684] Register the ReciprocalGrad of SimpleBinaryOp<GPUDevice, functor::inverse_grad<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438003: I itex/core/utils/op_kernel.cc:684] Register the ReciprocalGrad of SimpleBinaryOp<GPUDevice, functor::inverse_grad<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438009: I itex/core/utils/op_kernel.cc:684] Register the Reciprocal of UnaryOp<GPUDevice, functor::inverse<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438016: I itex/core/utils/op_kernel.cc:684] Register the Reciprocal of UnaryOp<GPUDevice, functor::inverse<complex128>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438022: I itex/core/utils/op_kernel.cc:684] Register the ReciprocalGrad of SimpleBinaryOp<GPUDevice, functor::inverse_grad<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438030: I itex/core/utils/op_kernel.cc:684] Register the RightShift of BinaryOp<GPUDevice, functor::right_shift<int8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438036: I itex/core/utils/op_kernel.cc:684] Register the RightShift of BinaryOp<GPUDevice, functor::right_shift<int16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438042: I itex/core/utils/op_kernel.cc:684] Register the RightShift of BinaryOp<GPUDevice, functor::right_shift<int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438048: I itex/core/utils/op_kernel.cc:684] Register the RightShift of BinaryOp<GPUDevice, functor::right_shift<int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438054: I itex/core/utils/op_kernel.cc:684] Register the RightShift of BinaryOp<GPUDevice, functor::right_shift<uint8>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438059: I itex/core/utils/op_kernel.cc:684] Register the RightShift of BinaryOp<GPUDevice, functor::right_shift<uint16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438064: I itex/core/utils/op_kernel.cc:684] Register the RightShift of BinaryOp<GPUDevice, functor::right_shift<uint32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438071: I itex/core/utils/op_kernel.cc:684] Register the RightShift of BinaryOp<GPUDevice, functor::right_shift<uint64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438080: I itex/core/utils/op_kernel.cc:684] Register the Rint of UnaryOp<GPUDevice, functor::rint<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438086: I itex/core/utils/op_kernel.cc:684] Register the Rint of UnaryOp<GPUDevice, functor::rint<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438094: I itex/core/utils/op_kernel.cc:684] Register the Round of UnaryOp<GPUDevice, functor::round<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438101: I itex/core/utils/op_kernel.cc:684] Register the Round of UnaryOp<GPUDevice, functor::round<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438107: I itex/core/utils/op_kernel.cc:684] Register the Round of UnaryOp<GPUDevice, functor::round<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438112: I itex/core/utils/op_kernel.cc:684] Register the Round of UnaryOp<GPUDevice, functor::round<int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438117: I itex/core/utils/op_kernel.cc:684] Register the Round of UnaryOp<GPUDevice, functor::round<int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438124: I itex/core/utils/op_kernel.cc:684] Register the Round of UnaryOp<GPUDevice, functor::round<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438130: I itex/core/utils/op_kernel.cc:684] Register the Rsqrt of UnaryOp<GPUDevice, functor::rsqrt<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438136: I itex/core/utils/op_kernel.cc:684] Register the Rsqrt of UnaryOp<GPUDevice, functor::rsqrt<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438141: I itex/core/utils/op_kernel.cc:684] Register the Rsqrt of UnaryOp<GPUDevice, functor::rsqrt<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438148: I itex/core/utils/op_kernel.cc:684] Register the Rsqrt of UnaryOp<GPUDevice, functor::rsqrt<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438154: I itex/core/utils/op_kernel.cc:684] Register the RsqrtGrad of SimpleBinaryOp<GPUDevice, functor::rsqrt_grad<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438159: I itex/core/utils/op_kernel.cc:684] Register the RsqrtGrad of SimpleBinaryOp<GPUDevice, functor::rsqrt_grad<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438164: I itex/core/utils/op_kernel.cc:684] Register the RsqrtGrad of SimpleBinaryOp<GPUDevice, functor::rsqrt_grad<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438171: I itex/core/utils/op_kernel.cc:684] Register the RsqrtGrad of SimpleBinaryOp<GPUDevice, functor::rsqrt_grad<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438180: I itex/core/utils/op_kernel.cc:684] Register the Sigmoid of UnaryOp<GPUDevice, functor::sigmoid<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438186: I itex/core/utils/op_kernel.cc:684] Register the Sigmoid of UnaryOp<GPUDevice, functor::sigmoid<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438191: I itex/core/utils/op_kernel.cc:684] Register the Sigmoid of UnaryOp<GPUDevice, functor::sigmoid<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438198: I itex/core/utils/op_kernel.cc:684] Register the Sigmoid of UnaryOp<GPUDevice, functor::sigmoid<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438203: I itex/core/utils/op_kernel.cc:684] Register the SigmoidGrad of SimpleBinaryOp<GPUDevice, functor::sigmoid_grad<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438209: I itex/core/utils/op_kernel.cc:684] Register the SigmoidGrad of SimpleBinaryOp<GPUDevice, functor::sigmoid_grad<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438214: I itex/core/utils/op_kernel.cc:684] Register the SigmoidGrad of SimpleBinaryOp<GPUDevice, functor::sigmoid_grad<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438222: I itex/core/utils/op_kernel.cc:684] Register the SigmoidGrad of SimpleBinaryOp<GPUDevice, functor::sigmoid_grad<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438230: I itex/core/utils/op_kernel.cc:684] Register the Sign of UnaryOp<GPUDevice, functor::sign<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438236: I itex/core/utils/op_kernel.cc:684] Register the Sign of UnaryOp<GPUDevice, functor::sign<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438241: I itex/core/utils/op_kernel.cc:684] Register the Sign of UnaryOp<GPUDevice, functor::sign<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438247: I itex/core/utils/op_kernel.cc:684] Register the Sign of UnaryOp<GPUDevice, functor::sign<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438253: I itex/core/utils/op_kernel.cc:684] Register the Sign of UnaryOp<GPUDevice, functor::sign<int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438259: I itex/core/utils/op_kernel.cc:684] Register the Sign of UnaryOp<GPUDevice, functor::sign<int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438264: I itex/core/utils/op_kernel.cc:684] Register the Sign of UnaryOp<GPUDevice, functor::sign<complex64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438269: I itex/core/utils/op_kernel.cc:684] Register the Sign of UnaryOp<GPUDevice, functor::sign<complex128>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438280: I itex/core/utils/op_kernel.cc:684] Register the Sin of UnaryOp<GPUDevice, functor::sin<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438286: I itex/core/utils/op_kernel.cc:684] Register the Sin of UnaryOp<GPUDevice, functor::sin<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438291: I itex/core/utils/op_kernel.cc:684] Register the Sin of UnaryOp<GPUDevice, functor::sin<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438296: I itex/core/utils/op_kernel.cc:684] Register the Sin of UnaryOp<GPUDevice, functor::sin<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438302: I itex/core/utils/op_kernel.cc:684] Register the Sinh of UnaryOp<GPUDevice, functor::sinh<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438308: I itex/core/utils/op_kernel.cc:684] Register the Sinh of UnaryOp<GPUDevice, functor::sinh<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438314: I itex/core/utils/op_kernel.cc:684] Register the Sinh of UnaryOp<GPUDevice, functor::sinh<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438319: I itex/core/utils/op_kernel.cc:684] Register the Sinh of UnaryOp<GPUDevice, functor::sinh<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438326: I itex/core/utils/op_kernel.cc:684] Register the Sqrt of UnaryOp<GPUDevice, functor::sqrt<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438332: I itex/core/utils/op_kernel.cc:684] Register the Sqrt of UnaryOp<GPUDevice, functor::sqrt<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438337: I itex/core/utils/op_kernel.cc:684] Register the Sqrt of UnaryOp<GPUDevice, functor::sqrt<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438342: I itex/core/utils/op_kernel.cc:684] Register the SqrtGrad of SimpleBinaryOp<GPUDevice, functor::sqrt_grad<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438348: I itex/core/utils/op_kernel.cc:684] Register the SqrtGrad of SimpleBinaryOp<GPUDevice, functor::sqrt_grad<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438356: I itex/core/utils/op_kernel.cc:684] Register the SqrtGrad of SimpleBinaryOp<GPUDevice, functor::sqrt_grad<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438362: I itex/core/utils/op_kernel.cc:684] Register the Sqrt of UnaryOp<GPUDevice, functor::sqrt<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438367: I itex/core/utils/op_kernel.cc:684] Register the SqrtGrad of SimpleBinaryOp<GPUDevice, functor::sqrt_grad<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438374: I itex/core/utils/op_kernel.cc:684] Register the Square of UnaryOp<GPUDevice, functor::square<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438380: I itex/core/utils/op_kernel.cc:684] Register the Square of UnaryOp<GPUDevice, functor::square<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438385: I itex/core/utils/op_kernel.cc:684] Register the Square of UnaryOp<GPUDevice, functor::square<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438389: I itex/core/utils/op_kernel.cc:684] Register the Square of UnaryOp<GPUDevice, functor::square<int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438397: I itex/core/utils/op_kernel.cc:684] Register the Square of UnaryOp<GPUDevice, functor::square<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438405: I itex/core/utils/op_kernel.cc:684] Register the SquaredDifference of BinaryOp<GPUDevice, functor::squared_difference<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438412: I itex/core/utils/op_kernel.cc:684] Register the SquaredDifference of BinaryOp<GPUDevice, functor::squared_difference<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438418: I itex/core/utils/op_kernel.cc:684] Register the SquaredDifference of BinaryOp<GPUDevice, functor::squared_difference<itex::int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438424: I itex/core/utils/op_kernel.cc:684] Register the SquaredDifference of BinaryOp<GPUDevice, functor::squared_difference<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438430: I itex/core/utils/op_kernel.cc:684] Register the SquaredDifference of BinaryOp<GPUDevice, functor::squared_difference<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438439: I itex/core/utils/op_kernel.cc:684] Register the Sub of BinaryOp<GPUDevice, functor::sub<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438445: I itex/core/utils/op_kernel.cc:684] Register the Sub of BinaryOp<GPUDevice, functor::sub<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438455: I itex/core/utils/op_kernel.cc:684] Register the Sub of BinaryOp<GPUDevice, functor::sub<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438461: I itex/core/utils/op_kernel.cc:684] Register the Sub of BinaryOp<GPUDevice, functor::sub<itex::int64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438466: I itex/core/utils/op_kernel.cc:684] Register the Sub of BinaryOp<GPUDevice, functor::sub<itex::uint32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438472: I itex/core/utils/op_kernel.cc:684] Register the Sub of BinaryOp<GPUDevice, functor::sub<complex64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438478: I itex/core/utils/op_kernel.cc:684] Register the Sub of BinaryOp<GPUDevice, functor::sub<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438484: I itex/core/utils/op_kernel.cc:684] Register the Sub of BinaryOp<GPUDevice, functor::sub<complex128>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438489: I itex/core/utils/op_kernel.cc:684] Register the Sub of BinaryOp<CPUDevice, functor::sub<int32>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438498: I itex/core/utils/op_kernel.cc:684] Register the Tan of UnaryOp<GPUDevice, functor::tan<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438506: I itex/core/utils/op_kernel.cc:684] Register the Tan of UnaryOp<GPUDevice, functor::tan<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438511: I itex/core/utils/op_kernel.cc:684] Register the Tan of UnaryOp<GPUDevice, functor::tan<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438517: I itex/core/utils/op_kernel.cc:684] Register the Tan of UnaryOp<GPUDevice, functor::tan<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438525: I itex/core/utils/op_kernel.cc:684] Register the Tanh of UnaryOp<GPUDevice, functor::tanh<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438533: I itex/core/utils/op_kernel.cc:684] Register the Tanh of UnaryOp<GPUDevice, functor::tanh<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438538: I itex/core/utils/op_kernel.cc:684] Register the Tanh of UnaryOp<GPUDevice, functor::tanh<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438543: I itex/core/utils/op_kernel.cc:684] Register the Tanh of UnaryOp<GPUDevice, functor::tanh<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438548: I itex/core/utils/op_kernel.cc:684] Register the TanhGrad of SimpleBinaryOp<GPUDevice, functor::tanh_grad<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438555: I itex/core/utils/op_kernel.cc:684] Register the TanhGrad of SimpleBinaryOp<GPUDevice, functor::tanh_grad<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438561: I itex/core/utils/op_kernel.cc:684] Register the TanhGrad of SimpleBinaryOp<GPUDevice, functor::tanh_grad<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438566: I itex/core/utils/op_kernel.cc:684] Register the TanhGrad of SimpleBinaryOp<GPUDevice, functor::tanh_grad<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438575: I itex/core/utils/op_kernel.cc:684] Register the Xdivy of BinaryOp<GPUDevice, functor::xdivy<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438582: I itex/core/utils/op_kernel.cc:684] Register the Xdivy of BinaryOp<GPUDevice, functor::xdivy<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438588: I itex/core/utils/op_kernel.cc:684] Register the Xdivy of BinaryOp<GPUDevice, functor::xdivy<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438593: I itex/core/utils/op_kernel.cc:684] Register the Xdivy of BinaryOp<GPUDevice, functor::xdivy<itex::complex64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438598: I itex/core/utils/op_kernel.cc:684] Register the Xdivy of BinaryOp<GPUDevice, functor::xdivy<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438605: I itex/core/utils/op_kernel.cc:684] Register the Xdivy of BinaryOp<GPUDevice, functor::xdivy<itex::complex128>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438614: I itex/core/utils/op_kernel.cc:684] Register the Xlog1py of BinaryOp<GPUDevice, functor::xlog1py<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438620: I itex/core/utils/op_kernel.cc:684] Register the Xlog1py of BinaryOp<GPUDevice, functor::xlog1py<complex64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438625: I itex/core/utils/op_kernel.cc:684] Register the Xlog1py of BinaryOp<GPUDevice, functor::xlog1py<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438631: I itex/core/utils/op_kernel.cc:684] Register the Xlog1py of BinaryOp<GPUDevice, functor::xlog1py<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438637: I itex/core/utils/op_kernel.cc:684] Register the Xlog1py of BinaryOp<GPUDevice, functor::xlog1py<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438643: I itex/core/utils/op_kernel.cc:684] Register the Xlog1py of BinaryOp<GPUDevice, functor::xlog1py<complex128>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438652: I itex/core/utils/op_kernel.cc:684] Register the Xlogy of BinaryOp<GPUDevice, functor::xlogy<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438658: I itex/core/utils/op_kernel.cc:684] Register the Xlogy of BinaryOp<GPUDevice, functor::xlogy<complex64>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438665: I itex/core/utils/op_kernel.cc:684] Register the Xlogy of BinaryOp<GPUDevice, functor::xlogy<Eigen::half>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438670: I itex/core/utils/op_kernel.cc:684] Register the Xlogy of BinaryOp<GPUDevice, functor::xlogy<Eigen::bfloat16>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438676: I itex/core/utils/op_kernel.cc:684] Register the Xlogy of BinaryOp<GPUDevice, functor::xlogy<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438681: I itex/core/utils/op_kernel.cc:684] Register the Xlogy of BinaryOp<GPUDevice, functor::xlogy<complex128>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438690: I itex/core/utils/op_kernel.cc:684] Register the Zeta of BinaryOp<GPUDevice, functor::zeta<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438696: I itex/core/utils/op_kernel.cc:684] Register the Polygamma of BinaryOp<GPUDevice, functor::polygamma<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438701: I itex/core/utils/op_kernel.cc:684] Register the Zeta of BinaryOp<GPUDevice, functor::zeta<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438707: I itex/core/utils/op_kernel.cc:684] Register the Polygamma of BinaryOp<GPUDevice, functor::polygamma<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438717: I itex/core/utils/op_kernel.cc:684] Register the Unique of UniqueOp<float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438724: I itex/core/utils/op_kernel.cc:684] Register the UniqueWithCounts of UniqueOp<float, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438733: I itex/core/utils/op_kernel.cc:684] Register the Unique of UniqueOp<::itex::int32, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438740: I itex/core/utils/op_kernel.cc:684] Register the UniqueWithCounts of UniqueOp<::itex::int32, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438747: I itex/core/utils/op_kernel.cc:684] Register the Unique of UniqueOp<double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438755: I itex/core/utils/op_kernel.cc:684] Register the UniqueWithCounts of UniqueOp<double, int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438765: I itex/core/utils/op_kernel.cc:684] Register the Unpack of UnpackOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438772: I itex/core/utils/op_kernel.cc:684] Register the Unpack of UnpackOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438777: I itex/core/utils/op_kernel.cc:684] Register the Unpack of UnpackOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438783: I itex/core/utils/op_kernel.cc:684] Register the Unpack of UnpackOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438790: I itex/core/utils/op_kernel.cc:684] Register the Unpack of UnpackOp<GPUDevice, ::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438796: I itex/core/utils/op_kernel.cc:684] Register the Unpack of UnpackOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438801: I itex/core/utils/op_kernel.cc:684] Register the Unpack of UnpackOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438807: I itex/core/utils/op_kernel.cc:684] Register the Unpack of UnpackOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438813: I itex/core/utils/op_kernel.cc:684] Register the Where of WhereOp<bool> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438819: I itex/core/utils/op_kernel.cc:684] Register the Where of WhereOp<::itex::int8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438825: I itex/core/utils/op_kernel.cc:684] Register the Where of WhereOp<::itex::uint8> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438830: I itex/core/utils/op_kernel.cc:684] Register the Where of WhereOp<::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438837: I itex/core/utils/op_kernel.cc:684] Register the Where of WhereOp<::itex::int64> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438843: I itex/core/utils/op_kernel.cc:684] Register the Where of WhereOp<double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438848: I itex/core/utils/op_kernel.cc:684] Register the Where of WhereOp<std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438854: I itex/core/utils/op_kernel.cc:684] Register the Where of WhereOp<std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438860: I itex/core/utils/op_kernel.cc:684] Register the Where of WhereOp<Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438866: I itex/core/utils/op_kernel.cc:684] Register the Where of WhereOp<float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438871: I itex/core/utils/op_kernel.cc:684] Register the Where of WhereOp<Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438881: I itex/core/utils/op_kernel.cc:684] Register the SoftmaxCrossEntropyWithLogits of SoftmaxXentWithLogitsOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438888: I itex/core/utils/op_kernel.cc:684] Register the SoftmaxCrossEntropyWithLogits of SoftmaxXentWithLogitsOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438894: I itex/core/utils/op_kernel.cc:684] Register the SoftmaxCrossEntropyWithLogits of SoftmaxXentWithLogitsOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438901: I itex/core/utils/op_kernel.cc:684] Register the SoftmaxCrossEntropyWithLogits of SoftmaxXentWithLogitsOp<GPUDevice, double> on the GPU backend  with device name XPU
2023-01-06 02:12:16.438910: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArray of TensorArrayOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.438918: I itex/core/utils/op_kernel.cc:684] Register the TensorArray of TensorArrayOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.438925: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayV2 of TensorArrayOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.438932: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayV3 of TensorArrayOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.438938: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArray of TensorArrayOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.438946: I itex/core/utils/op_kernel.cc:684] Register the TensorArray of TensorArrayOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.438953: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayV2 of TensorArrayOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.438959: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayV3 of TensorArrayOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.438966: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArray of TensorArrayOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.438973: I itex/core/utils/op_kernel.cc:684] Register the TensorArray of TensorArrayOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.438979: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayV2 of TensorArrayOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.438984: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayV3 of TensorArrayOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.438992: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArray of TensorArrayOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.438998: I itex/core/utils/op_kernel.cc:684] Register the TensorArray of TensorArrayOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.439005: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayV2 of TensorArrayOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.439010: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayV3 of TensorArrayOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.439017: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArray of TensorArrayOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.439024: I itex/core/utils/op_kernel.cc:684] Register the TensorArray of TensorArrayOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.439030: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayV2 of TensorArrayOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.439036: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayV3 of TensorArrayOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.439043: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArray of TensorArrayOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.439049: I itex/core/utils/op_kernel.cc:684] Register the TensorArray of TensorArrayOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.439055: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayV2 of TensorArrayOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.439062: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayV3 of TensorArrayOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.439069: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayGrad of TensorArrayGradOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.439075: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayGradWithShape of TensorArrayGradOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.439080: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayGrad of TensorArrayGradOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.439086: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayGradV2 of TensorArrayGradOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.439093: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayGradV3 of TensorArrayGradOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.439100: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayGradWithShape of TensorArrayGradOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.439106: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayWrite of TensorArrayWriteOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439113: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayWrite of TensorArrayWriteOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439128: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayWriteV2 of TensorArrayWriteOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439135: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayWriteV3 of TensorArrayWriteOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439141: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayWrite of TensorArrayWriteOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439149: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayWrite of TensorArrayWriteOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439156: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayWriteV2 of TensorArrayWriteOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439162: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayWriteV3 of TensorArrayWriteOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439170: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayWrite of TensorArrayWriteOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439177: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayWrite of TensorArrayWriteOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439184: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayWriteV2 of TensorArrayWriteOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439190: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayWriteV3 of TensorArrayWriteOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439198: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayWrite of TensorArrayWriteOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439204: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayWrite of TensorArrayWriteOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439210: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayWriteV2 of TensorArrayWriteOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439218: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayWriteV3 of TensorArrayWriteOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439225: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayWrite of TensorArrayWriteOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439231: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayWrite of TensorArrayWriteOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439239: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayWriteV2 of TensorArrayWriteOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439245: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayWriteV3 of TensorArrayWriteOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439251: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayWrite of TensorArrayWriteOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439258: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayWrite of TensorArrayWriteOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439266: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayWriteV2 of TensorArrayWriteOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439272: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayWriteV3 of TensorArrayWriteOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439278: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayRead of TensorArrayReadOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439286: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayRead of TensorArrayReadOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439292: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayReadV2 of TensorArrayReadOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439298: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayReadV3 of TensorArrayReadOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439306: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayRead of TensorArrayReadOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439313: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayRead of TensorArrayReadOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439319: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayReadV2 of TensorArrayReadOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439325: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayReadV3 of TensorArrayReadOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439332: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayRead of TensorArrayReadOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439342: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayRead of TensorArrayReadOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439348: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayReadV2 of TensorArrayReadOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439355: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayReadV3 of TensorArrayReadOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439362: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayRead of TensorArrayReadOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439369: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayRead of TensorArrayReadOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439375: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayReadV2 of TensorArrayReadOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439383: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayReadV3 of TensorArrayReadOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439389: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayRead of TensorArrayReadOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439396: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayRead of TensorArrayReadOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439403: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayReadV2 of TensorArrayReadOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439410: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayReadV3 of TensorArrayReadOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439416: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayRead of TensorArrayReadOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439424: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayRead of TensorArrayReadOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439430: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayReadV2 of TensorArrayReadOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439436: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayReadV3 of TensorArrayReadOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439442: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayPack of TensorArrayPackOrGatherOp<GPUDevice, ::itex::int32, true > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439450: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayGather of TensorArrayPackOrGatherOp<GPUDevice, ::itex::int32, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439457: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayPack of TensorArrayPackOrGatherOp<GPUDevice, ::itex::int32, true > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439463: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayGather of TensorArrayPackOrGatherOp<GPUDevice, ::itex::int32, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439471: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayGatherV2 of TensorArrayPackOrGatherOp<GPUDevice, ::itex::int32, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439478: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayGatherV3 of TensorArrayPackOrGatherOp<GPUDevice, ::itex::int32, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439484: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayPack of TensorArrayPackOrGatherOp<GPUDevice, Eigen::half, true > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439492: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayGather of TensorArrayPackOrGatherOp<GPUDevice, Eigen::half, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439499: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayPack of TensorArrayPackOrGatherOp<GPUDevice, Eigen::half, true > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439504: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayGather of TensorArrayPackOrGatherOp<GPUDevice, Eigen::half, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439513: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayGatherV2 of TensorArrayPackOrGatherOp<GPUDevice, Eigen::half, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439519: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayGatherV3 of TensorArrayPackOrGatherOp<GPUDevice, Eigen::half, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439525: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayPack of TensorArrayPackOrGatherOp<GPUDevice, float, true > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439532: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayGather of TensorArrayPackOrGatherOp<GPUDevice, float, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439540: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayPack of TensorArrayPackOrGatherOp<GPUDevice, float, true > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439547: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayGather of TensorArrayPackOrGatherOp<GPUDevice, float, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439552: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayGatherV2 of TensorArrayPackOrGatherOp<GPUDevice, float, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439560: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayGatherV3 of TensorArrayPackOrGatherOp<GPUDevice, float, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439567: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayPack of TensorArrayPackOrGatherOp<GPUDevice, Eigen::bfloat16, true > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439573: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayGather of TensorArrayPackOrGatherOp<GPUDevice, Eigen::bfloat16, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439580: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayPack of TensorArrayPackOrGatherOp<GPUDevice, Eigen::bfloat16, true > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439586: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayGather of TensorArrayPackOrGatherOp<GPUDevice, Eigen::bfloat16, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439593: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayGatherV2 of TensorArrayPackOrGatherOp<GPUDevice, Eigen::bfloat16, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439599: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayGatherV3 of TensorArrayPackOrGatherOp<GPUDevice, Eigen::bfloat16, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439606: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayPack of TensorArrayPackOrGatherOp<GPUDevice, std::complex<float>, true > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439613: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayGather of TensorArrayPackOrGatherOp<GPUDevice, std::complex<float>, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439619: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayPack of TensorArrayPackOrGatherOp<GPUDevice, std::complex<float>, true > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439626: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayGather of TensorArrayPackOrGatherOp<GPUDevice, std::complex<float>, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439633: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayGatherV2 of TensorArrayPackOrGatherOp<GPUDevice, std::complex<float>, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439639: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayGatherV3 of TensorArrayPackOrGatherOp<GPUDevice, std::complex<float>, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439646: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayPack of TensorArrayPackOrGatherOp<GPUDevice, std::complex<double>, true > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439653: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayGather of TensorArrayPackOrGatherOp<GPUDevice, std::complex<double>, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439659: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayPack of TensorArrayPackOrGatherOp<GPUDevice, std::complex<double>, true > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439665: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayGather of TensorArrayPackOrGatherOp<GPUDevice, std::complex<double>, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439672: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayGatherV2 of TensorArrayPackOrGatherOp<GPUDevice, std::complex<double>, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439678: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayGatherV3 of TensorArrayPackOrGatherOp<GPUDevice, std::complex<double>, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439685: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayConcat of TensorArrayConcatOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439692: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayConcat of TensorArrayConcatOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439699: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayConcatV2 of TensorArrayConcatOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439705: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayConcatV3 of TensorArrayConcatOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439713: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayConcat of TensorArrayConcatOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439719: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayConcat of TensorArrayConcatOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439725: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayConcatV2 of TensorArrayConcatOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439732: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayConcatV3 of TensorArrayConcatOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439738: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayConcat of TensorArrayConcatOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439745: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayConcat of TensorArrayConcatOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439752: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayConcatV2 of TensorArrayConcatOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439759: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayConcatV3 of TensorArrayConcatOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439766: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayConcat of TensorArrayConcatOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439772: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayConcat of TensorArrayConcatOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439779: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayConcatV2 of TensorArrayConcatOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439786: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayConcatV3 of TensorArrayConcatOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439792: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayConcat of TensorArrayConcatOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439798: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayConcat of TensorArrayConcatOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439805: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayConcatV2 of TensorArrayConcatOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439811: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayConcatV3 of TensorArrayConcatOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439818: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayConcat of TensorArrayConcatOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439825: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayConcat of TensorArrayConcatOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439831: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayConcatV2 of TensorArrayConcatOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439838: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayConcatV3 of TensorArrayConcatOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.439846: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayUnpack of TensorArrayUnpackOrScatterOp<GPUDevice, ::itex::int32, true > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439853: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayScatter of TensorArrayUnpackOrScatterOp<GPUDevice, ::itex::int32, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439859: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayUnpack of TensorArrayUnpackOrScatterOp<GPUDevice, ::itex::int32, true > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439865: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayScatter of TensorArrayUnpackOrScatterOp<GPUDevice, ::itex::int32, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439873: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayScatterV2 of TensorArrayUnpackOrScatterOp<GPUDevice, ::itex::int32, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439879: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayScatterV3 of TensorArrayUnpackOrScatterOp<GPUDevice, ::itex::int32, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439886: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayUnpack of TensorArrayUnpackOrScatterOp<GPUDevice, Eigen::half, true > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439893: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayScatter of TensorArrayUnpackOrScatterOp<GPUDevice, Eigen::half, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439900: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayUnpack of TensorArrayUnpackOrScatterOp<GPUDevice, Eigen::half, true > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439906: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayScatter of TensorArrayUnpackOrScatterOp<GPUDevice, Eigen::half, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439914: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayScatterV2 of TensorArrayUnpackOrScatterOp<GPUDevice, Eigen::half, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439920: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayScatterV3 of TensorArrayUnpackOrScatterOp<GPUDevice, Eigen::half, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439926: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayUnpack of TensorArrayUnpackOrScatterOp<GPUDevice, float, true > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439933: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayScatter of TensorArrayUnpackOrScatterOp<GPUDevice, float, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439939: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayUnpack of TensorArrayUnpackOrScatterOp<GPUDevice, float, true > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439945: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayScatter of TensorArrayUnpackOrScatterOp<GPUDevice, float, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439951: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayScatterV2 of TensorArrayUnpackOrScatterOp<GPUDevice, float, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439958: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayScatterV3 of TensorArrayUnpackOrScatterOp<GPUDevice, float, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439965: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayUnpack of TensorArrayUnpackOrScatterOp<GPUDevice, Eigen::bfloat16, true > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439971: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayScatter of TensorArrayUnpackOrScatterOp<GPUDevice, Eigen::bfloat16, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439978: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayUnpack of TensorArrayUnpackOrScatterOp<GPUDevice, Eigen::bfloat16, true > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439985: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayScatter of TensorArrayUnpackOrScatterOp<GPUDevice, Eigen::bfloat16, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439991: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayScatterV2 of TensorArrayUnpackOrScatterOp<GPUDevice, Eigen::bfloat16, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.439999: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayScatterV3 of TensorArrayUnpackOrScatterOp<GPUDevice, Eigen::bfloat16, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.440005: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayUnpack of TensorArrayUnpackOrScatterOp<GPUDevice, std::complex<float>, true > on the GPU backend  with device name XPU
2023-01-06 02:12:16.440012: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayScatter of TensorArrayUnpackOrScatterOp<GPUDevice, std::complex<float>, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.440018: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayUnpack of TensorArrayUnpackOrScatterOp<GPUDevice, std::complex<float>, true > on the GPU backend  with device name XPU
2023-01-06 02:12:16.440025: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayScatter of TensorArrayUnpackOrScatterOp<GPUDevice, std::complex<float>, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.440031: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayScatterV2 of TensorArrayUnpackOrScatterOp<GPUDevice, std::complex<float>, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.440038: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayScatterV3 of TensorArrayUnpackOrScatterOp<GPUDevice, std::complex<float>, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.440045: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayUnpack of TensorArrayUnpackOrScatterOp<GPUDevice, std::complex<double>, true > on the GPU backend  with device name XPU
2023-01-06 02:12:16.440051: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayScatter of TensorArrayUnpackOrScatterOp<GPUDevice, std::complex<double>, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.440057: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayUnpack of TensorArrayUnpackOrScatterOp<GPUDevice, std::complex<double>, true > on the GPU backend  with device name XPU
2023-01-06 02:12:16.440065: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayScatter of TensorArrayUnpackOrScatterOp<GPUDevice, std::complex<double>, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.440071: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayScatterV2 of TensorArrayUnpackOrScatterOp<GPUDevice, std::complex<double>, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.440078: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayScatterV3 of TensorArrayUnpackOrScatterOp<GPUDevice, std::complex<double>, false > on the GPU backend  with device name XPU
2023-01-06 02:12:16.440085: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArraySplit of TensorArraySplitOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.440092: I itex/core/utils/op_kernel.cc:684] Register the TensorArraySplit of TensorArraySplitOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.440098: I itex/core/utils/op_kernel.cc:684] Register the TensorArraySplitV2 of TensorArraySplitOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.440105: I itex/core/utils/op_kernel.cc:684] Register the TensorArraySplitV3 of TensorArraySplitOp<GPUDevice, ::itex::int32> on the GPU backend  with device name XPU
2023-01-06 02:12:16.440112: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArraySplit of TensorArraySplitOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.440119: I itex/core/utils/op_kernel.cc:684] Register the TensorArraySplit of TensorArraySplitOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.440125: I itex/core/utils/op_kernel.cc:684] Register the TensorArraySplitV2 of TensorArraySplitOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.440132: I itex/core/utils/op_kernel.cc:684] Register the TensorArraySplitV3 of TensorArraySplitOp<GPUDevice, Eigen::half> on the GPU backend  with device name XPU
2023-01-06 02:12:16.440139: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArraySplit of TensorArraySplitOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.440145: I itex/core/utils/op_kernel.cc:684] Register the TensorArraySplit of TensorArraySplitOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.440153: I itex/core/utils/op_kernel.cc:684] Register the TensorArraySplitV2 of TensorArraySplitOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.440160: I itex/core/utils/op_kernel.cc:684] Register the TensorArraySplitV3 of TensorArraySplitOp<GPUDevice, float> on the GPU backend  with device name XPU
2023-01-06 02:12:16.440166: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArraySplit of TensorArraySplitOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.440172: I itex/core/utils/op_kernel.cc:684] Register the TensorArraySplit of TensorArraySplitOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.440181: I itex/core/utils/op_kernel.cc:684] Register the TensorArraySplitV2 of TensorArraySplitOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.440188: I itex/core/utils/op_kernel.cc:684] Register the TensorArraySplitV3 of TensorArraySplitOp<GPUDevice, Eigen::bfloat16> on the GPU backend  with device name XPU
2023-01-06 02:12:16.440194: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArraySplit of TensorArraySplitOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.440201: I itex/core/utils/op_kernel.cc:684] Register the TensorArraySplit of TensorArraySplitOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.440207: I itex/core/utils/op_kernel.cc:684] Register the TensorArraySplitV2 of TensorArraySplitOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.440213: I itex/core/utils/op_kernel.cc:684] Register the TensorArraySplitV3 of TensorArraySplitOp<GPUDevice, std::complex<float>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.440219: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArraySplit of TensorArraySplitOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.440226: I itex/core/utils/op_kernel.cc:684] Register the TensorArraySplit of TensorArraySplitOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.440233: I itex/core/utils/op_kernel.cc:684] Register the TensorArraySplitV2 of TensorArraySplitOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.440239: I itex/core/utils/op_kernel.cc:684] Register the TensorArraySplitV3 of TensorArraySplitOp<GPUDevice, std::complex<double>> on the GPU backend  with device name XPU
2023-01-06 02:12:16.440247: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArraySize of TensorArraySizeOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.440253: I itex/core/utils/op_kernel.cc:684] Register the TensorArraySize of TensorArraySizeOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.440258: I itex/core/utils/op_kernel.cc:684] Register the TensorArraySizeV2 of TensorArraySizeOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.440263: I itex/core/utils/op_kernel.cc:684] Register the TensorArraySizeV3 of TensorArraySizeOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.440268: I itex/core/utils/op_kernel.cc:684] Register the _ITEXTensorArrayClose of TensorArrayCloseOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.440272: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayClose of TensorArrayCloseOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.440279: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayCloseV2 of TensorArrayCloseOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.440285: I itex/core/utils/op_kernel.cc:684] Register the TensorArrayCloseV3 of TensorArrayCloseOp on the GPU backend  with device name XPU
2023-01-06 02:12:16.481653: I itex/core/devices/gpu/itex_gpu_runtime.cc:129] Selected platform: Intel(R) Level-Zero
2023-01-06 02:12:16.482094: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcuda.so.1'; dlerror: libcuda.so.1: cannot open shared object file: No such file or directory; LD_LIBRARY_PATH: /home/gta_local/intel/oneapi/tbb/2021.8.0/env/../lib/intel64/gcc4.8:/home/gta_local/intel/oneapi/mkl/2023.0.0/lib/intel64:/home/gta/tool_chain/20221130/linux_prod/compiler/linux/lib:/home/gta/tool_chain/20221130/linux_prod/compiler/linux/lib/x64:/home/gta/tool_chain/20221130/linux_prod/compiler/linux/lib/oclfpga/host/linux64/lib:/home/gta/tool_chain/20221130/linux_prod/compiler/linux/compiler/lib/intel64_lin:/opt/intel/oneapi/compiler/latest/linux/lib:/opt/intel/oneapi/compiler/latest/linux/compiler/lib/intel64_lin
2023-01-06 02:12:16.482106: W tensorflow/compiler/xla/stream_executor/cuda/cuda_driver.cc:265] failed call to cuInit: UNKNOWN ERROR (303)
2023-01-06 02:12:16.482118: I tensorflow/compiler/xla/stream_executor/cuda/cuda_diagnostics.cc:156] kernel driver does not appear to be running on this host (DUT3045-ATSP): /proc/driver/nvidia/version does not exist
2023-01-06 02:12:18.161156: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  AVX2 AVX512F AVX512_VNNI FMA
To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.
2023-01-06 02:12:18.164175: I tensorflow/core/common_runtime/pluggable_device/pluggable_device_factory.cc:306] Could not identify NUMA node of platform XPU ID 0, defaulting to 0. Your kernel may not have been built with NUMA support.
2023-01-06 02:12:18.164192: I tensorflow/core/common_runtime/pluggable_device/pluggable_device_factory.cc:306] Could not identify NUMA node of platform XPU ID 1, defaulting to 0. Your kernel may not have been built with NUMA support.
2023-01-06 02:12:18.164220: I tensorflow/core/common_runtime/pluggable_device/pluggable_device_factory.cc:272] Created TensorFlow device (/job:localhost/replica:0/task:0/device:XPU:0 with 0 MB memory) -> physical PluggableDevice (device: 0, name: XPU, pci bus id: <undefined>)
2023-01-06 02:12:18.165594: I tensorflow/core/common_runtime/pluggable_device/pluggable_device_factory.cc:272] Created TensorFlow device (/job:localhost/replica:0/task:0/device:XPU:1 with 0 MB memory) -> physical PluggableDevice (device: 1, name: XPU, pci bus id: <undefined>)
2023-01-06 02:12:18.182848: I itex/core/devices/bfc_allocator.cc:26] Set memory limit to 15402319872 Bytes
2023-01-06 02:12:18.182865: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 256
2023-01-06 02:12:18.182868: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 512
2023-01-06 02:12:18.182870: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 1024
2023-01-06 02:12:18.182872: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 2048
2023-01-06 02:12:18.182874: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 4096
2023-01-06 02:12:18.182876: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 8192
2023-01-06 02:12:18.182878: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 16384
2023-01-06 02:12:18.182881: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 32768
2023-01-06 02:12:18.182883: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 65536
2023-01-06 02:12:18.182885: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 131072
2023-01-06 02:12:18.182887: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 262144
2023-01-06 02:12:18.182889: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 524288
2023-01-06 02:12:18.182891: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 1048576
2023-01-06 02:12:18.182893: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 2097152
2023-01-06 02:12:18.182895: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 4194304
2023-01-06 02:12:18.182897: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 8388608
2023-01-06 02:12:18.182899: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 16777216
2023-01-06 02:12:18.182901: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 33554432
2023-01-06 02:12:18.182903: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 67108864
2023-01-06 02:12:18.182906: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 134217728
2023-01-06 02:12:18.182908: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 268435456
2023-01-06 02:12:18.182911: I itex/core/devices/bfc_allocator.cc:26] Set memory limit to 15402319872 Bytes
2023-01-06 02:12:18.182913: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 256
2023-01-06 02:12:18.182915: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 512
2023-01-06 02:12:18.182917: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 1024
2023-01-06 02:12:18.182919: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 2048
2023-01-06 02:12:18.182921: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 4096
2023-01-06 02:12:18.182924: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 8192
2023-01-06 02:12:18.182926: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 16384
2023-01-06 02:12:18.182928: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 32768
2023-01-06 02:12:18.182930: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 65536
2023-01-06 02:12:18.182932: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 131072
2023-01-06 02:12:18.182934: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 262144
2023-01-06 02:12:18.182936: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 524288
2023-01-06 02:12:18.182938: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 1048576
2023-01-06 02:12:18.182940: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 2097152
2023-01-06 02:12:18.182942: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 4194304
2023-01-06 02:12:18.182944: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 8388608
2023-01-06 02:12:18.182948: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 16777216
2023-01-06 02:12:18.182951: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 33554432
2023-01-06 02:12:18.182954: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 67108864
2023-01-06 02:12:18.182956: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 134217728
2023-01-06 02:12:18.182958: I itex/core/devices/bfc_allocator.cc:37] Creating bin of max chunk size 268435456
2023-01-06 02:12:18.208456: I itex/core/devices/bfc_allocator.cc:302] Extending allocation by 4294967296 bytes.
2023-01-06 02:12:18.208471: I itex/core/devices/bfc_allocator.cc:305] Total allocated bytes: 4294967296
2023-01-06 02:12:18.208475: I itex/core/devices/bfc_allocator.cc:307] Allocated memory at 0xffffd556aaa00000 to 0xffffd557aaa00000
2023-01-06 02:12:18.250420: I itex/core/devices/bfc_allocator.cc:91] Requested bytes: 16384, allocated_bytes: 16384, allocator_name: itex_device_bfc, ptr: 0xffffd556aaa00000
2023-01-06 02:12:18.296224: I itex/core/devices/bfc_allocator.cc:81] Requested bytes: 4, allocated_bytes: 256, allocator_name: itex_device_bfc, ptr: 0xffffd556aaa04000
2023-01-06 02:12:18.313104: I itex/core/devices/bfc_allocator.cc:81] Requested bytes: 4, allocated_bytes: 256, allocator_name: itex_device_bfc, ptr: 0xffffd556aaa04100
2023-01-06 02:12:18.466002: I ./itex/core/utils/op_kernel.h:773] Fill,Fill,152912817
2023-01-06 02:12:18.467956: I ./itex/core/utils/op_kernel.h:773] AssignVariableOp,AssignVariableOp,9433
2023-01-06 02:12:18.468554: I itex/core/devices/bfc_allocator.cc:81] Requested bytes: 4, allocated_bytes: 256, allocator_name: itex_device_bfc, ptr: 0xffffd556aaa04200
2023-01-06 02:12:18.479846: I itex/core/devices/bfc_allocator.cc:81] Requested bytes: 4, allocated_bytes: 256, allocator_name: itex_device_bfc, ptr: 0xffffd556aaa04300
2023-01-06 02:12:18.479932: I ./itex/core/utils/op_kernel.h:773] Fill,Fill,100055
2023-01-06 02:12:18.480194: I ./itex/core/utils/op_kernel.h:773] AssignVariableOp,AssignVariableOp,3193
WARNING:tensorflow:From /home/gta/miniconda3/envs/yang-master/lib/python3.9/site-packages/tensorflow/python/autograph/pyct/static_analysis/liveness.py:83: Analyzer.lamba_check (from tensorflow.python.autograph.pyct.static_analysis.liveness) is deprecated and will be removed after 2023-09-23.
Instructions for updating:
Lambda fuctions will be no more assumed to be used in the statement where they are used, or at least in the same block. https://github.com/tensorflow/tensorflow/issues/56089
2023-01-06 02:12:18.874517: I itex/core/devices/bfc_allocator.cc:106] Deallocate 0xffffd556aaa00000
2023-01-06 02:12:18.874749: I itex/core/devices/bfc_allocator.cc:81] Requested bytes: 16384, allocated_bytes: 16384, allocator_name: itex_device_bfc, ptr: 0xffffd556aaa00000
2023-01-06 02:12:18.915822: I tensorflow/core/grappler/optimizers/custom_graph_optimizer_registry.cc:114] Plugin optimizer for device_type XPU is enabled.
2023-01-06 02:12:18.924562: I itex/core/graph/remapper/remapper.cc:4509] RemapperPass: Start to fuse nodes with LayoutOPT(ON).
2023-01-06 02:12:18.924670: I itex/core/graph/remapper/remapper.cc:4560] identity_RetVal _Retval
2023-01-06 02:12:18.924678: I itex/core/graph/remapper/remapper.cc:4560] Sqrt Sqrt
2023-01-06 02:12:18.924729: I itex/core/graph/remapper/remapper.cc:4560] Abs Abs
2023-01-06 02:12:18.924748: I itex/core/graph/remapper/remapper.cc:4560] layer_normalization/LayerNorm LayerNorm
2023-01-06 02:12:18.924762: I itex/core/graph/remapper/remapper.cc:4568] [8,512,1]
2023-01-06 02:12:18.924765: I itex/core/graph/remapper/remapper.cc:4569] [1]
2023-01-06 02:12:18.924768: I itex/core/graph/remapper/remapper.cc:4570] [1]
2023-01-06 02:12:18.924770: I itex/core/graph/remapper/remapper.cc:4571] [8,512,1]
2023-01-06 02:12:18.924772: I itex/core/graph/remapper/remapper.cc:4572] [1]
2023-01-06 02:12:18.924774: I itex/core/graph/remapper/remapper.cc:4573] [1]
2023-01-06 02:12:18.924791: I itex/core/graph/remapper/remapper.cc:4560] layer_normalization/ReadVariableOp_1 ReadVariableOp
2023-01-06 02:12:18.924795: I itex/core/graph/remapper/remapper.cc:4560] layer_normalization_readvariableop_1_resource _Arg
2023-01-06 02:12:18.924807: I itex/core/graph/remapper/remapper.cc:4560] layer_normalization/ReadVariableOp ReadVariableOp
2023-01-06 02:12:18.924811: I itex/core/graph/remapper/remapper.cc:4560] layer_normalization_readvariableop_resource _Arg
2023-01-06 02:12:18.924823: I itex/core/graph/remapper/remapper.cc:4560] x _Arg
2023-01-06 02:12:18.928285: I itex/core/graph/remapper/remapper.cc:4509] RemapperPass: Start to fuse nodes with LayoutOPT(ON).
2023-01-06 02:12:18.928368: I itex/core/graph/remapper/remapper.cc:4560] identity_RetVal _Retval
2023-01-06 02:12:18.928373: I itex/core/graph/remapper/remapper.cc:4560] Sqrt Sqrt
2023-01-06 02:12:18.928394: I itex/core/graph/remapper/remapper.cc:4560] Abs Abs
2023-01-06 02:12:18.928409: I itex/core/graph/remapper/remapper.cc:4560] layer_normalization/LayerNorm LayerNorm
2023-01-06 02:12:18.928419: I itex/core/graph/remapper/remapper.cc:4568] [8,512,1]
2023-01-06 02:12:18.928422: I itex/core/graph/remapper/remapper.cc:4569] [1]
2023-01-06 02:12:18.928424: I itex/core/graph/remapper/remapper.cc:4570] [1]
2023-01-06 02:12:18.928426: I itex/core/graph/remapper/remapper.cc:4571] [8,512,1]
2023-01-06 02:12:18.928429: I itex/core/graph/remapper/remapper.cc:4572] [1]
2023-01-06 02:12:18.928431: I itex/core/graph/remapper/remapper.cc:4573] [1]
2023-01-06 02:12:18.928445: I itex/core/graph/remapper/remapper.cc:4560] layer_normalization/ReadVariableOp_1 ReadVariableOp
2023-01-06 02:12:18.928449: I itex/core/graph/remapper/remapper.cc:4560] layer_normalization_readvariableop_1_resource _Arg
2023-01-06 02:12:18.928461: I itex/core/graph/remapper/remapper.cc:4560] layer_normalization/ReadVariableOp ReadVariableOp
2023-01-06 02:12:18.928464: I itex/core/graph/remapper/remapper.cc:4560] layer_normalization_readvariableop_resource _Arg
2023-01-06 02:12:18.928476: I itex/core/graph/remapper/remapper.cc:4560] x _Arg
2023-01-06 02:12:18.928617: I itex/core/graph/onednn_layout/onednn_layout.cc:952] OneDnnLayoutPass: Start to rewrite nodes.
2023-01-06 02:12:18.928677: I itex/core/graph/onednn_layout/onednn_layout.cc:972] OneDnnLayoutPass: Scheduled node layer_normalization/LayerNorm with OP LayerNorm for rewrite using layout optimization.
2023-01-06 02:12:18.928737: I itex/core/graph/onednn_layout/onednn_layout.cc:977] OneDnnLayoutPass: rewrote node layer_normalization/LayerNorm with op LayerNorm for OneDNN layout optimization.
2023-01-06 02:12:18.929172: I itex/core/graph/native_layout/native_layout.cc:428] NativeLayoutPass: Start to rewrite nodes.
2023-01-06 02:12:18.929294: I itex/core/graph/memory_opt_pass/memory_opt_pass.cc:344] MemoryOptPass: Start to rewrite nodes.
2023-01-06 02:12:18.929316: I itex/core/graph/xpu_optimizer.cc:141] Time for graph optimize costs 0.0117777 sec

2023-01-06 02:12:18.937210: I itex/core/graph/remapper/remapper.cc:4509] RemapperPass: Start to fuse nodes with LayoutOPT(ON).
2023-01-06 02:12:18.937329: I itex/core/graph/remapper/remapper.cc:4560] identity_RetVal _Retval
2023-01-06 02:12:18.937337: I itex/core/graph/remapper/remapper.cc:4560] Sqrt Sqrt
2023-01-06 02:12:18.937365: I itex/core/graph/remapper/remapper.cc:4560] Abs Abs
2023-01-06 02:12:18.937383: I itex/core/graph/remapper/remapper.cc:4560] OneDnn2Tf_0 _OneDnnToTf
2023-01-06 02:12:18.937399: I itex/core/graph/remapper/remapper.cc:4560] layer_normalization/LayerNorm _OneDnnLayerNorm
2023-01-06 02:12:18.937413: I itex/core/graph/remapper/remapper.cc:4560] layer_normalization/ReadVariableOp_1_DMT_2 Const
2023-01-06 02:12:18.937427: I itex/core/graph/remapper/remapper.cc:4560] layer_normalization/ReadVariableOp_1 ReadVariableOp
2023-01-06 02:12:18.937430: I itex/core/graph/remapper/remapper.cc:4560] layer_normalization_readvariableop_1_resource _Arg
2023-01-06 02:12:18.937443: I itex/core/graph/remapper/remapper.cc:4560] layer_normalization/ReadVariableOp_DMT_1 Const
2023-01-06 02:12:18.937455: I itex/core/graph/remapper/remapper.cc:4560] layer_normalization/ReadVariableOp ReadVariableOp
2023-01-06 02:12:18.937458: I itex/core/graph/remapper/remapper.cc:4560] layer_normalization_readvariableop_resource _Arg
2023-01-06 02:12:18.937470: I itex/core/graph/remapper/remapper.cc:4560] x_DMT_0 Const
2023-01-06 02:12:18.937482: I itex/core/graph/remapper/remapper.cc:4560] x _Arg
2023-01-06 02:12:18.940921: I itex/core/graph/remapper/remapper.cc:4509] RemapperPass: Start to fuse nodes with LayoutOPT(ON).
2023-01-06 02:12:18.941032: I itex/core/graph/remapper/remapper.cc:4560] identity_RetVal _Retval
2023-01-06 02:12:18.941037: I itex/core/graph/remapper/remapper.cc:4560] Sqrt Sqrt
2023-01-06 02:12:18.941058: I itex/core/graph/remapper/remapper.cc:4560] Abs Abs
2023-01-06 02:12:18.941073: I itex/core/graph/remapper/remapper.cc:4560] OneDnn2Tf_0 _OneDnnToTf
2023-01-06 02:12:18.941086: I itex/core/graph/remapper/remapper.cc:4560] layer_normalization/LayerNorm _OneDnnLayerNorm
2023-01-06 02:12:18.941100: I itex/core/graph/remapper/remapper.cc:4560] layer_normalization/ReadVariableOp_1_DMT_2 Const
2023-01-06 02:12:18.941112: I itex/core/graph/remapper/remapper.cc:4560] layer_normalization/ReadVariableOp_1 ReadVariableOp
2023-01-06 02:12:18.941115: I itex/core/graph/remapper/remapper.cc:4560] layer_normalization_readvariableop_1_resource _Arg
2023-01-06 02:12:18.941127: I itex/core/graph/remapper/remapper.cc:4560] layer_normalization/ReadVariableOp_DMT_1 Const
2023-01-06 02:12:18.941138: I itex/core/graph/remapper/remapper.cc:4560] layer_normalization/ReadVariableOp ReadVariableOp
2023-01-06 02:12:18.941142: I itex/core/graph/remapper/remapper.cc:4560] layer_normalization_readvariableop_resource _Arg
2023-01-06 02:12:18.941153: I itex/core/graph/remapper/remapper.cc:4560] x_DMT_0 Const
2023-01-06 02:12:18.941165: I itex/core/graph/remapper/remapper.cc:4560] x _Arg
2023-01-06 02:12:18.941328: I itex/core/graph/onednn_layout/onednn_layout.cc:952] OneDnnLayoutPass: Start to rewrite nodes.
2023-01-06 02:12:18.941750: I itex/core/graph/native_layout/native_layout.cc:428] NativeLayoutPass: Start to rewrite nodes.
2023-01-06 02:12:18.941861: I itex/core/graph/memory_opt_pass/memory_opt_pass.cc:344] MemoryOptPass: Start to rewrite nodes.
2023-01-06 02:12:18.941880: I itex/core/graph/xpu_optimizer.cc:141] Time for graph optimize costs 0.0115667 sec

2023-01-06 02:12:19.829174: I itex/core/devices/bfc_allocator.cc:81] Requested bytes: 16384, allocated_bytes: 16384, allocator_name: itex_device_bfc, ptr: 0xffffd556aaa04400
2023-01-06 02:12:19.829210: I itex/core/devices/bfc_allocator.cc:81] Requested bytes: 16384, allocated_bytes: 16384, allocator_name: itex_device_bfc, ptr: 0xffffd556aaa08400
2023-01-06 02:12:19.829216: I itex/core/devices/bfc_allocator.cc:81] Requested bytes: 16384, allocated_bytes: 16384, allocator_name: itex_device_bfc, ptr: 0xffffd556aaa0c400
2023-01-06 02:12:19.829385: I ./itex/core/utils/op_kernel.h:773] _OneDnnLayerNorm,layer_normalization/LayerNorm,885047384
2023-01-06 02:12:19.829401: I itex/core/devices/bfc_allocator.cc:106] Deallocate 0xffffd556aaa08400
2023-01-06 02:12:19.829406: I itex/core/devices/bfc_allocator.cc:106] Deallocate 0xffffd556aaa0c400
2023-01-06 02:12:19.829409: I itex/core/devices/bfc_allocator.cc:337] Merging c->next 0xffffd556aaa10400 with c 0xffffd556aaa0c400
2023-01-06 02:12:19.829412: I itex/core/devices/bfc_allocator.cc:345] Merging c 0xffffd556aaa0c400 into c->prev 0xffffd556aaa08400
2023-01-06 02:12:19.829435: I ./itex/core/utils/op_kernel.h:773] _OneDnnToTf,OneDnn2Tf_0,13211
2023-01-06 02:12:19.829445: I itex/core/devices/bfc_allocator.cc:81] Requested bytes: 16384, allocated_bytes: 16384, allocator_name: itex_device_bfc, ptr: 0xffffd556aaa08400
2023-01-06 02:12:19.958441: I ./itex/core/utils/op_kernel.h:773] Abs,Abs,128992525
2023-01-06 02:12:19.958480: I itex/core/devices/bfc_allocator.cc:106] Deallocate 0xffffd556aaa04400
2023-01-06 02:12:19.958513: I itex/core/devices/bfc_allocator.cc:81] Requested bytes: 16384, allocated_bytes: 16384, allocator_name: itex_device_bfc, ptr: 0xffffd556aaa04400
2023-01-06 02:12:20.136022: I ./itex/core/utils/op_kernel.h:773] Sqrt,Sqrt,177518759
2023-01-06 02:12:20.136062: I itex/core/devices/bfc_allocator.cc:106] Deallocate 0xffffd556aaa08400
2023-01-06 02:12:20.136067: I itex/core/devices/bfc_allocator.cc:337] Merging c->next 0xffffd556aaa0c400 with c 0xffffd556aaa08400
2023-01-06 02:12:20.136318: I itex/core/devices/bfc_allocator.cc:106] Deallocate 0xffffd556aaa00000
2023-01-06 02:12:20.136403: I itex/core/devices/bfc_allocator.cc:106] Deallocate 0xffffd556aaa04400
2023-01-06 02:12:20.136409: I itex/core/devices/bfc_allocator.cc:337] Merging c->next 0xffffd556aaa08400 with c 0xffffd556aaa04400
(1,)
(1,)
(1,)
(1,)
2023-01-06 02:12:20.331444: I itex/core/devices/bfc_allocator.cc:106] Deallocate 0xffffd556aaa04100
2023-01-06 02:12:20.331499: I itex/core/devices/bfc_allocator.cc:106] Deallocate 0xffffd556aaa04300
2023-01-06 02:12:20.331503: I itex/core/devices/bfc_allocator.cc:337] Merging c->next 0xffffd556aaa04400 with c 0xffffd556aaa04300
