# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Zybo_Imp.gen/sources_1/bd/Imp/ipshared/ec67/hdl" --include "../../../../Zybo_Imp.gen/sources_1/bd/Imp/ipshared/5765/hdl" --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../Zybo_Imp.ip_user_files/bd/Imp/ip/Imp_processing_system7_0_0/sim/Imp_processing_system7_0_0.v" \
"../../../../Zybo_Imp.ip_user_files/bd/Imp/ip/Imp_xbar_1/sim/Imp_xbar_1.v" \
"../../../../Zybo_Imp.ip_user_files/bd/Imp/ip/Imp_auto_pc_0/sim/Imp_auto_pc_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
