Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Mar 15 17:14:55 2024
| Host         : eddard.hfe.rwth-aachen.de running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-14  Critical Warning  LUT on the clock tree                           2           
TIMING-17  Critical Warning  Non-clocked sequential cell                     12          
TIMING-16  Warning           Large setup violation                           1000        
TIMING-18  Warning           Missing input or output delay                   202         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (1)
6. checking no_output_delay (129)
7. checking multiple_clock (590)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: adjustable_clock/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (129)
---------------------------------
 There are 129 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (590)
--------------------------------
 There are 590 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -44.112   -23015.727                   1676                 1676        0.008        0.000                      0                 1676        2.100        0.000                       0                   597  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
SYSCLK_P                       {0.000 2.500}        5.000           200.000         
USER_CLOCK                     {0.000 5.000}        10.000          100.000         
  CLK_OUT1_system_clk_creator  {0.000 2.500}        5.000           200.000         
  clkfbout_system_clk_creator  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYSCLK_P                           -38.060   -12834.847                   1661                 1661        3.381        0.000                      0                 1661        2.100        0.000                       0                   591  
USER_CLOCK                                                                                                                                                                       3.000        0.000                       0                     1  
  CLK_OUT1_system_clk_creator      -38.092   -12866.122                   1661                 1661        3.398        0.000                      0                 1661        2.100        0.000                       0                   593  
  clkfbout_system_clk_creator                                                                                                                                                    8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_OUT1_system_clk_creator  SYSCLK_P                         -32.712    -4674.461                   1088                 1661        0.008        0.000                      0                 1661  
SYSCLK_P                     CLK_OUT1_system_clk_creator      -44.112   -22844.789                   1661                 1661        5.984        0.000                      0                 1661  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            CLK_OUT1_system_clk_creator  CLK_OUT1_system_clk_creator       -5.578      -80.641                     15                   15        5.417        0.000                      0                   15  
**async_default**            SYSCLK_P                     CLK_OUT1_system_clk_creator      -11.598     -170.938                     15                   15        7.709        0.000                      0                   15  
**async_default**            CLK_OUT1_system_clk_creator  SYSCLK_P                          -0.199       -1.130                      7                   15        2.309        0.000                      0                   15  
**async_default**            SYSCLK_P                     SYSCLK_P                          -5.546      -80.160                     15                   15        5.417        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       CLK_OUT1_system_clk_creator                               
(none)                       SYSCLK_P                                                  
(none)                       clkfbout_system_clk_creator                               
(none)                                                    CLK_OUT1_system_clk_creator  
(none)                                                    SYSCLK_P                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :         1661  Failing Endpoints,  Worst Slack      -38.060ns,  Total Violation   -12834.847ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.381ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.060ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362     5.570    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259     5.829 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     8.138    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737    10.875 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616    13.490    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043    13.533 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000    13.533    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.779 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654    14.433    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043    14.476 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000    14.476    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    14.735 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    14.735    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.788 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.788    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.841 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.841    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.894 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.894    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.947 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.947    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.086 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464    15.551    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131    15.682 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    15.682    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.938 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.938    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.992 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007    15.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.053 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.053    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.107 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    16.107    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.161 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    16.161    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.215 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.215    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.348 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    16.928    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.300 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.300    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.353 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    17.353    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.406 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    17.406    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.459 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    17.459    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.512 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    17.512    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.565 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.565    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.704 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    18.050    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    18.435 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    18.435    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.489 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    18.489    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.543 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.543    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.597 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.597    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    18.762 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    19.643    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    19.768 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    19.768    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.963 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    19.963    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.016 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.016    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.155 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    20.537    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    20.668 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    20.668    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.924 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    20.924    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.978 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    20.978    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.032 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.086 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    21.086    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.140 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    21.140    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    21.252 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    22.152    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    22.279 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    22.279    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    22.472 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.472    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.611 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    23.040    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    23.171 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    23.171    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.427 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.535 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    23.535    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.589 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    23.589    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.643 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.643    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.776 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    24.133    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    24.261 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    24.261    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.528 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    24.528    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.581 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    24.581    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.634 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    24.634    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.687 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    24.687    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.740 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.740    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.793 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.793    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.932 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    25.406    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    25.537 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    25.537    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.793 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    25.793    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.847 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    25.847    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.901 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    25.901    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.955 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.955    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.009 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    26.009    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.174 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    27.119    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    27.244 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    27.244    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.427 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.427    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.560 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    27.940    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    28.068 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.335 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.388 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    28.388    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.441 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    28.441    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    28.590 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    29.364    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    29.484 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    29.484    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.730 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.730    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    29.842 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    30.602    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    30.729 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    30.729    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    30.922 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.922    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.061 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    31.557    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    31.688 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    31.688    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.944 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.944    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.998 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    31.998    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.052 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    32.052    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.106 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    32.106    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.160 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    32.160    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    32.325 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    33.084    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    33.209 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    33.209    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    33.404 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    33.404    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.543 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    34.069    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    34.200 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    34.200    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.456 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    34.456    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.510 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    34.510    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.564 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    34.564    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.618 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    34.618    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.672 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.672    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.837 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    35.623    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    35.902 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    35.902    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    36.041 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    36.476    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    36.607 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    36.607    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.863 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    36.863    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.917 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    36.917    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.971 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    36.971    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.025 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    37.025    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.079 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    37.079    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.133 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    37.133    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.266 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    37.736    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    37.864 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    37.864    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.120 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    38.120    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.174 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.174    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.228 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    38.228    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.282 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    38.282    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.336 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    38.336    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    38.469 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    39.002    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    39.130 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    39.130    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.397 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    39.404    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.457 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    39.457    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.510 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    39.510    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.563 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    39.563    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.616 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.616    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.669 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.669    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    39.808 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    40.265    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    40.396 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    40.396    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.652 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    40.652    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.706 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    40.706    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.760 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    40.760    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.814 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    40.814    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.868 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    40.868    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.922 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    40.922    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    41.055 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    41.524    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    41.906 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    41.906    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    41.960 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    41.960    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.014 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    42.014    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.068 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.068    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.122 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    42.122    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.176 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.176    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    42.309 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    42.822    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    42.950 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    42.950    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    43.209 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    43.209    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.262 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    43.262    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.315 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    43.315    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.368 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    43.368    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.421 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.421    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.474 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    44.186    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    44.473 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    44.473    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.526 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.526    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.579 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.579    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.632 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.685 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.685    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.738 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.738    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    44.877 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    45.477    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    45.608 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    45.608    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.864 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    48.327    adjustable_clock/clear
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     9.926    adjustable_clock/clk_BUFG
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[12]/C
                         clock pessimism              0.629    10.555    
                         clock uncertainty           -0.035    10.520    
    SLICE_X173Y295       FDRE (Setup_fdre_C_R)       -0.253    10.267    adjustable_clock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         10.267    
                         arrival time                         -48.327    
  -------------------------------------------------------------------
                         slack                                -38.060    

Slack (VIOLATED) :        -38.060ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362     5.570    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259     5.829 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     8.138    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737    10.875 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616    13.490    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043    13.533 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000    13.533    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.779 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654    14.433    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043    14.476 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000    14.476    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    14.735 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    14.735    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.788 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.788    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.841 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.841    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.894 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.894    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.947 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.947    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.086 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464    15.551    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131    15.682 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    15.682    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.938 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.938    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.992 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007    15.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.053 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.053    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.107 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    16.107    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.161 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    16.161    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.215 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.215    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.348 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    16.928    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.300 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.300    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.353 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    17.353    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.406 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    17.406    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.459 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    17.459    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.512 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    17.512    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.565 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.565    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.704 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    18.050    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    18.435 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    18.435    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.489 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    18.489    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.543 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.543    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.597 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.597    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    18.762 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    19.643    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    19.768 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    19.768    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.963 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    19.963    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.016 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.016    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.155 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    20.537    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    20.668 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    20.668    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.924 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    20.924    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.978 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    20.978    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.032 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.086 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    21.086    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.140 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    21.140    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    21.252 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    22.152    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    22.279 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    22.279    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    22.472 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.472    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.611 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    23.040    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    23.171 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    23.171    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.427 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.535 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    23.535    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.589 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    23.589    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.643 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.643    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.776 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    24.133    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    24.261 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    24.261    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.528 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    24.528    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.581 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    24.581    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.634 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    24.634    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.687 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    24.687    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.740 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.740    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.793 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.793    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.932 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    25.406    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    25.537 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    25.537    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.793 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    25.793    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.847 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    25.847    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.901 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    25.901    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.955 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.955    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.009 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    26.009    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.174 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    27.119    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    27.244 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    27.244    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.427 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.427    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.560 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    27.940    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    28.068 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.335 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.388 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    28.388    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.441 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    28.441    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    28.590 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    29.364    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    29.484 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    29.484    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.730 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.730    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    29.842 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    30.602    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    30.729 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    30.729    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    30.922 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.922    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.061 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    31.557    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    31.688 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    31.688    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.944 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.944    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.998 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    31.998    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.052 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    32.052    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.106 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    32.106    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.160 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    32.160    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    32.325 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    33.084    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    33.209 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    33.209    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    33.404 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    33.404    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.543 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    34.069    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    34.200 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    34.200    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.456 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    34.456    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.510 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    34.510    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.564 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    34.564    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.618 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    34.618    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.672 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.672    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.837 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    35.623    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    35.902 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    35.902    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    36.041 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    36.476    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    36.607 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    36.607    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.863 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    36.863    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.917 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    36.917    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.971 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    36.971    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.025 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    37.025    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.079 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    37.079    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.133 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    37.133    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.266 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    37.736    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    37.864 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    37.864    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.120 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    38.120    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.174 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.174    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.228 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    38.228    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.282 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    38.282    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.336 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    38.336    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    38.469 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    39.002    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    39.130 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    39.130    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.397 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    39.404    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.457 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    39.457    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.510 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    39.510    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.563 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    39.563    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.616 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.616    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.669 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.669    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    39.808 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    40.265    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    40.396 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    40.396    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.652 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    40.652    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.706 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    40.706    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.760 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    40.760    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.814 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    40.814    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.868 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    40.868    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.922 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    40.922    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    41.055 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    41.524    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    41.906 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    41.906    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    41.960 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    41.960    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.014 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    42.014    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.068 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.068    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.122 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    42.122    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.176 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.176    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    42.309 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    42.822    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    42.950 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    42.950    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    43.209 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    43.209    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.262 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    43.262    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.315 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    43.315    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.368 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    43.368    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.421 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.421    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.474 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    44.186    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    44.473 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    44.473    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.526 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.526    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.579 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.579    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.632 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.685 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.685    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.738 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.738    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    44.877 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    45.477    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    45.608 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    45.608    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.864 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    48.327    adjustable_clock/clear
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     9.926    adjustable_clock/clk_BUFG
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[13]/C
                         clock pessimism              0.629    10.555    
                         clock uncertainty           -0.035    10.520    
    SLICE_X173Y295       FDRE (Setup_fdre_C_R)       -0.253    10.267    adjustable_clock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         10.267    
                         arrival time                         -48.327    
  -------------------------------------------------------------------
                         slack                                -38.060    

Slack (VIOLATED) :        -38.060ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362     5.570    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259     5.829 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     8.138    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737    10.875 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616    13.490    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043    13.533 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000    13.533    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.779 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654    14.433    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043    14.476 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000    14.476    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    14.735 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    14.735    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.788 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.788    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.841 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.841    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.894 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.894    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.947 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.947    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.086 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464    15.551    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131    15.682 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    15.682    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.938 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.938    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.992 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007    15.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.053 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.053    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.107 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    16.107    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.161 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    16.161    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.215 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.215    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.348 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    16.928    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.300 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.300    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.353 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    17.353    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.406 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    17.406    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.459 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    17.459    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.512 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    17.512    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.565 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.565    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.704 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    18.050    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    18.435 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    18.435    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.489 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    18.489    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.543 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.543    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.597 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.597    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    18.762 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    19.643    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    19.768 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    19.768    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.963 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    19.963    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.016 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.016    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.155 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    20.537    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    20.668 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    20.668    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.924 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    20.924    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.978 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    20.978    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.032 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.086 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    21.086    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.140 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    21.140    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    21.252 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    22.152    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    22.279 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    22.279    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    22.472 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.472    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.611 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    23.040    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    23.171 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    23.171    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.427 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.535 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    23.535    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.589 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    23.589    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.643 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.643    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.776 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    24.133    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    24.261 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    24.261    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.528 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    24.528    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.581 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    24.581    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.634 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    24.634    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.687 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    24.687    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.740 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.740    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.793 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.793    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.932 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    25.406    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    25.537 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    25.537    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.793 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    25.793    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.847 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    25.847    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.901 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    25.901    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.955 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.955    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.009 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    26.009    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.174 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    27.119    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    27.244 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    27.244    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.427 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.427    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.560 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    27.940    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    28.068 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.335 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.388 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    28.388    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.441 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    28.441    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    28.590 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    29.364    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    29.484 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    29.484    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.730 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.730    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    29.842 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    30.602    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    30.729 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    30.729    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    30.922 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.922    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.061 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    31.557    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    31.688 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    31.688    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.944 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.944    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.998 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    31.998    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.052 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    32.052    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.106 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    32.106    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.160 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    32.160    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    32.325 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    33.084    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    33.209 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    33.209    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    33.404 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    33.404    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.543 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    34.069    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    34.200 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    34.200    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.456 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    34.456    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.510 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    34.510    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.564 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    34.564    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.618 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    34.618    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.672 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.672    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.837 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    35.623    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    35.902 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    35.902    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    36.041 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    36.476    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    36.607 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    36.607    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.863 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    36.863    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.917 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    36.917    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.971 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    36.971    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.025 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    37.025    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.079 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    37.079    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.133 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    37.133    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.266 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    37.736    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    37.864 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    37.864    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.120 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    38.120    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.174 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.174    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.228 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    38.228    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.282 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    38.282    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.336 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    38.336    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    38.469 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    39.002    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    39.130 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    39.130    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.397 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    39.404    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.457 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    39.457    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.510 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    39.510    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.563 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    39.563    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.616 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.616    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.669 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.669    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    39.808 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    40.265    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    40.396 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    40.396    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.652 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    40.652    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.706 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    40.706    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.760 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    40.760    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.814 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    40.814    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.868 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    40.868    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.922 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    40.922    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    41.055 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    41.524    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    41.906 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    41.906    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    41.960 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    41.960    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.014 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    42.014    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.068 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.068    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.122 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    42.122    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.176 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.176    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    42.309 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    42.822    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    42.950 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    42.950    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    43.209 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    43.209    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.262 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    43.262    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.315 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    43.315    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.368 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    43.368    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.421 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.421    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.474 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    44.186    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    44.473 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    44.473    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.526 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.526    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.579 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.579    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.632 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.685 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.685    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.738 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.738    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    44.877 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    45.477    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    45.608 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    45.608    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.864 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    48.327    adjustable_clock/clear
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     9.926    adjustable_clock/clk_BUFG
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[14]/C
                         clock pessimism              0.629    10.555    
                         clock uncertainty           -0.035    10.520    
    SLICE_X173Y295       FDRE (Setup_fdre_C_R)       -0.253    10.267    adjustable_clock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         10.267    
                         arrival time                         -48.327    
  -------------------------------------------------------------------
                         slack                                -38.060    

Slack (VIOLATED) :        -38.060ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362     5.570    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259     5.829 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     8.138    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737    10.875 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616    13.490    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043    13.533 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000    13.533    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.779 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654    14.433    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043    14.476 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000    14.476    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    14.735 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    14.735    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.788 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.788    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.841 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.841    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.894 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.894    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.947 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.947    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.086 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464    15.551    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131    15.682 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    15.682    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.938 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.938    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.992 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007    15.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.053 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.053    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.107 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    16.107    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.161 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    16.161    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.215 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.215    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.348 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    16.928    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.300 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.300    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.353 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    17.353    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.406 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    17.406    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.459 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    17.459    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.512 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    17.512    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.565 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.565    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.704 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    18.050    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    18.435 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    18.435    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.489 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    18.489    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.543 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.543    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.597 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.597    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    18.762 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    19.643    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    19.768 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    19.768    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.963 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    19.963    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.016 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.016    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.155 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    20.537    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    20.668 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    20.668    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.924 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    20.924    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.978 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    20.978    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.032 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.086 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    21.086    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.140 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    21.140    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    21.252 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    22.152    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    22.279 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    22.279    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    22.472 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.472    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.611 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    23.040    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    23.171 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    23.171    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.427 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.535 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    23.535    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.589 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    23.589    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.643 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.643    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.776 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    24.133    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    24.261 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    24.261    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.528 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    24.528    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.581 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    24.581    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.634 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    24.634    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.687 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    24.687    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.740 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.740    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.793 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.793    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.932 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    25.406    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    25.537 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    25.537    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.793 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    25.793    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.847 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    25.847    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.901 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    25.901    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.955 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.955    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.009 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    26.009    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.174 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    27.119    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    27.244 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    27.244    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.427 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.427    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.560 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    27.940    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    28.068 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.335 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.388 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    28.388    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.441 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    28.441    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    28.590 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    29.364    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    29.484 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    29.484    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.730 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.730    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    29.842 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    30.602    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    30.729 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    30.729    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    30.922 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.922    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.061 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    31.557    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    31.688 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    31.688    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.944 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.944    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.998 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    31.998    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.052 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    32.052    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.106 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    32.106    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.160 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    32.160    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    32.325 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    33.084    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    33.209 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    33.209    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    33.404 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    33.404    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.543 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    34.069    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    34.200 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    34.200    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.456 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    34.456    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.510 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    34.510    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.564 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    34.564    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.618 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    34.618    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.672 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.672    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.837 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    35.623    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    35.902 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    35.902    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    36.041 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    36.476    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    36.607 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    36.607    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.863 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    36.863    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.917 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    36.917    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.971 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    36.971    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.025 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    37.025    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.079 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    37.079    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.133 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    37.133    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.266 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    37.736    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    37.864 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    37.864    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.120 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    38.120    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.174 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.174    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.228 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    38.228    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.282 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    38.282    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.336 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    38.336    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    38.469 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    39.002    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    39.130 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    39.130    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.397 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    39.404    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.457 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    39.457    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.510 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    39.510    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.563 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    39.563    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.616 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.616    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.669 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.669    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    39.808 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    40.265    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    40.396 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    40.396    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.652 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    40.652    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.706 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    40.706    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.760 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    40.760    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.814 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    40.814    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.868 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    40.868    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.922 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    40.922    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    41.055 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    41.524    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    41.906 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    41.906    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    41.960 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    41.960    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.014 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    42.014    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.068 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.068    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.122 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    42.122    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.176 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.176    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    42.309 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    42.822    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    42.950 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    42.950    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    43.209 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    43.209    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.262 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    43.262    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.315 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    43.315    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.368 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    43.368    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.421 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.421    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.474 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    44.186    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    44.473 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    44.473    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.526 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.526    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.579 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.579    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.632 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.685 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.685    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.738 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.738    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    44.877 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    45.477    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    45.608 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    45.608    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.864 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    48.327    adjustable_clock/clear
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     9.926    adjustable_clock/clk_BUFG
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[15]/C
                         clock pessimism              0.629    10.555    
                         clock uncertainty           -0.035    10.520    
    SLICE_X173Y295       FDRE (Setup_fdre_C_R)       -0.253    10.267    adjustable_clock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         10.267    
                         arrival time                         -48.327    
  -------------------------------------------------------------------
                         slack                                -38.060    

Slack (VIOLATED) :        -38.035ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362     5.570    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259     5.829 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     8.138    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737    10.875 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616    13.490    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043    13.533 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000    13.533    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.779 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654    14.433    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043    14.476 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000    14.476    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    14.735 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    14.735    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.788 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.788    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.841 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.841    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.894 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.894    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.947 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.947    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.086 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464    15.551    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131    15.682 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    15.682    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.938 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.938    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.992 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007    15.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.053 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.053    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.107 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    16.107    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.161 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    16.161    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.215 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.215    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.348 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    16.928    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.300 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.300    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.353 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    17.353    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.406 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    17.406    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.459 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    17.459    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.512 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    17.512    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.565 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.565    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.704 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    18.050    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    18.435 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    18.435    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.489 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    18.489    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.543 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.543    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.597 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.597    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    18.762 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    19.643    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    19.768 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    19.768    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.963 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    19.963    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.016 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.016    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.155 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    20.537    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    20.668 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    20.668    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.924 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    20.924    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.978 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    20.978    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.032 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.086 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    21.086    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.140 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    21.140    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    21.252 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    22.152    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    22.279 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    22.279    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    22.472 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.472    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.611 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    23.040    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    23.171 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    23.171    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.427 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.535 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    23.535    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.589 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    23.589    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.643 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.643    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.776 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    24.133    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    24.261 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    24.261    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.528 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    24.528    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.581 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    24.581    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.634 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    24.634    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.687 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    24.687    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.740 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.740    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.793 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.793    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.932 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    25.406    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    25.537 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    25.537    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.793 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    25.793    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.847 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    25.847    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.901 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    25.901    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.955 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.955    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.009 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    26.009    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.174 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    27.119    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    27.244 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    27.244    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.427 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.427    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.560 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    27.940    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    28.068 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.335 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.388 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    28.388    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.441 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    28.441    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    28.590 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    29.364    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    29.484 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    29.484    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.730 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.730    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    29.842 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    30.602    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    30.729 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    30.729    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    30.922 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.922    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.061 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    31.557    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    31.688 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    31.688    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.944 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.944    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.998 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    31.998    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.052 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    32.052    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.106 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    32.106    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.160 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    32.160    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    32.325 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    33.084    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    33.209 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    33.209    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    33.404 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    33.404    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.543 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    34.069    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    34.200 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    34.200    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.456 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    34.456    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.510 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    34.510    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.564 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    34.564    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.618 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    34.618    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.672 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.672    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.837 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    35.623    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    35.902 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    35.902    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    36.041 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    36.476    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    36.607 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    36.607    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.863 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    36.863    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.917 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    36.917    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.971 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    36.971    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.025 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    37.025    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.079 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    37.079    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.133 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    37.133    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.266 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    37.736    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    37.864 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    37.864    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.120 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    38.120    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.174 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.174    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.228 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    38.228    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.282 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    38.282    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.336 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    38.336    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    38.469 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    39.002    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    39.130 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    39.130    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.397 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    39.404    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.457 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    39.457    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.510 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    39.510    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.563 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    39.563    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.616 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.616    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.669 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.669    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    39.808 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    40.265    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    40.396 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    40.396    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.652 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    40.652    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.706 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    40.706    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.760 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    40.760    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.814 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    40.814    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.868 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    40.868    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.922 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    40.922    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    41.055 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    41.524    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    41.906 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    41.906    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    41.960 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    41.960    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.014 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    42.014    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.068 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.068    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.122 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    42.122    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.176 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.176    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    42.309 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    42.822    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    42.950 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    42.950    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    43.209 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    43.209    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.262 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    43.262    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.315 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    43.315    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.368 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    43.368    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.421 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.421    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.474 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    44.186    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    44.473 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    44.473    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.526 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.526    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.579 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.579    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.632 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.685 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.685    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.738 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.738    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    44.877 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    45.477    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    45.608 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    45.608    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.864 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    48.327    adjustable_clock/clear
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     9.926    adjustable_clock/clk_BUFG
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[10]/C
                         clock pessimism              0.629    10.555    
                         clock uncertainty           -0.035    10.520    
    SLICE_X172Y295       FDRE (Setup_fdre_C_R)       -0.228    10.292    adjustable_clock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                         -48.327    
  -------------------------------------------------------------------
                         slack                                -38.035    

Slack (VIOLATED) :        -38.035ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362     5.570    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259     5.829 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     8.138    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737    10.875 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616    13.490    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043    13.533 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000    13.533    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.779 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654    14.433    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043    14.476 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000    14.476    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    14.735 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    14.735    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.788 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.788    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.841 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.841    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.894 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.894    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.947 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.947    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.086 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464    15.551    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131    15.682 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    15.682    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.938 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.938    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.992 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007    15.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.053 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.053    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.107 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    16.107    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.161 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    16.161    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.215 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.215    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.348 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    16.928    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.300 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.300    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.353 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    17.353    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.406 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    17.406    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.459 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    17.459    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.512 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    17.512    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.565 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.565    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.704 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    18.050    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    18.435 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    18.435    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.489 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    18.489    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.543 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.543    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.597 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.597    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    18.762 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    19.643    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    19.768 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    19.768    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.963 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    19.963    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.016 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.016    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.155 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    20.537    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    20.668 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    20.668    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.924 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    20.924    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.978 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    20.978    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.032 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.086 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    21.086    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.140 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    21.140    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    21.252 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    22.152    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    22.279 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    22.279    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    22.472 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.472    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.611 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    23.040    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    23.171 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    23.171    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.427 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.535 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    23.535    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.589 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    23.589    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.643 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.643    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.776 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    24.133    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    24.261 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    24.261    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.528 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    24.528    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.581 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    24.581    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.634 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    24.634    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.687 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    24.687    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.740 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.740    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.793 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.793    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.932 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    25.406    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    25.537 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    25.537    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.793 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    25.793    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.847 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    25.847    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.901 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    25.901    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.955 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.955    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.009 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    26.009    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.174 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    27.119    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    27.244 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    27.244    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.427 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.427    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.560 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    27.940    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    28.068 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.335 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.388 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    28.388    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.441 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    28.441    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    28.590 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    29.364    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    29.484 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    29.484    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.730 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.730    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    29.842 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    30.602    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    30.729 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    30.729    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    30.922 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.922    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.061 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    31.557    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    31.688 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    31.688    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.944 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.944    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.998 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    31.998    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.052 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    32.052    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.106 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    32.106    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.160 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    32.160    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    32.325 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    33.084    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    33.209 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    33.209    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    33.404 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    33.404    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.543 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    34.069    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    34.200 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    34.200    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.456 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    34.456    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.510 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    34.510    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.564 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    34.564    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.618 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    34.618    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.672 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.672    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.837 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    35.623    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    35.902 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    35.902    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    36.041 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    36.476    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    36.607 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    36.607    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.863 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    36.863    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.917 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    36.917    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.971 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    36.971    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.025 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    37.025    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.079 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    37.079    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.133 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    37.133    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.266 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    37.736    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    37.864 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    37.864    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.120 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    38.120    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.174 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.174    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.228 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    38.228    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.282 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    38.282    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.336 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    38.336    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    38.469 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    39.002    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    39.130 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    39.130    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.397 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    39.404    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.457 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    39.457    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.510 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    39.510    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.563 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    39.563    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.616 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.616    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.669 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.669    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    39.808 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    40.265    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    40.396 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    40.396    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.652 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    40.652    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.706 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    40.706    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.760 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    40.760    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.814 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    40.814    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.868 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    40.868    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.922 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    40.922    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    41.055 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    41.524    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    41.906 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    41.906    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    41.960 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    41.960    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.014 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    42.014    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.068 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.068    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.122 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    42.122    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.176 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.176    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    42.309 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    42.822    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    42.950 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    42.950    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    43.209 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    43.209    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.262 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    43.262    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.315 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    43.315    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.368 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    43.368    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.421 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.421    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.474 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    44.186    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    44.473 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    44.473    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.526 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.526    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.579 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.579    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.632 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.685 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.685    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.738 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.738    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    44.877 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    45.477    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    45.608 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    45.608    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.864 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    48.327    adjustable_clock/clear
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     9.926    adjustable_clock/clk_BUFG
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[11]/C
                         clock pessimism              0.629    10.555    
                         clock uncertainty           -0.035    10.520    
    SLICE_X172Y295       FDRE (Setup_fdre_C_R)       -0.228    10.292    adjustable_clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                         -48.327    
  -------------------------------------------------------------------
                         slack                                -38.035    

Slack (VIOLATED) :        -38.035ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362     5.570    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259     5.829 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     8.138    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737    10.875 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616    13.490    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043    13.533 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000    13.533    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.779 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654    14.433    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043    14.476 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000    14.476    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    14.735 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    14.735    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.788 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.788    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.841 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.841    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.894 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.894    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.947 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.947    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.086 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464    15.551    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131    15.682 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    15.682    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.938 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.938    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.992 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007    15.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.053 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.053    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.107 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    16.107    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.161 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    16.161    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.215 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.215    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.348 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    16.928    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.300 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.300    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.353 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    17.353    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.406 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    17.406    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.459 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    17.459    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.512 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    17.512    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.565 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.565    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.704 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    18.050    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    18.435 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    18.435    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.489 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    18.489    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.543 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.543    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.597 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.597    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    18.762 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    19.643    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    19.768 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    19.768    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.963 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    19.963    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.016 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.016    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.155 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    20.537    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    20.668 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    20.668    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.924 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    20.924    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.978 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    20.978    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.032 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.086 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    21.086    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.140 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    21.140    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    21.252 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    22.152    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    22.279 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    22.279    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    22.472 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.472    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.611 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    23.040    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    23.171 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    23.171    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.427 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.535 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    23.535    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.589 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    23.589    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.643 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.643    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.776 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    24.133    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    24.261 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    24.261    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.528 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    24.528    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.581 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    24.581    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.634 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    24.634    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.687 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    24.687    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.740 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.740    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.793 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.793    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.932 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    25.406    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    25.537 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    25.537    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.793 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    25.793    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.847 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    25.847    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.901 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    25.901    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.955 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.955    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.009 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    26.009    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.174 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    27.119    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    27.244 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    27.244    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.427 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.427    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.560 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    27.940    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    28.068 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.335 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.388 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    28.388    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.441 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    28.441    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    28.590 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    29.364    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    29.484 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    29.484    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.730 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.730    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    29.842 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    30.602    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    30.729 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    30.729    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    30.922 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.922    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.061 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    31.557    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    31.688 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    31.688    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.944 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.944    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.998 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    31.998    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.052 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    32.052    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.106 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    32.106    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.160 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    32.160    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    32.325 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    33.084    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    33.209 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    33.209    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    33.404 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    33.404    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.543 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    34.069    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    34.200 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    34.200    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.456 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    34.456    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.510 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    34.510    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.564 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    34.564    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.618 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    34.618    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.672 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.672    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.837 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    35.623    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    35.902 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    35.902    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    36.041 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    36.476    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    36.607 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    36.607    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.863 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    36.863    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.917 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    36.917    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.971 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    36.971    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.025 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    37.025    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.079 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    37.079    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.133 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    37.133    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.266 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    37.736    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    37.864 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    37.864    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.120 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    38.120    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.174 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.174    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.228 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    38.228    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.282 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    38.282    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.336 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    38.336    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    38.469 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    39.002    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    39.130 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    39.130    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.397 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    39.404    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.457 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    39.457    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.510 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    39.510    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.563 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    39.563    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.616 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.616    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.669 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.669    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    39.808 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    40.265    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    40.396 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    40.396    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.652 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    40.652    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.706 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    40.706    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.760 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    40.760    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.814 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    40.814    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.868 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    40.868    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.922 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    40.922    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    41.055 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    41.524    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    41.906 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    41.906    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    41.960 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    41.960    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.014 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    42.014    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.068 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.068    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.122 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    42.122    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.176 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.176    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    42.309 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    42.822    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    42.950 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    42.950    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    43.209 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    43.209    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.262 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    43.262    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.315 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    43.315    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.368 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    43.368    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.421 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.421    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.474 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    44.186    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    44.473 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    44.473    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.526 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.526    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.579 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.579    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.632 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.685 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.685    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.738 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.738    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    44.877 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    45.477    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    45.608 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    45.608    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.864 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    48.327    adjustable_clock/clear
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     9.926    adjustable_clock/clk_BUFG
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[8]/C
                         clock pessimism              0.629    10.555    
                         clock uncertainty           -0.035    10.520    
    SLICE_X172Y295       FDRE (Setup_fdre_C_R)       -0.228    10.292    adjustable_clock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                         -48.327    
  -------------------------------------------------------------------
                         slack                                -38.035    

Slack (VIOLATED) :        -38.035ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362     5.570    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259     5.829 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     8.138    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737    10.875 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616    13.490    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043    13.533 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000    13.533    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.779 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654    14.433    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043    14.476 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000    14.476    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    14.735 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    14.735    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.788 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.788    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.841 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.841    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.894 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.894    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.947 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.947    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.086 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464    15.551    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131    15.682 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    15.682    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.938 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.938    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.992 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007    15.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.053 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.053    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.107 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    16.107    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.161 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    16.161    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.215 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.215    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.348 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    16.928    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.300 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.300    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.353 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    17.353    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.406 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    17.406    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.459 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    17.459    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.512 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    17.512    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.565 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.565    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.704 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    18.050    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    18.435 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    18.435    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.489 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    18.489    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.543 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.543    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.597 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.597    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    18.762 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    19.643    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    19.768 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    19.768    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.963 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    19.963    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.016 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.016    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.155 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    20.537    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    20.668 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    20.668    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.924 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    20.924    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.978 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    20.978    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.032 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.086 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    21.086    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.140 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    21.140    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    21.252 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    22.152    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    22.279 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    22.279    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    22.472 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.472    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.611 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    23.040    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    23.171 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    23.171    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.427 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.535 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    23.535    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.589 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    23.589    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.643 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.643    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.776 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    24.133    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    24.261 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    24.261    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.528 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    24.528    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.581 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    24.581    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.634 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    24.634    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.687 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    24.687    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.740 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.740    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.793 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.793    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.932 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    25.406    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    25.537 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    25.537    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.793 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    25.793    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.847 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    25.847    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.901 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    25.901    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.955 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.955    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.009 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    26.009    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.174 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    27.119    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    27.244 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    27.244    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.427 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.427    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.560 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    27.940    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    28.068 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.335 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.388 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    28.388    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.441 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    28.441    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    28.590 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    29.364    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    29.484 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    29.484    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.730 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.730    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    29.842 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    30.602    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    30.729 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    30.729    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    30.922 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.922    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.061 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    31.557    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    31.688 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    31.688    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.944 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.944    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.998 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    31.998    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.052 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    32.052    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.106 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    32.106    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.160 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    32.160    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    32.325 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    33.084    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    33.209 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    33.209    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    33.404 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    33.404    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.543 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    34.069    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    34.200 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    34.200    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.456 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    34.456    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.510 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    34.510    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.564 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    34.564    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.618 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    34.618    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.672 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.672    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.837 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    35.623    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    35.902 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    35.902    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    36.041 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    36.476    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    36.607 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    36.607    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.863 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    36.863    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.917 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    36.917    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.971 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    36.971    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.025 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    37.025    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.079 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    37.079    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.133 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    37.133    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.266 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    37.736    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    37.864 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    37.864    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.120 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    38.120    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.174 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.174    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.228 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    38.228    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.282 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    38.282    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.336 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    38.336    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    38.469 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    39.002    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    39.130 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    39.130    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.397 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    39.404    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.457 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    39.457    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.510 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    39.510    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.563 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    39.563    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.616 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.616    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.669 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.669    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    39.808 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    40.265    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    40.396 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    40.396    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.652 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    40.652    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.706 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    40.706    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.760 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    40.760    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.814 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    40.814    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.868 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    40.868    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.922 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    40.922    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    41.055 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    41.524    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    41.906 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    41.906    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    41.960 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    41.960    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.014 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    42.014    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.068 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.068    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.122 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    42.122    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.176 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.176    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    42.309 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    42.822    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    42.950 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    42.950    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    43.209 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    43.209    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.262 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    43.262    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.315 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    43.315    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.368 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    43.368    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.421 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.421    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.474 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    44.186    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    44.473 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    44.473    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.526 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.526    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.579 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.579    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.632 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.685 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.685    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.738 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.738    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    44.877 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    45.477    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    45.608 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    45.608    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.864 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    48.327    adjustable_clock/clear
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     9.926    adjustable_clock/clk_BUFG
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[9]/C
                         clock pessimism              0.629    10.555    
                         clock uncertainty           -0.035    10.520    
    SLICE_X172Y295       FDRE (Setup_fdre_C_R)       -0.228    10.292    adjustable_clock/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                         -48.327    
  -------------------------------------------------------------------
                         slack                                -38.035    

Slack (VIOLATED) :        -37.993ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        42.690ns  (logic 20.273ns (47.489%)  route 22.417ns (52.511%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362     5.570    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259     5.829 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     8.138    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737    10.875 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616    13.490    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043    13.533 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000    13.533    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.779 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654    14.433    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043    14.476 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000    14.476    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    14.735 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    14.735    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.788 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.788    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.841 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.841    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.894 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.894    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.947 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.947    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.086 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464    15.551    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131    15.682 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    15.682    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.938 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.938    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.992 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007    15.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.053 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.053    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.107 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    16.107    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.161 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    16.161    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.215 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.215    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.348 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    16.928    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.300 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.300    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.353 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    17.353    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.406 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    17.406    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.459 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    17.459    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.512 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    17.512    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.565 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.565    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.704 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    18.050    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    18.435 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    18.435    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.489 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    18.489    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.543 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.543    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.597 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.597    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    18.762 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    19.643    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    19.768 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    19.768    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.963 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    19.963    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.016 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.016    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.155 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    20.537    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    20.668 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    20.668    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.924 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    20.924    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.978 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    20.978    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.032 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.086 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    21.086    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.140 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    21.140    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    21.252 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    22.152    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    22.279 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    22.279    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    22.472 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.472    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.611 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    23.040    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    23.171 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    23.171    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.427 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.535 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    23.535    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.589 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    23.589    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.643 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.643    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.776 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    24.133    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    24.261 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    24.261    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.528 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    24.528    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.581 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    24.581    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.634 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    24.634    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.687 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    24.687    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.740 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.740    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.793 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.793    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.932 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    25.406    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    25.537 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    25.537    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.793 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    25.793    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.847 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    25.847    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.901 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    25.901    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.955 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.955    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.009 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    26.009    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.174 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    27.119    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    27.244 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    27.244    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.427 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.427    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.560 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    27.940    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    28.068 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.335 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.388 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    28.388    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.441 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    28.441    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    28.590 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    29.364    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    29.484 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    29.484    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.730 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.730    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    29.842 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    30.602    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    30.729 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    30.729    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    30.922 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.922    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.061 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    31.557    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    31.688 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    31.688    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.944 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.944    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.998 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    31.998    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.052 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    32.052    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.106 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    32.106    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.160 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    32.160    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    32.325 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    33.084    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    33.209 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    33.209    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    33.404 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    33.404    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.543 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    34.069    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    34.200 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    34.200    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.456 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    34.456    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.510 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    34.510    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.564 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    34.564    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.618 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    34.618    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.672 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.672    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.837 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    35.623    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    35.902 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    35.902    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    36.041 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    36.476    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    36.607 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    36.607    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.863 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    36.863    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.917 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    36.917    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.971 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    36.971    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.025 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    37.025    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.079 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    37.079    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.133 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    37.133    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.266 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    37.736    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    37.864 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    37.864    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.120 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    38.120    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.174 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.174    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.228 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    38.228    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.282 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    38.282    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.336 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    38.336    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    38.469 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    39.002    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    39.130 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    39.130    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.397 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    39.404    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.457 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    39.457    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.510 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    39.510    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.563 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    39.563    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.616 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.616    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.669 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.669    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    39.808 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    40.265    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    40.396 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    40.396    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.652 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    40.652    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.706 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    40.706    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.760 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    40.760    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.814 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    40.814    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.868 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    40.868    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.922 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    40.922    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    41.055 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    41.524    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    41.906 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    41.906    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    41.960 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    41.960    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.014 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    42.014    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.068 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.068    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.122 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    42.122    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.176 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.176    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    42.309 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    42.822    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    42.950 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    42.950    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    43.209 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    43.209    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.262 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    43.262    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.315 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    43.315    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.368 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    43.368    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.421 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.421    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.474 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    44.186    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    44.473 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    44.473    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.526 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.526    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.579 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.579    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.632 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.685 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.685    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.738 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.738    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    44.877 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    45.477    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    45.608 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    45.608    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.864 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.396    48.260    adjustable_clock/clear
    SLICE_X173Y296       FDRE                                         r  adjustable_clock/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     9.926    adjustable_clock/clk_BUFG
    SLICE_X173Y296       FDRE                                         r  adjustable_clock/counter_reg[16]/C
                         clock pessimism              0.629    10.555    
                         clock uncertainty           -0.035    10.520    
    SLICE_X173Y296       FDRE (Setup_fdre_C_R)       -0.253    10.267    adjustable_clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         10.267    
                         arrival time                         -48.260    
  -------------------------------------------------------------------
                         slack                                -37.993    

Slack (VIOLATED) :        -37.993ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        42.690ns  (logic 20.273ns (47.489%)  route 22.417ns (52.511%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362     5.570    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259     5.829 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     8.138    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737    10.875 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616    13.490    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043    13.533 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000    13.533    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.779 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654    14.433    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043    14.476 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000    14.476    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    14.735 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    14.735    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.788 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.788    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.841 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.841    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.894 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.894    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.947 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.947    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.086 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464    15.551    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131    15.682 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    15.682    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.938 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.938    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.992 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007    15.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.053 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.053    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.107 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    16.107    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.161 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    16.161    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.215 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.215    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.348 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    16.928    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.300 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.300    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.353 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    17.353    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.406 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    17.406    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.459 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    17.459    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.512 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    17.512    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.565 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.565    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.704 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    18.050    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    18.435 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    18.435    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.489 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    18.489    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.543 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.543    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.597 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.597    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    18.762 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    19.643    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    19.768 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    19.768    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.963 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    19.963    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.016 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.016    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.155 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    20.537    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    20.668 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    20.668    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.924 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    20.924    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.978 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    20.978    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.032 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.086 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    21.086    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.140 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    21.140    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    21.252 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    22.152    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    22.279 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    22.279    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    22.472 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.472    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.611 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    23.040    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    23.171 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    23.171    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.427 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.535 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    23.535    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.589 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    23.589    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.643 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.643    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.776 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    24.133    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    24.261 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    24.261    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.528 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    24.528    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.581 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    24.581    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.634 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    24.634    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.687 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    24.687    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.740 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.740    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.793 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.793    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.932 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    25.406    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    25.537 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    25.537    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.793 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    25.793    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.847 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    25.847    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.901 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    25.901    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.955 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.955    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.009 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    26.009    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.174 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    27.119    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    27.244 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    27.244    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.427 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.427    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.560 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    27.940    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    28.068 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.335 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.388 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    28.388    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.441 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    28.441    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    28.590 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    29.364    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    29.484 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    29.484    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.730 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.730    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    29.842 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    30.602    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    30.729 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    30.729    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    30.922 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.922    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.061 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    31.557    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    31.688 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    31.688    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.944 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.944    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.998 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    31.998    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.052 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    32.052    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.106 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    32.106    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.160 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    32.160    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    32.325 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    33.084    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    33.209 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    33.209    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    33.404 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    33.404    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.543 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    34.069    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    34.200 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    34.200    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.456 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    34.456    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.510 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    34.510    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.564 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    34.564    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.618 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    34.618    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.672 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.672    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.837 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    35.623    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    35.902 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    35.902    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    36.041 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    36.476    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    36.607 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    36.607    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.863 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    36.863    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.917 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    36.917    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.971 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    36.971    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.025 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    37.025    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.079 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    37.079    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.133 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    37.133    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.266 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    37.736    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    37.864 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    37.864    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.120 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    38.120    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.174 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.174    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.228 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    38.228    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.282 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    38.282    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.336 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    38.336    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    38.469 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    39.002    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    39.130 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    39.130    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.397 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    39.404    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.457 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    39.457    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.510 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    39.510    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.563 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    39.563    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.616 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.616    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.669 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.669    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    39.808 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    40.265    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    40.396 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    40.396    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.652 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    40.652    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.706 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    40.706    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.760 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    40.760    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.814 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    40.814    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.868 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    40.868    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.922 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    40.922    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    41.055 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    41.524    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    41.906 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    41.906    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    41.960 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    41.960    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.014 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    42.014    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.068 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.068    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.122 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    42.122    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.176 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.176    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    42.309 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    42.822    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    42.950 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    42.950    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    43.209 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    43.209    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.262 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    43.262    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.315 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    43.315    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.368 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    43.368    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.421 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.421    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.474 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    44.186    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    44.473 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    44.473    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.526 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.526    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.579 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.579    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.632 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.685 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.685    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.738 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.738    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    44.877 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    45.477    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    45.608 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    45.608    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.864 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.396    48.260    adjustable_clock/clear
    SLICE_X173Y296       FDRE                                         r  adjustable_clock/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     9.926    adjustable_clock/clk_BUFG
    SLICE_X173Y296       FDRE                                         r  adjustable_clock/counter_reg[17]/C
                         clock pessimism              0.629    10.555    
                         clock uncertainty           -0.035    10.520    
    SLICE_X173Y296       FDRE (Setup_fdre_C_R)       -0.253    10.267    adjustable_clock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         10.267    
                         arrival time                         -48.260    
  -------------------------------------------------------------------
                         slack                                -37.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.381ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData7[10]/CE
                            (rising edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.100ns (2.742%)  route 3.548ns (97.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     2.758    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     2.858 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          3.548     6.406    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y170        ODDR                                         r  ODDR_DACData7[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.638     2.156    adjustable_clock/w_SYSCLK
    SLICE_X159Y163       LUT5 (Prop_lut5_I2_O)        0.035     2.191 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.777     2.968    adjustable_clock_n_3
    OLOGIC_X1Y170        ODDR                                         r  ODDR_DACData7[10]/C
                         clock pessimism             -0.082     2.886    
    OLOGIC_X1Y170        ODDR (Hold_oddr_C_CE)        0.139     3.025    ODDR_DACData7[10]
  -------------------------------------------------------------------
                         required time                         -3.025    
                         arrival time                           6.406    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.441ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData7[8]/CE
                            (rising edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.100ns (2.693%)  route 3.613ns (97.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     2.758    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     2.858 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          3.613     6.471    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y172        ODDR                                         r  ODDR_DACData7[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.638     2.156    adjustable_clock/w_SYSCLK
    SLICE_X159Y163       LUT5 (Prop_lut5_I2_O)        0.035     2.191 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.782     2.973    adjustable_clock_n_3
    OLOGIC_X1Y172        ODDR                                         r  ODDR_DACData7[8]/C
                         clock pessimism             -0.082     2.891    
    OLOGIC_X1Y172        ODDR (Hold_oddr_C_CE)        0.139     3.030    ODDR_DACData7[8]
  -------------------------------------------------------------------
                         required time                         -3.030    
                         arrival time                           6.471    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.482ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData8[1]/CE
                            (rising edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.100ns (2.656%)  route 3.665ns (97.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     2.758    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     2.858 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          3.665     6.524    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y174        ODDR                                         r  ODDR_DACData8[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.638     2.156    adjustable_clock/w_SYSCLK
    SLICE_X159Y163       LUT5 (Prop_lut5_I2_O)        0.035     2.191 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.793     2.984    adjustable_clock_n_3
    OLOGIC_X1Y174        ODDR                                         r  ODDR_DACData8[1]/C
                         clock pessimism             -0.082     2.903    
    OLOGIC_X1Y174        ODDR (Hold_oddr_C_CE)        0.139     3.042    ODDR_DACData8[1]
  -------------------------------------------------------------------
                         required time                         -3.042    
                         arrival time                           6.524    
  -------------------------------------------------------------------
                         slack                                  3.482    

Slack (MET) :             3.563ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData7[5]/CE
                            (rising edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.100ns (2.619%)  route 3.718ns (97.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     2.758    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     2.858 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          3.718     6.576    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y182        ODDR                                         r  ODDR_DACData7[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.638     2.156    adjustable_clock/w_SYSCLK
    SLICE_X159Y163       LUT5 (Prop_lut5_I2_O)        0.035     2.191 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.765     2.956    adjustable_clock_n_3
    OLOGIC_X1Y182        ODDR                                         r  ODDR_DACData7[5]/C
                         clock pessimism             -0.082     2.874    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_CE)        0.139     3.013    ODDR_DACData7[5]
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           6.576    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.564ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData8[7]/CE
                            (rising edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.100ns (2.561%)  route 3.805ns (97.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     2.758    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     2.858 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          3.805     6.663    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y186        ODDR                                         r  ODDR_DACData8[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.638     2.156    adjustable_clock/w_SYSCLK
    SLICE_X159Y163       LUT5 (Prop_lut5_I2_O)        0.035     2.191 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.851     3.042    adjustable_clock_n_3
    OLOGIC_X1Y186        ODDR                                         r  ODDR_DACData8[7]/C
                         clock pessimism             -0.082     2.960    
    OLOGIC_X1Y186        ODDR (Hold_oddr_C_CE)        0.139     3.099    ODDR_DACData8[7]
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           6.663    
  -------------------------------------------------------------------
                         slack                                  3.564    

Slack (MET) :             3.590ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData7[9]/CE
                            (rising edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 0.100ns (2.444%)  route 3.992ns (97.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     2.758    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     2.858 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          3.992     6.850    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y190        ODDR                                         r  ODDR_DACData7[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.638     2.156    adjustable_clock/w_SYSCLK
    SLICE_X159Y163       LUT5 (Prop_lut5_I2_O)        0.035     2.191 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          1.011     3.202    adjustable_clock_n_3
    OLOGIC_X1Y190        ODDR                                         r  ODDR_DACData7[9]/C
                         clock pessimism             -0.082     3.121    
    OLOGIC_X1Y190        ODDR (Hold_oddr_C_CE)        0.139     3.260    ODDR_DACData7[9]
  -------------------------------------------------------------------
                         required time                         -3.260    
                         arrival time                           6.850    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.616ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData7[1]/CE
                            (rising edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.100ns (2.303%)  route 4.242ns (97.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.427ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     2.758    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     2.858 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          4.242     7.100    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y112        ODDR                                         r  ODDR_DACData7[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.638     2.156    adjustable_clock/w_SYSCLK
    SLICE_X159Y163       LUT5 (Prop_lut5_I2_O)        0.035     2.191 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          1.236     3.427    adjustable_clock_n_3
    OLOGIC_X1Y112        ODDR                                         r  ODDR_DACData7[1]/C
                         clock pessimism             -0.082     3.345    
    OLOGIC_X1Y112        ODDR (Hold_oddr_C_CE)        0.139     3.484    ODDR_DACData7[1]
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           7.100    
  -------------------------------------------------------------------
                         slack                                  3.616    

Slack (MET) :             3.621ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData7[7]/CE
                            (rising edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.100ns (2.120%)  route 4.618ns (97.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.797ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     2.758    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     2.858 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          4.618     7.476    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y68         ODDR                                         r  ODDR_DACData7[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.638     2.156    adjustable_clock/w_SYSCLK
    SLICE_X159Y163       LUT5 (Prop_lut5_I2_O)        0.035     2.191 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          1.607     3.797    adjustable_clock_n_3
    OLOGIC_X1Y68         ODDR                                         r  ODDR_DACData7[7]/C
                         clock pessimism             -0.082     3.716    
    OLOGIC_X1Y68         ODDR (Hold_oddr_C_CE)        0.139     3.855    ODDR_DACData7[7]
  -------------------------------------------------------------------
                         required time                         -3.855    
                         arrival time                           7.476    
  -------------------------------------------------------------------
                         slack                                  3.621    

Slack (MET) :             3.637ns  (arrival time - required time)
  Source:                 signalgen/r_memory_I_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData8[7]/D1
                            (rising edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.585ns (15.720%)  route 3.136ns (84.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.654     2.789    signalgen/clk_BUFG
    RAMB36_X10Y31        RAMB36E1                                     r  signalgen/r_memory_I_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y31        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     3.374 r  signalgen/r_memory_I_reg_3/DOBDO[1]
                         net (fo=2, routed)           3.136     6.510    w_DACData_I[7]
    OLOGIC_X1Y186        ODDR                                         r  ODDR_DACData8[7]/D1
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.638     2.156    adjustable_clock/w_SYSCLK
    SLICE_X159Y163       LUT5 (Prop_lut5_I2_O)        0.035     2.191 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.851     3.042    adjustable_clock_n_3
    OLOGIC_X1Y186        ODDR                                         r  ODDR_DACData8[7]/C
                         clock pessimism             -0.082     2.960    
    OLOGIC_X1Y186        ODDR (Hold_oddr_C_D1)       -0.087     2.873    ODDR_DACData8[7]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           6.510    
  -------------------------------------------------------------------
                         slack                                  3.637    

Slack (MET) :             3.653ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData7[11]/CE
                            (rising edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.100ns (2.549%)  route 3.823ns (97.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     2.758    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     2.858 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          3.823     6.681    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y166        ODDR                                         r  ODDR_DACData7[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.638     2.156    adjustable_clock/w_SYSCLK
    SLICE_X159Y163       LUT5 (Prop_lut5_I2_O)        0.035     2.191 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.780     2.971    adjustable_clock_n_3
    OLOGIC_X1Y166        ODDR                                         r  ODDR_DACData7[11]/C
                         clock pessimism             -0.082     2.889    
    OLOGIC_X1Y166        ODDR (Hold_oddr_C_CE)        0.139     3.028    ODDR_DACData7[11]
  -------------------------------------------------------------------
                         required time                         -3.028    
                         arrival time                           6.681    
  -------------------------------------------------------------------
                         slack                                  3.653    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X10Y33   signalgen/r_memory_I_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y34    signalgen/r_memory_I_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X10Y34   signalgen/r_memory_I_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X10Y31   signalgen/r_memory_I_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y33    signalgen/r_memory_I_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X10Y32   signalgen/r_memory_I_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X10Y35   signalgen/r_memory_Q_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y32    signalgen/r_memory_Q_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y35    signalgen/r_memory_Q_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X10Y30   signalgen/r_memory_Q_reg_3/CLKARDCLK
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X169Y159  r_dacDataLength_lsb_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X169Y159  r_dacDataLength_lsb_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X169Y159  r_dacDataLength_lsb_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X169Y159  r_dacDataLength_lsb_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X169Y159  r_dacDataLength_lsb_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X169Y159  r_dacDataLength_lsb_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X169Y159  r_dacDataLength_lsb_reg[7]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X169Y159  r_dacDataLength_lsb_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X169Y161  r_dacDataLength_msb_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X169Y161  r_dacDataLength_msb_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X165Y158  FSM_sequential_r_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X165Y158  FSM_sequential_r_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X165Y158  FSM_sequential_r_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X165Y158  FSM_sequential_r_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X165Y158  FSM_sequential_r_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X165Y158  FSM_sequential_r_state_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X169Y162  r_dacActiveCore_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X169Y162  r_dacActiveCore_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X169Y162  r_dacActiveCore_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X169Y162  r_dacActiveCore_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  USER_CLOCK
  To Clock:  USER_CLOCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USER_CLOCK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { USER_CLOCK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  CLK_OUT1_system_clk_creator

Setup :         1661  Failing Endpoints,  Worst Slack      -38.092ns,  Total Violation   -12866.122ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.398ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.092ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.366ns = ( 4.634 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362    -0.537    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259    -0.278 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     2.030    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737     4.767 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616     7.383    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043     7.426 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000     7.426    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.672 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     8.326    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043     8.369 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.628 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     8.628    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.681 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.681    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.734 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     8.734    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.787 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     8.787    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.840 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.840    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.979 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464     9.443    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131     9.574 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     9.574    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.830 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.884 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007     9.892    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.946 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     9.946    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.000 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.000    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.054 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.054    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.108 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.108    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.241 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    10.821    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.193 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.193    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.246 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.246    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.299 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.299    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.352 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.352    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.405 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    11.405    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.458 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.458    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.597 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    11.943    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    12.328 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.328    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.382 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.382    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.436 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.436    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.490 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    12.490    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.655 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    13.536    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    13.661 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    13.661    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.856 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.856    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.909 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.909    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.048 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    14.429    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    14.560 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.560    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.816 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.816    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.870 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    14.870    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.924 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    14.924    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.978 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    14.978    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.032 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.032    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    15.144 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    16.045    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    16.172 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    16.172    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.365 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.365    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.504 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    16.933    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    17.064 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    17.064    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.320 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.320    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.374 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.374    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.428 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.482 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.482    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.536 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.536    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.669 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    18.026    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    18.154 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.154    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.421 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.421    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.474 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.474    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.527 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.527    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.580 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.580    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.633 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.633    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.686 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.686    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.825 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    19.299    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    19.430 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.430    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.686 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.686    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.740 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.740    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.794 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.794    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.848 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.848    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.902 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.902    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.067 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    21.012    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    21.137 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    21.320 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.320    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.453 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    21.833    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    21.961 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.961    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.228 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.228    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.281 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.281    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.334 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.334    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    22.483 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    23.257    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    23.377 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    23.623 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.623    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    23.735 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    24.495    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    24.622 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    24.622    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.815 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.815    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.954 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    25.449    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    25.580 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.580    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.836 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.836    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.890 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.890    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.944 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.944    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.998 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.998    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.052 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.052    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.217 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    26.977    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    27.102 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    27.102    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    27.297 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.297    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.436 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    27.962    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    28.093 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.093    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.349 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.349    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.403 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.403    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.457 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.457    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.511 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.511    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.565 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.565    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    28.730 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    29.515    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    29.794 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.794    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.933 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    30.369    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    30.500 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.500    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.756 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.756    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.810 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.810    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.864 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.864    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.918 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.918    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.972 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.972    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.026 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    31.026    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.159 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    31.629    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    31.757 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    31.757    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.013 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.013    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.067 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    32.067    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.121 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.121    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.175 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    32.175    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.229 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.229    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.362 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    32.895    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    33.023 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    33.023    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.290 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    33.297    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.350 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    33.350    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.403 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    33.403    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.456 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.456    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.509 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.509    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.562 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.562    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.701 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    34.158    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.289 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    34.289    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.545 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    34.545    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.599 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.599    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.653 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.653    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.707 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.707    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.761 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.761    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.815 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.815    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.948 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    35.417    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    35.799 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.799    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.853 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.853    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.907 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.907    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.961 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.961    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.015 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.015    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.069 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    36.069    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    36.202 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    36.715    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    36.843 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.843    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    37.102 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    37.102    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.155 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    37.155    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.208 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    37.208    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.261 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    37.261    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.314 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.314    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.367 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    38.079    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    38.366 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    38.366    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.419 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.419    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.472 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    38.472    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.525 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.525    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.578 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.578    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.631 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.631    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    38.770 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    39.370    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    39.501 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    39.501    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    39.757 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    42.220    adjustable_clock/clear
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     4.634    adjustable_clock/clk_BUFG
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[12]/C
                         clock pessimism             -0.186     4.448    
                         clock uncertainty           -0.067     4.380    
    SLICE_X173Y295       FDRE (Setup_fdre_C_R)       -0.253     4.127    adjustable_clock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          4.127    
                         arrival time                         -42.220    
  -------------------------------------------------------------------
                         slack                                -38.092    

Slack (VIOLATED) :        -38.092ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.366ns = ( 4.634 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362    -0.537    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259    -0.278 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     2.030    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737     4.767 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616     7.383    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043     7.426 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000     7.426    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.672 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     8.326    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043     8.369 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.628 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     8.628    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.681 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.681    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.734 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     8.734    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.787 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     8.787    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.840 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.840    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.979 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464     9.443    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131     9.574 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     9.574    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.830 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.884 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007     9.892    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.946 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     9.946    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.000 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.000    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.054 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.054    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.108 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.108    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.241 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    10.821    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.193 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.193    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.246 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.246    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.299 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.299    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.352 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.352    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.405 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    11.405    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.458 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.458    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.597 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    11.943    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    12.328 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.328    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.382 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.382    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.436 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.436    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.490 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    12.490    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.655 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    13.536    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    13.661 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    13.661    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.856 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.856    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.909 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.909    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.048 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    14.429    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    14.560 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.560    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.816 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.816    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.870 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    14.870    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.924 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    14.924    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.978 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    14.978    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.032 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.032    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    15.144 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    16.045    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    16.172 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    16.172    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.365 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.365    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.504 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    16.933    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    17.064 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    17.064    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.320 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.320    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.374 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.374    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.428 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.482 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.482    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.536 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.536    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.669 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    18.026    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    18.154 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.154    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.421 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.421    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.474 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.474    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.527 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.527    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.580 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.580    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.633 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.633    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.686 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.686    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.825 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    19.299    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    19.430 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.430    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.686 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.686    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.740 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.740    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.794 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.794    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.848 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.848    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.902 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.902    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.067 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    21.012    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    21.137 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    21.320 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.320    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.453 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    21.833    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    21.961 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.961    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.228 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.228    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.281 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.281    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.334 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.334    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    22.483 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    23.257    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    23.377 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    23.623 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.623    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    23.735 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    24.495    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    24.622 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    24.622    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.815 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.815    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.954 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    25.449    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    25.580 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.580    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.836 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.836    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.890 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.890    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.944 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.944    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.998 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.998    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.052 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.052    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.217 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    26.977    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    27.102 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    27.102    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    27.297 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.297    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.436 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    27.962    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    28.093 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.093    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.349 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.349    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.403 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.403    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.457 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.457    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.511 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.511    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.565 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.565    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    28.730 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    29.515    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    29.794 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.794    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.933 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    30.369    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    30.500 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.500    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.756 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.756    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.810 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.810    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.864 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.864    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.918 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.918    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.972 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.972    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.026 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    31.026    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.159 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    31.629    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    31.757 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    31.757    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.013 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.013    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.067 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    32.067    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.121 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.121    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.175 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    32.175    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.229 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.229    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.362 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    32.895    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    33.023 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    33.023    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.290 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    33.297    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.350 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    33.350    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.403 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    33.403    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.456 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.456    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.509 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.509    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.562 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.562    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.701 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    34.158    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.289 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    34.289    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.545 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    34.545    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.599 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.599    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.653 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.653    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.707 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.707    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.761 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.761    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.815 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.815    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.948 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    35.417    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    35.799 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.799    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.853 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.853    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.907 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.907    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.961 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.961    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.015 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.015    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.069 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    36.069    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    36.202 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    36.715    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    36.843 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.843    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    37.102 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    37.102    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.155 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    37.155    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.208 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    37.208    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.261 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    37.261    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.314 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.314    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.367 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    38.079    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    38.366 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    38.366    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.419 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.419    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.472 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    38.472    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.525 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.525    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.578 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.578    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.631 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.631    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    38.770 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    39.370    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    39.501 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    39.501    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    39.757 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    42.220    adjustable_clock/clear
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     4.634    adjustable_clock/clk_BUFG
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[13]/C
                         clock pessimism             -0.186     4.448    
                         clock uncertainty           -0.067     4.380    
    SLICE_X173Y295       FDRE (Setup_fdre_C_R)       -0.253     4.127    adjustable_clock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          4.127    
                         arrival time                         -42.220    
  -------------------------------------------------------------------
                         slack                                -38.092    

Slack (VIOLATED) :        -38.092ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.366ns = ( 4.634 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362    -0.537    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259    -0.278 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     2.030    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737     4.767 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616     7.383    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043     7.426 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000     7.426    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.672 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     8.326    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043     8.369 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.628 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     8.628    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.681 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.681    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.734 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     8.734    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.787 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     8.787    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.840 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.840    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.979 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464     9.443    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131     9.574 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     9.574    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.830 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.884 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007     9.892    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.946 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     9.946    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.000 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.000    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.054 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.054    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.108 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.108    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.241 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    10.821    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.193 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.193    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.246 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.246    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.299 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.299    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.352 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.352    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.405 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    11.405    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.458 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.458    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.597 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    11.943    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    12.328 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.328    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.382 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.382    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.436 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.436    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.490 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    12.490    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.655 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    13.536    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    13.661 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    13.661    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.856 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.856    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.909 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.909    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.048 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    14.429    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    14.560 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.560    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.816 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.816    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.870 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    14.870    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.924 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    14.924    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.978 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    14.978    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.032 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.032    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    15.144 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    16.045    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    16.172 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    16.172    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.365 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.365    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.504 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    16.933    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    17.064 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    17.064    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.320 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.320    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.374 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.374    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.428 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.482 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.482    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.536 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.536    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.669 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    18.026    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    18.154 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.154    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.421 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.421    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.474 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.474    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.527 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.527    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.580 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.580    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.633 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.633    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.686 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.686    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.825 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    19.299    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    19.430 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.430    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.686 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.686    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.740 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.740    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.794 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.794    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.848 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.848    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.902 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.902    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.067 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    21.012    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    21.137 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    21.320 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.320    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.453 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    21.833    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    21.961 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.961    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.228 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.228    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.281 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.281    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.334 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.334    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    22.483 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    23.257    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    23.377 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    23.623 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.623    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    23.735 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    24.495    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    24.622 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    24.622    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.815 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.815    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.954 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    25.449    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    25.580 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.580    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.836 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.836    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.890 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.890    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.944 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.944    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.998 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.998    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.052 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.052    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.217 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    26.977    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    27.102 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    27.102    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    27.297 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.297    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.436 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    27.962    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    28.093 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.093    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.349 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.349    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.403 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.403    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.457 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.457    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.511 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.511    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.565 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.565    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    28.730 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    29.515    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    29.794 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.794    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.933 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    30.369    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    30.500 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.500    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.756 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.756    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.810 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.810    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.864 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.864    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.918 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.918    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.972 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.972    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.026 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    31.026    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.159 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    31.629    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    31.757 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    31.757    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.013 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.013    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.067 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    32.067    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.121 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.121    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.175 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    32.175    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.229 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.229    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.362 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    32.895    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    33.023 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    33.023    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.290 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    33.297    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.350 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    33.350    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.403 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    33.403    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.456 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.456    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.509 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.509    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.562 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.562    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.701 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    34.158    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.289 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    34.289    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.545 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    34.545    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.599 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.599    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.653 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.653    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.707 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.707    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.761 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.761    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.815 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.815    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.948 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    35.417    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    35.799 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.799    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.853 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.853    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.907 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.907    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.961 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.961    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.015 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.015    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.069 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    36.069    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    36.202 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    36.715    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    36.843 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.843    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    37.102 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    37.102    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.155 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    37.155    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.208 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    37.208    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.261 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    37.261    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.314 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.314    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.367 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    38.079    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    38.366 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    38.366    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.419 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.419    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.472 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    38.472    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.525 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.525    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.578 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.578    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.631 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.631    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    38.770 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    39.370    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    39.501 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    39.501    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    39.757 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    42.220    adjustable_clock/clear
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     4.634    adjustable_clock/clk_BUFG
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[14]/C
                         clock pessimism             -0.186     4.448    
                         clock uncertainty           -0.067     4.380    
    SLICE_X173Y295       FDRE (Setup_fdre_C_R)       -0.253     4.127    adjustable_clock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          4.127    
                         arrival time                         -42.220    
  -------------------------------------------------------------------
                         slack                                -38.092    

Slack (VIOLATED) :        -38.092ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.366ns = ( 4.634 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362    -0.537    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259    -0.278 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     2.030    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737     4.767 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616     7.383    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043     7.426 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000     7.426    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.672 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     8.326    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043     8.369 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.628 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     8.628    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.681 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.681    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.734 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     8.734    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.787 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     8.787    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.840 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.840    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.979 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464     9.443    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131     9.574 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     9.574    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.830 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.884 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007     9.892    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.946 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     9.946    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.000 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.000    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.054 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.054    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.108 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.108    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.241 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    10.821    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.193 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.193    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.246 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.246    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.299 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.299    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.352 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.352    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.405 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    11.405    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.458 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.458    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.597 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    11.943    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    12.328 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.328    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.382 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.382    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.436 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.436    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.490 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    12.490    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.655 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    13.536    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    13.661 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    13.661    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.856 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.856    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.909 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.909    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.048 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    14.429    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    14.560 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.560    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.816 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.816    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.870 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    14.870    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.924 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    14.924    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.978 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    14.978    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.032 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.032    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    15.144 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    16.045    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    16.172 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    16.172    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.365 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.365    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.504 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    16.933    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    17.064 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    17.064    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.320 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.320    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.374 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.374    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.428 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.482 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.482    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.536 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.536    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.669 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    18.026    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    18.154 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.154    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.421 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.421    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.474 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.474    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.527 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.527    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.580 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.580    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.633 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.633    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.686 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.686    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.825 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    19.299    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    19.430 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.430    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.686 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.686    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.740 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.740    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.794 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.794    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.848 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.848    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.902 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.902    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.067 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    21.012    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    21.137 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    21.320 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.320    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.453 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    21.833    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    21.961 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.961    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.228 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.228    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.281 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.281    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.334 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.334    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    22.483 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    23.257    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    23.377 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    23.623 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.623    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    23.735 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    24.495    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    24.622 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    24.622    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.815 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.815    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.954 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    25.449    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    25.580 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.580    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.836 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.836    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.890 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.890    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.944 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.944    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.998 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.998    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.052 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.052    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.217 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    26.977    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    27.102 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    27.102    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    27.297 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.297    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.436 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    27.962    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    28.093 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.093    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.349 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.349    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.403 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.403    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.457 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.457    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.511 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.511    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.565 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.565    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    28.730 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    29.515    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    29.794 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.794    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.933 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    30.369    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    30.500 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.500    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.756 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.756    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.810 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.810    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.864 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.864    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.918 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.918    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.972 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.972    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.026 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    31.026    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.159 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    31.629    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    31.757 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    31.757    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.013 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.013    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.067 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    32.067    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.121 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.121    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.175 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    32.175    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.229 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.229    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.362 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    32.895    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    33.023 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    33.023    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.290 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    33.297    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.350 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    33.350    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.403 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    33.403    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.456 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.456    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.509 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.509    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.562 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.562    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.701 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    34.158    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.289 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    34.289    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.545 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    34.545    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.599 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.599    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.653 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.653    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.707 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.707    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.761 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.761    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.815 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.815    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.948 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    35.417    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    35.799 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.799    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.853 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.853    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.907 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.907    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.961 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.961    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.015 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.015    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.069 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    36.069    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    36.202 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    36.715    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    36.843 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.843    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    37.102 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    37.102    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.155 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    37.155    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.208 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    37.208    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.261 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    37.261    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.314 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.314    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.367 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    38.079    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    38.366 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    38.366    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.419 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.419    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.472 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    38.472    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.525 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.525    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.578 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.578    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.631 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.631    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    38.770 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    39.370    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    39.501 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    39.501    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    39.757 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    42.220    adjustable_clock/clear
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     4.634    adjustable_clock/clk_BUFG
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[15]/C
                         clock pessimism             -0.186     4.448    
                         clock uncertainty           -0.067     4.380    
    SLICE_X173Y295       FDRE (Setup_fdre_C_R)       -0.253     4.127    adjustable_clock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          4.127    
                         arrival time                         -42.220    
  -------------------------------------------------------------------
                         slack                                -38.092    

Slack (VIOLATED) :        -38.067ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.366ns = ( 4.634 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362    -0.537    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259    -0.278 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     2.030    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737     4.767 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616     7.383    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043     7.426 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000     7.426    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.672 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     8.326    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043     8.369 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.628 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     8.628    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.681 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.681    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.734 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     8.734    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.787 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     8.787    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.840 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.840    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.979 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464     9.443    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131     9.574 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     9.574    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.830 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.884 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007     9.892    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.946 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     9.946    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.000 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.000    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.054 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.054    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.108 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.108    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.241 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    10.821    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.193 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.193    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.246 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.246    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.299 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.299    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.352 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.352    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.405 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    11.405    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.458 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.458    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.597 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    11.943    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    12.328 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.328    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.382 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.382    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.436 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.436    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.490 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    12.490    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.655 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    13.536    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    13.661 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    13.661    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.856 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.856    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.909 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.909    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.048 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    14.429    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    14.560 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.560    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.816 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.816    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.870 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    14.870    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.924 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    14.924    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.978 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    14.978    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.032 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.032    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    15.144 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    16.045    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    16.172 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    16.172    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.365 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.365    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.504 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    16.933    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    17.064 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    17.064    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.320 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.320    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.374 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.374    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.428 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.482 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.482    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.536 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.536    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.669 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    18.026    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    18.154 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.154    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.421 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.421    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.474 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.474    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.527 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.527    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.580 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.580    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.633 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.633    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.686 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.686    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.825 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    19.299    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    19.430 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.430    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.686 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.686    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.740 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.740    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.794 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.794    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.848 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.848    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.902 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.902    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.067 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    21.012    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    21.137 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    21.320 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.320    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.453 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    21.833    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    21.961 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.961    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.228 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.228    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.281 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.281    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.334 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.334    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    22.483 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    23.257    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    23.377 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    23.623 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.623    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    23.735 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    24.495    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    24.622 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    24.622    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.815 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.815    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.954 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    25.449    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    25.580 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.580    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.836 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.836    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.890 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.890    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.944 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.944    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.998 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.998    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.052 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.052    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.217 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    26.977    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    27.102 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    27.102    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    27.297 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.297    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.436 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    27.962    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    28.093 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.093    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.349 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.349    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.403 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.403    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.457 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.457    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.511 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.511    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.565 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.565    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    28.730 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    29.515    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    29.794 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.794    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.933 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    30.369    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    30.500 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.500    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.756 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.756    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.810 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.810    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.864 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.864    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.918 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.918    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.972 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.972    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.026 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    31.026    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.159 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    31.629    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    31.757 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    31.757    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.013 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.013    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.067 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    32.067    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.121 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.121    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.175 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    32.175    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.229 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.229    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.362 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    32.895    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    33.023 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    33.023    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.290 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    33.297    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.350 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    33.350    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.403 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    33.403    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.456 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.456    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.509 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.509    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.562 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.562    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.701 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    34.158    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.289 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    34.289    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.545 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    34.545    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.599 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.599    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.653 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.653    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.707 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.707    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.761 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.761    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.815 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.815    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.948 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    35.417    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    35.799 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.799    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.853 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.853    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.907 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.907    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.961 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.961    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.015 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.015    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.069 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    36.069    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    36.202 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    36.715    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    36.843 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.843    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    37.102 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    37.102    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.155 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    37.155    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.208 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    37.208    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.261 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    37.261    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.314 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.314    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.367 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    38.079    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    38.366 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    38.366    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.419 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.419    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.472 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    38.472    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.525 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.525    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.578 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.578    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.631 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.631    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    38.770 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    39.370    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    39.501 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    39.501    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    39.757 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    42.220    adjustable_clock/clear
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     4.634    adjustable_clock/clk_BUFG
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[10]/C
                         clock pessimism             -0.186     4.448    
                         clock uncertainty           -0.067     4.380    
    SLICE_X172Y295       FDRE (Setup_fdre_C_R)       -0.228     4.152    adjustable_clock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          4.152    
                         arrival time                         -42.220    
  -------------------------------------------------------------------
                         slack                                -38.067    

Slack (VIOLATED) :        -38.067ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.366ns = ( 4.634 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362    -0.537    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259    -0.278 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     2.030    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737     4.767 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616     7.383    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043     7.426 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000     7.426    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.672 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     8.326    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043     8.369 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.628 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     8.628    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.681 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.681    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.734 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     8.734    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.787 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     8.787    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.840 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.840    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.979 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464     9.443    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131     9.574 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     9.574    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.830 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.884 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007     9.892    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.946 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     9.946    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.000 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.000    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.054 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.054    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.108 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.108    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.241 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    10.821    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.193 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.193    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.246 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.246    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.299 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.299    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.352 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.352    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.405 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    11.405    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.458 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.458    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.597 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    11.943    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    12.328 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.328    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.382 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.382    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.436 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.436    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.490 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    12.490    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.655 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    13.536    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    13.661 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    13.661    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.856 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.856    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.909 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.909    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.048 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    14.429    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    14.560 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.560    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.816 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.816    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.870 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    14.870    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.924 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    14.924    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.978 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    14.978    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.032 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.032    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    15.144 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    16.045    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    16.172 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    16.172    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.365 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.365    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.504 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    16.933    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    17.064 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    17.064    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.320 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.320    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.374 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.374    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.428 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.482 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.482    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.536 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.536    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.669 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    18.026    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    18.154 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.154    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.421 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.421    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.474 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.474    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.527 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.527    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.580 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.580    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.633 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.633    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.686 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.686    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.825 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    19.299    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    19.430 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.430    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.686 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.686    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.740 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.740    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.794 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.794    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.848 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.848    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.902 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.902    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.067 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    21.012    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    21.137 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    21.320 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.320    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.453 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    21.833    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    21.961 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.961    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.228 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.228    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.281 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.281    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.334 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.334    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    22.483 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    23.257    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    23.377 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    23.623 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.623    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    23.735 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    24.495    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    24.622 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    24.622    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.815 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.815    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.954 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    25.449    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    25.580 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.580    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.836 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.836    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.890 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.890    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.944 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.944    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.998 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.998    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.052 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.052    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.217 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    26.977    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    27.102 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    27.102    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    27.297 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.297    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.436 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    27.962    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    28.093 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.093    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.349 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.349    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.403 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.403    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.457 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.457    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.511 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.511    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.565 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.565    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    28.730 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    29.515    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    29.794 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.794    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.933 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    30.369    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    30.500 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.500    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.756 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.756    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.810 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.810    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.864 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.864    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.918 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.918    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.972 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.972    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.026 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    31.026    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.159 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    31.629    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    31.757 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    31.757    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.013 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.013    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.067 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    32.067    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.121 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.121    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.175 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    32.175    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.229 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.229    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.362 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    32.895    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    33.023 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    33.023    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.290 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    33.297    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.350 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    33.350    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.403 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    33.403    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.456 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.456    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.509 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.509    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.562 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.562    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.701 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    34.158    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.289 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    34.289    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.545 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    34.545    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.599 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.599    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.653 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.653    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.707 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.707    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.761 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.761    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.815 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.815    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.948 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    35.417    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    35.799 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.799    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.853 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.853    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.907 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.907    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.961 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.961    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.015 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.015    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.069 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    36.069    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    36.202 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    36.715    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    36.843 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.843    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    37.102 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    37.102    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.155 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    37.155    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.208 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    37.208    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.261 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    37.261    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.314 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.314    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.367 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    38.079    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    38.366 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    38.366    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.419 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.419    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.472 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    38.472    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.525 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.525    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.578 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.578    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.631 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.631    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    38.770 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    39.370    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    39.501 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    39.501    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    39.757 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    42.220    adjustable_clock/clear
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     4.634    adjustable_clock/clk_BUFG
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[11]/C
                         clock pessimism             -0.186     4.448    
                         clock uncertainty           -0.067     4.380    
    SLICE_X172Y295       FDRE (Setup_fdre_C_R)       -0.228     4.152    adjustable_clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          4.152    
                         arrival time                         -42.220    
  -------------------------------------------------------------------
                         slack                                -38.067    

Slack (VIOLATED) :        -38.067ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.366ns = ( 4.634 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362    -0.537    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259    -0.278 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     2.030    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737     4.767 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616     7.383    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043     7.426 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000     7.426    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.672 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     8.326    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043     8.369 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.628 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     8.628    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.681 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.681    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.734 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     8.734    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.787 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     8.787    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.840 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.840    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.979 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464     9.443    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131     9.574 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     9.574    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.830 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.884 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007     9.892    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.946 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     9.946    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.000 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.000    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.054 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.054    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.108 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.108    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.241 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    10.821    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.193 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.193    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.246 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.246    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.299 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.299    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.352 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.352    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.405 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    11.405    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.458 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.458    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.597 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    11.943    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    12.328 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.328    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.382 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.382    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.436 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.436    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.490 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    12.490    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.655 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    13.536    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    13.661 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    13.661    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.856 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.856    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.909 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.909    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.048 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    14.429    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    14.560 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.560    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.816 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.816    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.870 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    14.870    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.924 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    14.924    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.978 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    14.978    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.032 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.032    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    15.144 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    16.045    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    16.172 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    16.172    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.365 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.365    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.504 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    16.933    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    17.064 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    17.064    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.320 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.320    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.374 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.374    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.428 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.482 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.482    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.536 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.536    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.669 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    18.026    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    18.154 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.154    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.421 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.421    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.474 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.474    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.527 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.527    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.580 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.580    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.633 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.633    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.686 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.686    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.825 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    19.299    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    19.430 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.430    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.686 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.686    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.740 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.740    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.794 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.794    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.848 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.848    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.902 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.902    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.067 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    21.012    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    21.137 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    21.320 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.320    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.453 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    21.833    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    21.961 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.961    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.228 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.228    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.281 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.281    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.334 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.334    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    22.483 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    23.257    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    23.377 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    23.623 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.623    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    23.735 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    24.495    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    24.622 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    24.622    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.815 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.815    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.954 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    25.449    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    25.580 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.580    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.836 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.836    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.890 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.890    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.944 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.944    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.998 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.998    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.052 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.052    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.217 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    26.977    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    27.102 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    27.102    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    27.297 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.297    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.436 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    27.962    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    28.093 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.093    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.349 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.349    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.403 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.403    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.457 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.457    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.511 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.511    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.565 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.565    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    28.730 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    29.515    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    29.794 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.794    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.933 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    30.369    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    30.500 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.500    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.756 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.756    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.810 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.810    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.864 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.864    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.918 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.918    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.972 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.972    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.026 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    31.026    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.159 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    31.629    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    31.757 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    31.757    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.013 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.013    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.067 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    32.067    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.121 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.121    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.175 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    32.175    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.229 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.229    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.362 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    32.895    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    33.023 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    33.023    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.290 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    33.297    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.350 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    33.350    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.403 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    33.403    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.456 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.456    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.509 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.509    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.562 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.562    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.701 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    34.158    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.289 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    34.289    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.545 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    34.545    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.599 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.599    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.653 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.653    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.707 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.707    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.761 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.761    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.815 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.815    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.948 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    35.417    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    35.799 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.799    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.853 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.853    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.907 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.907    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.961 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.961    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.015 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.015    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.069 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    36.069    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    36.202 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    36.715    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    36.843 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.843    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    37.102 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    37.102    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.155 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    37.155    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.208 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    37.208    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.261 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    37.261    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.314 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.314    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.367 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    38.079    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    38.366 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    38.366    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.419 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.419    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.472 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    38.472    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.525 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.525    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.578 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.578    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.631 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.631    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    38.770 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    39.370    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    39.501 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    39.501    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    39.757 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    42.220    adjustable_clock/clear
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     4.634    adjustable_clock/clk_BUFG
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[8]/C
                         clock pessimism             -0.186     4.448    
                         clock uncertainty           -0.067     4.380    
    SLICE_X172Y295       FDRE (Setup_fdre_C_R)       -0.228     4.152    adjustable_clock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          4.152    
                         arrival time                         -42.220    
  -------------------------------------------------------------------
                         slack                                -38.067    

Slack (VIOLATED) :        -38.067ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.366ns = ( 4.634 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362    -0.537    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259    -0.278 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     2.030    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737     4.767 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616     7.383    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043     7.426 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000     7.426    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.672 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     8.326    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043     8.369 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.628 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     8.628    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.681 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.681    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.734 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     8.734    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.787 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     8.787    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.840 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.840    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.979 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464     9.443    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131     9.574 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     9.574    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.830 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.884 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007     9.892    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.946 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     9.946    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.000 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.000    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.054 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.054    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.108 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.108    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.241 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    10.821    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.193 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.193    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.246 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.246    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.299 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.299    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.352 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.352    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.405 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    11.405    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.458 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.458    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.597 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    11.943    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    12.328 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.328    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.382 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.382    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.436 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.436    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.490 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    12.490    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.655 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    13.536    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    13.661 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    13.661    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.856 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.856    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.909 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.909    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.048 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    14.429    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    14.560 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.560    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.816 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.816    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.870 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    14.870    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.924 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    14.924    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.978 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    14.978    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.032 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.032    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    15.144 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    16.045    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    16.172 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    16.172    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.365 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.365    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.504 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    16.933    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    17.064 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    17.064    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.320 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.320    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.374 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.374    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.428 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.482 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.482    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.536 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.536    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.669 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    18.026    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    18.154 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.154    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.421 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.421    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.474 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.474    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.527 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.527    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.580 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.580    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.633 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.633    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.686 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.686    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.825 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    19.299    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    19.430 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.430    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.686 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.686    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.740 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.740    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.794 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.794    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.848 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.848    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.902 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.902    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.067 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    21.012    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    21.137 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    21.320 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.320    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.453 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    21.833    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    21.961 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.961    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.228 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.228    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.281 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.281    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.334 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.334    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    22.483 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    23.257    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    23.377 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    23.623 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.623    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    23.735 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    24.495    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    24.622 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    24.622    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.815 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.815    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.954 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    25.449    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    25.580 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.580    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.836 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.836    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.890 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.890    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.944 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.944    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.998 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.998    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.052 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.052    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.217 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    26.977    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    27.102 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    27.102    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    27.297 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.297    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.436 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    27.962    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    28.093 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.093    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.349 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.349    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.403 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.403    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.457 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.457    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.511 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.511    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.565 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.565    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    28.730 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    29.515    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    29.794 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.794    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.933 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    30.369    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    30.500 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.500    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.756 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.756    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.810 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.810    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.864 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.864    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.918 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.918    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.972 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.972    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.026 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    31.026    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.159 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    31.629    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    31.757 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    31.757    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.013 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.013    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.067 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    32.067    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.121 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.121    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.175 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    32.175    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.229 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.229    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.362 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    32.895    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    33.023 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    33.023    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.290 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    33.297    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.350 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    33.350    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.403 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    33.403    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.456 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.456    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.509 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.509    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.562 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.562    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.701 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    34.158    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.289 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    34.289    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.545 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    34.545    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.599 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.599    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.653 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.653    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.707 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.707    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.761 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.761    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.815 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.815    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.948 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    35.417    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    35.799 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.799    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.853 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.853    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.907 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.907    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.961 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.961    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.015 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.015    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.069 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    36.069    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    36.202 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    36.715    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    36.843 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.843    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    37.102 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    37.102    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.155 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    37.155    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.208 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    37.208    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.261 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    37.261    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.314 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.314    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.367 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    38.079    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    38.366 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    38.366    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.419 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.419    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.472 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    38.472    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.525 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.525    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.578 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.578    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.631 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.631    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    38.770 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    39.370    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    39.501 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    39.501    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    39.757 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    42.220    adjustable_clock/clear
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     4.634    adjustable_clock/clk_BUFG
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[9]/C
                         clock pessimism             -0.186     4.448    
                         clock uncertainty           -0.067     4.380    
    SLICE_X172Y295       FDRE (Setup_fdre_C_R)       -0.228     4.152    adjustable_clock/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          4.152    
                         arrival time                         -42.220    
  -------------------------------------------------------------------
                         slack                                -38.067    

Slack (VIOLATED) :        -38.025ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        42.690ns  (logic 20.273ns (47.489%)  route 22.417ns (52.511%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.366ns = ( 4.634 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362    -0.537    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259    -0.278 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     2.030    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737     4.767 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616     7.383    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043     7.426 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000     7.426    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.672 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     8.326    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043     8.369 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.628 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     8.628    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.681 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.681    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.734 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     8.734    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.787 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     8.787    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.840 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.840    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.979 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464     9.443    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131     9.574 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     9.574    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.830 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.884 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007     9.892    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.946 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     9.946    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.000 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.000    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.054 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.054    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.108 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.108    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.241 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    10.821    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.193 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.193    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.246 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.246    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.299 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.299    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.352 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.352    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.405 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    11.405    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.458 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.458    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.597 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    11.943    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    12.328 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.328    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.382 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.382    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.436 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.436    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.490 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    12.490    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.655 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    13.536    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    13.661 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    13.661    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.856 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.856    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.909 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.909    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.048 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    14.429    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    14.560 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.560    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.816 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.816    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.870 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    14.870    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.924 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    14.924    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.978 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    14.978    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.032 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.032    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    15.144 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    16.045    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    16.172 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    16.172    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.365 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.365    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.504 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    16.933    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    17.064 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    17.064    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.320 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.320    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.374 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.374    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.428 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.482 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.482    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.536 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.536    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.669 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    18.026    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    18.154 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.154    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.421 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.421    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.474 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.474    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.527 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.527    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.580 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.580    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.633 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.633    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.686 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.686    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.825 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    19.299    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    19.430 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.430    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.686 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.686    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.740 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.740    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.794 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.794    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.848 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.848    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.902 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.902    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.067 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    21.012    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    21.137 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    21.320 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.320    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.453 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    21.833    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    21.961 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.961    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.228 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.228    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.281 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.281    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.334 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.334    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    22.483 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    23.257    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    23.377 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    23.623 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.623    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    23.735 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    24.495    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    24.622 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    24.622    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.815 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.815    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.954 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    25.449    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    25.580 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.580    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.836 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.836    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.890 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.890    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.944 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.944    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.998 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.998    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.052 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.052    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.217 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    26.977    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    27.102 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    27.102    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    27.297 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.297    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.436 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    27.962    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    28.093 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.093    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.349 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.349    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.403 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.403    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.457 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.457    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.511 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.511    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.565 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.565    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    28.730 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    29.515    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    29.794 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.794    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.933 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    30.369    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    30.500 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.500    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.756 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.756    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.810 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.810    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.864 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.864    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.918 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.918    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.972 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.972    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.026 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    31.026    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.159 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    31.629    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    31.757 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    31.757    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.013 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.013    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.067 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    32.067    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.121 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.121    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.175 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    32.175    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.229 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.229    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.362 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    32.895    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    33.023 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    33.023    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.290 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    33.297    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.350 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    33.350    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.403 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    33.403    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.456 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.456    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.509 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.509    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.562 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.562    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.701 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    34.158    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.289 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    34.289    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.545 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    34.545    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.599 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.599    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.653 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.653    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.707 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.707    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.761 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.761    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.815 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.815    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.948 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    35.417    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    35.799 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.799    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.853 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.853    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.907 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.907    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.961 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.961    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.015 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.015    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.069 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    36.069    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    36.202 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    36.715    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    36.843 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.843    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    37.102 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    37.102    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.155 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    37.155    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.208 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    37.208    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.261 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    37.261    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.314 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.314    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.367 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    38.079    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    38.366 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    38.366    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.419 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.419    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.472 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    38.472    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.525 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.525    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.578 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.578    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.631 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.631    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    38.770 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    39.370    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    39.501 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    39.501    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    39.757 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.396    42.153    adjustable_clock/clear
    SLICE_X173Y296       FDRE                                         r  adjustable_clock/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     4.634    adjustable_clock/clk_BUFG
    SLICE_X173Y296       FDRE                                         r  adjustable_clock/counter_reg[16]/C
                         clock pessimism             -0.186     4.448    
                         clock uncertainty           -0.067     4.380    
    SLICE_X173Y296       FDRE (Setup_fdre_C_R)       -0.253     4.127    adjustable_clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          4.127    
                         arrival time                         -42.153    
  -------------------------------------------------------------------
                         slack                                -38.025    

Slack (VIOLATED) :        -38.025ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        42.690ns  (logic 20.273ns (47.489%)  route 22.417ns (52.511%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.366ns = ( 4.634 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362    -0.537    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259    -0.278 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     2.030    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737     4.767 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616     7.383    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043     7.426 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000     7.426    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.672 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     8.326    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043     8.369 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.628 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     8.628    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.681 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.681    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.734 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     8.734    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.787 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     8.787    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.840 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.840    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.979 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464     9.443    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131     9.574 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     9.574    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.830 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.884 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007     9.892    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.946 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     9.946    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.000 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.000    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.054 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.054    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.108 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.108    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.241 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    10.821    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.193 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.193    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.246 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.246    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.299 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.299    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.352 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.352    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.405 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    11.405    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.458 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.458    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.597 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    11.943    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    12.328 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.328    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.382 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.382    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.436 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.436    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.490 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    12.490    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.655 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    13.536    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    13.661 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    13.661    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.856 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.856    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.909 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.909    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.048 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    14.429    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    14.560 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.560    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.816 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.816    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.870 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    14.870    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.924 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    14.924    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.978 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    14.978    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.032 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.032    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    15.144 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    16.045    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    16.172 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    16.172    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.365 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.365    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.504 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    16.933    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    17.064 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    17.064    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.320 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.320    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.374 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.374    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.428 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.482 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.482    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.536 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.536    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.669 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    18.026    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    18.154 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.154    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.421 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.421    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.474 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.474    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.527 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.527    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.580 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.580    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.633 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.633    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.686 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.686    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.825 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    19.299    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    19.430 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.430    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.686 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.686    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.740 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.740    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.794 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.794    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.848 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.848    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.902 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.902    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.067 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    21.012    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    21.137 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    21.320 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.320    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.453 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    21.833    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    21.961 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.961    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.228 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.228    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.281 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.281    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.334 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.334    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    22.483 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    23.257    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    23.377 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    23.623 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.623    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    23.735 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    24.495    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    24.622 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    24.622    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.815 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.815    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.954 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    25.449    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    25.580 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.580    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.836 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.836    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.890 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.890    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.944 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.944    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.998 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.998    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.052 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.052    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.217 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    26.977    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    27.102 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    27.102    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    27.297 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.297    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.436 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    27.962    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    28.093 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.093    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.349 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.349    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.403 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.403    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.457 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.457    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.511 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.511    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.565 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.565    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    28.730 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    29.515    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    29.794 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.794    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.933 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    30.369    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    30.500 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.500    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.756 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.756    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.810 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.810    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.864 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.864    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.918 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.918    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.972 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.972    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.026 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    31.026    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.159 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    31.629    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    31.757 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    31.757    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.013 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.013    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.067 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    32.067    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.121 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.121    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.175 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    32.175    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.229 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.229    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.362 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    32.895    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    33.023 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    33.023    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.290 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    33.297    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.350 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    33.350    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.403 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    33.403    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.456 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.456    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.509 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.509    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.562 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.562    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.701 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    34.158    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.289 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    34.289    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.545 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    34.545    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.599 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.599    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.653 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.653    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.707 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.707    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.761 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.761    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.815 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.815    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.948 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    35.417    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    35.799 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.799    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.853 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.853    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.907 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.907    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.961 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.961    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.015 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.015    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.069 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    36.069    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    36.202 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    36.715    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    36.843 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.843    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    37.102 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    37.102    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.155 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    37.155    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.208 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    37.208    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.261 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    37.261    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.314 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.314    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.367 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    38.079    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    38.366 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    38.366    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.419 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.419    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.472 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    38.472    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.525 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.525    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.578 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.578    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.631 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.631    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    38.770 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    39.370    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    39.501 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    39.501    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    39.757 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.396    42.153    adjustable_clock/clear
    SLICE_X173Y296       FDRE                                         r  adjustable_clock/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     4.634    adjustable_clock/clk_BUFG
    SLICE_X173Y296       FDRE                                         r  adjustable_clock/counter_reg[17]/C
                         clock pessimism             -0.186     4.448    
                         clock uncertainty           -0.067     4.380    
    SLICE_X173Y296       FDRE (Setup_fdre_C_R)       -0.253     4.127    adjustable_clock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          4.127    
                         arrival time                         -42.153    
  -------------------------------------------------------------------
                         slack                                -38.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.398ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData7[10]/CE
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.100ns (2.742%)  route 3.548ns (97.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.117ns
    Source Clock Delay      (SCD):    0.333ns
    Clock Pessimism Removal (CPR):    -0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.732    -0.579    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.028    -0.551 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    -0.316    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.290 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     0.333    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     0.433 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          3.548     3.980    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y170        ODDR                                         r  ODDR_DACData7[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.943    -0.695    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.035    -0.660 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.777     0.117    adjustable_clock_n_3
    OLOGIC_X1Y170        ODDR                                         r  ODDR_DACData7[10]/C
                         clock pessimism              0.327     0.444    
    OLOGIC_X1Y170        ODDR (Hold_oddr_C_CE)        0.139     0.583    ODDR_DACData7[10]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           3.980    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.457ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData7[8]/CE
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.100ns (2.693%)  route 3.613ns (97.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.122ns
    Source Clock Delay      (SCD):    0.333ns
    Clock Pessimism Removal (CPR):    -0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.732    -0.579    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.028    -0.551 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    -0.316    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.290 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     0.333    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     0.433 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          3.613     4.046    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y172        ODDR                                         r  ODDR_DACData7[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.943    -0.695    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.035    -0.660 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.782     0.122    adjustable_clock_n_3
    OLOGIC_X1Y172        ODDR                                         r  ODDR_DACData7[8]/C
                         clock pessimism              0.327     0.449    
    OLOGIC_X1Y172        ODDR (Hold_oddr_C_CE)        0.139     0.588    ODDR_DACData7[8]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           4.046    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.499ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData8[1]/CE
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.100ns (2.656%)  route 3.665ns (97.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.133ns
    Source Clock Delay      (SCD):    0.333ns
    Clock Pessimism Removal (CPR):    -0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.732    -0.579    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.028    -0.551 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    -0.316    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.290 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     0.333    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     0.433 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          3.665     4.098    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y174        ODDR                                         r  ODDR_DACData8[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.943    -0.695    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.035    -0.660 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.793     0.133    adjustable_clock_n_3
    OLOGIC_X1Y174        ODDR                                         r  ODDR_DACData8[1]/C
                         clock pessimism              0.327     0.460    
    OLOGIC_X1Y174        ODDR (Hold_oddr_C_CE)        0.139     0.599    ODDR_DACData8[1]
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           4.098    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.580ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData7[5]/CE
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.100ns (2.619%)  route 3.718ns (97.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.105ns
    Source Clock Delay      (SCD):    0.333ns
    Clock Pessimism Removal (CPR):    -0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.732    -0.579    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.028    -0.551 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    -0.316    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.290 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     0.333    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     0.433 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          3.718     4.151    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y182        ODDR                                         r  ODDR_DACData7[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.943    -0.695    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.035    -0.660 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.765     0.105    adjustable_clock_n_3
    OLOGIC_X1Y182        ODDR                                         r  ODDR_DACData7[5]/C
                         clock pessimism              0.327     0.432    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_CE)        0.139     0.571    ODDR_DACData7[5]
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           4.151    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.581ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData8[7]/CE
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.100ns (2.561%)  route 3.805ns (97.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.191ns
    Source Clock Delay      (SCD):    0.333ns
    Clock Pessimism Removal (CPR):    -0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.732    -0.579    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.028    -0.551 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    -0.316    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.290 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     0.333    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     0.433 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          3.805     4.238    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y186        ODDR                                         r  ODDR_DACData8[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.943    -0.695    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.035    -0.660 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.851     0.191    adjustable_clock_n_3
    OLOGIC_X1Y186        ODDR                                         r  ODDR_DACData8[7]/C
                         clock pessimism              0.327     0.518    
    OLOGIC_X1Y186        ODDR (Hold_oddr_C_CE)        0.139     0.657    ODDR_DACData8[7]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           4.238    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.607ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData7[9]/CE
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 0.100ns (2.444%)  route 3.992ns (97.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.351ns
    Source Clock Delay      (SCD):    0.333ns
    Clock Pessimism Removal (CPR):    -0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.732    -0.579    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.028    -0.551 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    -0.316    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.290 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     0.333    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     0.433 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          3.992     4.424    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y190        ODDR                                         r  ODDR_DACData7[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.943    -0.695    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.035    -0.660 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          1.011     0.351    adjustable_clock_n_3
    OLOGIC_X1Y190        ODDR                                         r  ODDR_DACData7[9]/C
                         clock pessimism              0.327     0.678    
    OLOGIC_X1Y190        ODDR (Hold_oddr_C_CE)        0.139     0.817    ODDR_DACData7[9]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           4.424    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.633ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData7[1]/CE
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.100ns (2.303%)  route 4.242ns (97.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.333ns
    Clock Pessimism Removal (CPR):    -0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.732    -0.579    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.028    -0.551 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    -0.316    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.290 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     0.333    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     0.433 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          4.242     4.674    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y112        ODDR                                         r  ODDR_DACData7[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.943    -0.695    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.035    -0.660 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          1.236     0.576    adjustable_clock_n_3
    OLOGIC_X1Y112        ODDR                                         r  ODDR_DACData7[1]/C
                         clock pessimism              0.327     0.903    
    OLOGIC_X1Y112        ODDR (Hold_oddr_C_CE)        0.139     1.042    ODDR_DACData7[1]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           4.674    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.638ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData7[7]/CE
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.100ns (2.120%)  route 4.618ns (97.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.333ns
    Clock Pessimism Removal (CPR):    -0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.732    -0.579    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.028    -0.551 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    -0.316    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.290 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     0.333    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     0.433 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          4.618     5.051    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y68         ODDR                                         r  ODDR_DACData7[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.943    -0.695    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.035    -0.660 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          1.607     0.947    adjustable_clock_n_3
    OLOGIC_X1Y68         ODDR                                         r  ODDR_DACData7[7]/C
                         clock pessimism              0.327     1.273    
    OLOGIC_X1Y68         ODDR (Hold_oddr_C_CE)        0.139     1.412    ODDR_DACData7[7]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           5.051    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.654ns  (arrival time - required time)
  Source:                 signalgen/r_memory_I_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData8[7]/D1
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.585ns (15.720%)  route 3.136ns (84.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.191ns
    Source Clock Delay      (SCD):    0.363ns
    Clock Pessimism Removal (CPR):    -0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.732    -0.579    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.028    -0.551 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    -0.316    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.290 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.654     0.363    signalgen/clk_BUFG
    RAMB36_X10Y31        RAMB36E1                                     r  signalgen/r_memory_I_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y31        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     0.948 r  signalgen/r_memory_I_reg_3/DOBDO[1]
                         net (fo=2, routed)           3.136     4.085    w_DACData_I[7]
    OLOGIC_X1Y186        ODDR                                         r  ODDR_DACData8[7]/D1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.943    -0.695    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.035    -0.660 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.851     0.191    adjustable_clock_n_3
    OLOGIC_X1Y186        ODDR                                         r  ODDR_DACData8[7]/C
                         clock pessimism              0.327     0.518    
    OLOGIC_X1Y186        ODDR (Hold_oddr_C_D1)       -0.087     0.431    ODDR_DACData8[7]
  -------------------------------------------------------------------
                         required time                         -0.431    
                         arrival time                           4.085    
  -------------------------------------------------------------------
                         slack                                  3.654    

Slack (MET) :             3.670ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData7[11]/CE
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.100ns (2.549%)  route 3.823ns (97.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.120ns
    Source Clock Delay      (SCD):    0.333ns
    Clock Pessimism Removal (CPR):    -0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.732    -0.579    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.028    -0.551 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    -0.316    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.290 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     0.333    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     0.433 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          3.823     4.256    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y166        ODDR                                         r  ODDR_DACData7[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.943    -0.695    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.035    -0.660 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.780     0.120    adjustable_clock_n_3
    OLOGIC_X1Y166        ODDR                                         r  ODDR_DACData7[11]/C
                         clock pessimism              0.327     0.447    
    OLOGIC_X1Y166        ODDR (Hold_oddr_C_CE)        0.139     0.586    ODDR_DACData7[11]
  -------------------------------------------------------------------
                         required time                         -0.586    
                         arrival time                           4.256    
  -------------------------------------------------------------------
                         slack                                  3.670    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_system_clk_creator
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X10Y33   signalgen/r_memory_I_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y34    signalgen/r_memory_I_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X10Y34   signalgen/r_memory_I_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X10Y31   signalgen/r_memory_I_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y33    signalgen/r_memory_I_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X10Y32   signalgen/r_memory_I_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X10Y35   signalgen/r_memory_Q_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y32    signalgen/r_memory_Q_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X9Y35    signalgen/r_memory_Q_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X10Y30   signalgen/r_memory_Q_reg_3/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X169Y159  r_dacDataLength_lsb_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X169Y159  r_dacDataLength_lsb_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X169Y159  r_dacDataLength_lsb_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X169Y159  r_dacDataLength_lsb_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X169Y159  r_dacDataLength_lsb_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X169Y159  r_dacDataLength_lsb_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X169Y159  r_dacDataLength_lsb_reg[7]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X169Y159  r_dacDataLength_lsb_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X169Y161  r_dacDataLength_msb_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X169Y161  r_dacDataLength_msb_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X165Y158  FSM_sequential_r_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X165Y158  FSM_sequential_r_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X165Y158  FSM_sequential_r_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X165Y158  FSM_sequential_r_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X165Y158  FSM_sequential_r_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X165Y158  FSM_sequential_r_state_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X169Y162  r_dacActiveCore_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X169Y162  r_dacActiveCore_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X169Y162  r_dacActiveCore_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X169Y162  r_dacActiveCore_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_creator
  To Clock:  clkfbout_system_clk_creator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_creator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2   clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  SYSCLK_P

Setup :         1088  Failing Endpoints,  Worst Slack      -32.712ns,  Total Violation    -4674.461ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -32.712ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        5.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362    -0.537    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259    -0.278 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     2.030    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737     4.767 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616     7.383    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043     7.426 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000     7.426    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.672 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     8.326    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043     8.369 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.628 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     8.628    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.681 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.681    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.734 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     8.734    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.787 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     8.787    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.840 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.840    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.979 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464     9.443    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131     9.574 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     9.574    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.830 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.884 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007     9.892    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.946 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     9.946    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.000 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.000    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.054 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.054    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.108 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.108    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.241 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    10.821    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.193 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.193    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.246 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.246    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.299 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.299    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.352 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.352    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.405 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    11.405    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.458 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.458    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.597 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    11.943    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    12.328 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.328    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.382 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.382    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.436 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.436    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.490 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    12.490    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.655 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    13.536    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    13.661 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    13.661    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.856 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.856    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.909 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.909    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.048 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    14.429    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    14.560 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.560    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.816 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.816    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.870 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    14.870    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.924 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    14.924    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.978 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    14.978    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.032 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.032    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    15.144 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    16.045    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    16.172 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    16.172    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.365 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.365    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.504 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    16.933    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    17.064 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    17.064    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.320 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.320    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.374 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.374    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.428 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.482 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.482    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.536 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.536    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.669 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    18.026    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    18.154 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.154    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.421 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.421    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.474 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.474    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.527 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.527    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.580 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.580    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.633 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.633    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.686 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.686    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.825 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    19.299    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    19.430 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.430    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.686 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.686    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.740 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.740    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.794 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.794    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.848 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.848    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.902 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.902    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.067 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    21.012    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    21.137 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    21.320 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.320    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.453 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    21.833    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    21.961 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.961    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.228 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.228    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.281 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.281    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.334 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.334    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    22.483 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    23.257    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    23.377 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    23.623 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.623    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    23.735 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    24.495    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    24.622 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    24.622    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.815 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.815    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.954 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    25.449    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    25.580 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.580    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.836 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.836    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.890 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.890    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.944 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.944    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.998 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.998    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.052 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.052    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.217 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    26.977    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    27.102 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    27.102    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    27.297 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.297    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.436 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    27.962    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    28.093 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.093    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.349 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.349    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.403 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.403    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.457 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.457    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.511 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.511    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.565 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.565    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    28.730 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    29.515    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    29.794 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.794    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.933 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    30.369    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    30.500 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.500    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.756 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.756    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.810 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.810    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.864 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.864    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.918 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.918    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.972 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.972    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.026 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    31.026    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.159 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    31.629    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    31.757 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    31.757    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.013 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.013    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.067 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    32.067    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.121 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.121    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.175 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    32.175    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.229 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.229    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.362 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    32.895    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    33.023 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    33.023    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.290 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    33.297    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.350 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    33.350    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.403 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    33.403    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.456 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.456    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.509 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.509    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.562 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.562    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.701 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    34.158    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.289 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    34.289    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.545 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    34.545    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.599 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.599    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.653 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.653    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.707 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.707    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.761 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.761    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.815 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.815    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.948 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    35.417    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    35.799 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.799    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.853 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.853    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.907 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.907    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.961 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.961    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.015 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.015    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.069 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    36.069    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    36.202 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    36.715    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    36.843 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.843    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    37.102 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    37.102    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.155 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    37.155    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.208 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    37.208    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.261 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    37.261    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.314 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.314    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.367 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    38.079    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    38.366 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    38.366    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.419 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.419    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.472 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    38.472    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.525 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.525    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.578 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.578    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.631 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.631    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    38.770 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    39.370    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    39.501 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    39.501    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    39.757 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    42.220    adjustable_clock/clear
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     9.926    adjustable_clock/clk_BUFG
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[12]/C
                         clock pessimism              0.000     9.926    
                         clock uncertainty           -0.166     9.760    
    SLICE_X173Y295       FDRE (Setup_fdre_C_R)       -0.253     9.507    adjustable_clock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.507    
                         arrival time                         -42.220    
  -------------------------------------------------------------------
                         slack                                -32.712    

Slack (VIOLATED) :        -32.712ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        5.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362    -0.537    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259    -0.278 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     2.030    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737     4.767 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616     7.383    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043     7.426 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000     7.426    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.672 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     8.326    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043     8.369 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.628 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     8.628    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.681 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.681    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.734 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     8.734    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.787 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     8.787    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.840 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.840    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.979 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464     9.443    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131     9.574 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     9.574    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.830 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.884 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007     9.892    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.946 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     9.946    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.000 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.000    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.054 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.054    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.108 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.108    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.241 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    10.821    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.193 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.193    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.246 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.246    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.299 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.299    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.352 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.352    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.405 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    11.405    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.458 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.458    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.597 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    11.943    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    12.328 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.328    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.382 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.382    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.436 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.436    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.490 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    12.490    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.655 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    13.536    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    13.661 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    13.661    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.856 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.856    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.909 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.909    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.048 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    14.429    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    14.560 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.560    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.816 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.816    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.870 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    14.870    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.924 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    14.924    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.978 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    14.978    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.032 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.032    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    15.144 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    16.045    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    16.172 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    16.172    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.365 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.365    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.504 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    16.933    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    17.064 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    17.064    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.320 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.320    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.374 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.374    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.428 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.482 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.482    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.536 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.536    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.669 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    18.026    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    18.154 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.154    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.421 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.421    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.474 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.474    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.527 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.527    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.580 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.580    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.633 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.633    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.686 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.686    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.825 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    19.299    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    19.430 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.430    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.686 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.686    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.740 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.740    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.794 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.794    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.848 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.848    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.902 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.902    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.067 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    21.012    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    21.137 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    21.320 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.320    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.453 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    21.833    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    21.961 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.961    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.228 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.228    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.281 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.281    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.334 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.334    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    22.483 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    23.257    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    23.377 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    23.623 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.623    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    23.735 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    24.495    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    24.622 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    24.622    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.815 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.815    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.954 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    25.449    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    25.580 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.580    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.836 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.836    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.890 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.890    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.944 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.944    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.998 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.998    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.052 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.052    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.217 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    26.977    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    27.102 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    27.102    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    27.297 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.297    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.436 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    27.962    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    28.093 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.093    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.349 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.349    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.403 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.403    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.457 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.457    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.511 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.511    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.565 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.565    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    28.730 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    29.515    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    29.794 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.794    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.933 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    30.369    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    30.500 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.500    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.756 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.756    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.810 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.810    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.864 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.864    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.918 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.918    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.972 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.972    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.026 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    31.026    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.159 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    31.629    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    31.757 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    31.757    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.013 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.013    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.067 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    32.067    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.121 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.121    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.175 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    32.175    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.229 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.229    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.362 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    32.895    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    33.023 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    33.023    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.290 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    33.297    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.350 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    33.350    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.403 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    33.403    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.456 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.456    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.509 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.509    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.562 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.562    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.701 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    34.158    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.289 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    34.289    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.545 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    34.545    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.599 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.599    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.653 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.653    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.707 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.707    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.761 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.761    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.815 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.815    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.948 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    35.417    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    35.799 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.799    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.853 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.853    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.907 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.907    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.961 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.961    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.015 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.015    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.069 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    36.069    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    36.202 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    36.715    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    36.843 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.843    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    37.102 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    37.102    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.155 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    37.155    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.208 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    37.208    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.261 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    37.261    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.314 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.314    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.367 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    38.079    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    38.366 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    38.366    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.419 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.419    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.472 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    38.472    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.525 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.525    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.578 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.578    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.631 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.631    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    38.770 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    39.370    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    39.501 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    39.501    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    39.757 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    42.220    adjustable_clock/clear
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     9.926    adjustable_clock/clk_BUFG
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[13]/C
                         clock pessimism              0.000     9.926    
                         clock uncertainty           -0.166     9.760    
    SLICE_X173Y295       FDRE (Setup_fdre_C_R)       -0.253     9.507    adjustable_clock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.507    
                         arrival time                         -42.220    
  -------------------------------------------------------------------
                         slack                                -32.712    

Slack (VIOLATED) :        -32.712ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        5.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362    -0.537    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259    -0.278 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     2.030    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737     4.767 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616     7.383    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043     7.426 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000     7.426    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.672 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     8.326    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043     8.369 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.628 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     8.628    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.681 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.681    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.734 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     8.734    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.787 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     8.787    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.840 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.840    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.979 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464     9.443    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131     9.574 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     9.574    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.830 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.884 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007     9.892    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.946 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     9.946    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.000 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.000    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.054 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.054    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.108 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.108    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.241 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    10.821    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.193 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.193    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.246 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.246    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.299 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.299    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.352 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.352    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.405 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    11.405    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.458 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.458    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.597 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    11.943    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    12.328 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.328    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.382 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.382    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.436 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.436    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.490 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    12.490    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.655 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    13.536    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    13.661 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    13.661    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.856 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.856    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.909 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.909    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.048 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    14.429    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    14.560 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.560    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.816 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.816    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.870 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    14.870    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.924 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    14.924    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.978 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    14.978    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.032 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.032    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    15.144 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    16.045    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    16.172 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    16.172    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.365 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.365    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.504 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    16.933    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    17.064 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    17.064    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.320 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.320    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.374 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.374    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.428 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.482 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.482    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.536 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.536    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.669 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    18.026    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    18.154 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.154    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.421 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.421    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.474 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.474    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.527 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.527    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.580 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.580    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.633 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.633    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.686 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.686    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.825 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    19.299    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    19.430 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.430    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.686 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.686    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.740 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.740    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.794 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.794    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.848 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.848    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.902 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.902    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.067 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    21.012    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    21.137 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    21.320 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.320    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.453 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    21.833    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    21.961 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.961    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.228 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.228    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.281 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.281    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.334 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.334    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    22.483 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    23.257    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    23.377 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    23.623 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.623    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    23.735 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    24.495    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    24.622 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    24.622    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.815 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.815    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.954 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    25.449    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    25.580 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.580    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.836 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.836    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.890 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.890    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.944 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.944    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.998 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.998    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.052 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.052    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.217 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    26.977    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    27.102 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    27.102    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    27.297 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.297    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.436 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    27.962    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    28.093 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.093    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.349 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.349    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.403 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.403    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.457 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.457    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.511 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.511    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.565 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.565    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    28.730 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    29.515    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    29.794 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.794    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.933 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    30.369    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    30.500 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.500    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.756 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.756    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.810 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.810    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.864 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.864    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.918 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.918    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.972 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.972    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.026 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    31.026    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.159 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    31.629    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    31.757 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    31.757    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.013 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.013    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.067 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    32.067    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.121 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.121    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.175 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    32.175    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.229 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.229    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.362 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    32.895    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    33.023 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    33.023    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.290 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    33.297    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.350 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    33.350    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.403 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    33.403    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.456 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.456    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.509 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.509    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.562 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.562    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.701 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    34.158    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.289 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    34.289    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.545 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    34.545    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.599 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.599    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.653 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.653    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.707 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.707    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.761 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.761    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.815 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.815    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.948 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    35.417    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    35.799 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.799    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.853 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.853    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.907 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.907    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.961 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.961    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.015 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.015    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.069 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    36.069    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    36.202 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    36.715    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    36.843 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.843    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    37.102 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    37.102    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.155 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    37.155    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.208 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    37.208    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.261 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    37.261    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.314 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.314    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.367 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    38.079    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    38.366 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    38.366    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.419 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.419    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.472 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    38.472    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.525 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.525    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.578 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.578    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.631 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.631    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    38.770 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    39.370    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    39.501 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    39.501    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    39.757 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    42.220    adjustable_clock/clear
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     9.926    adjustable_clock/clk_BUFG
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[14]/C
                         clock pessimism              0.000     9.926    
                         clock uncertainty           -0.166     9.760    
    SLICE_X173Y295       FDRE (Setup_fdre_C_R)       -0.253     9.507    adjustable_clock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          9.507    
                         arrival time                         -42.220    
  -------------------------------------------------------------------
                         slack                                -32.712    

Slack (VIOLATED) :        -32.712ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        5.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362    -0.537    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259    -0.278 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     2.030    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737     4.767 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616     7.383    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043     7.426 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000     7.426    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.672 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     8.326    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043     8.369 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.628 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     8.628    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.681 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.681    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.734 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     8.734    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.787 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     8.787    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.840 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.840    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.979 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464     9.443    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131     9.574 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     9.574    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.830 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.884 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007     9.892    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.946 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     9.946    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.000 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.000    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.054 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.054    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.108 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.108    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.241 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    10.821    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.193 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.193    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.246 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.246    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.299 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.299    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.352 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.352    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.405 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    11.405    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.458 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.458    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.597 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    11.943    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    12.328 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.328    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.382 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.382    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.436 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.436    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.490 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    12.490    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.655 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    13.536    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    13.661 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    13.661    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.856 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.856    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.909 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.909    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.048 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    14.429    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    14.560 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.560    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.816 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.816    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.870 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    14.870    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.924 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    14.924    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.978 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    14.978    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.032 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.032    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    15.144 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    16.045    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    16.172 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    16.172    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.365 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.365    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.504 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    16.933    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    17.064 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    17.064    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.320 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.320    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.374 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.374    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.428 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.482 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.482    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.536 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.536    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.669 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    18.026    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    18.154 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.154    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.421 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.421    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.474 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.474    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.527 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.527    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.580 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.580    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.633 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.633    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.686 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.686    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.825 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    19.299    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    19.430 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.430    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.686 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.686    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.740 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.740    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.794 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.794    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.848 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.848    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.902 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.902    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.067 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    21.012    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    21.137 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    21.320 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.320    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.453 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    21.833    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    21.961 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.961    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.228 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.228    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.281 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.281    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.334 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.334    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    22.483 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    23.257    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    23.377 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    23.623 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.623    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    23.735 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    24.495    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    24.622 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    24.622    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.815 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.815    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.954 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    25.449    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    25.580 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.580    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.836 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.836    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.890 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.890    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.944 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.944    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.998 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.998    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.052 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.052    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.217 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    26.977    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    27.102 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    27.102    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    27.297 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.297    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.436 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    27.962    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    28.093 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.093    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.349 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.349    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.403 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.403    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.457 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.457    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.511 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.511    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.565 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.565    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    28.730 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    29.515    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    29.794 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.794    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.933 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    30.369    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    30.500 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.500    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.756 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.756    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.810 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.810    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.864 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.864    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.918 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.918    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.972 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.972    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.026 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    31.026    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.159 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    31.629    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    31.757 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    31.757    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.013 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.013    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.067 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    32.067    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.121 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.121    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.175 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    32.175    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.229 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.229    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.362 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    32.895    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    33.023 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    33.023    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.290 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    33.297    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.350 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    33.350    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.403 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    33.403    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.456 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.456    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.509 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.509    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.562 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.562    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.701 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    34.158    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.289 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    34.289    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.545 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    34.545    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.599 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.599    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.653 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.653    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.707 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.707    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.761 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.761    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.815 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.815    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.948 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    35.417    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    35.799 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.799    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.853 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.853    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.907 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.907    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.961 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.961    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.015 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.015    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.069 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    36.069    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    36.202 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    36.715    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    36.843 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.843    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    37.102 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    37.102    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.155 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    37.155    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.208 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    37.208    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.261 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    37.261    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.314 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.314    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.367 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    38.079    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    38.366 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    38.366    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.419 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.419    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.472 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    38.472    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.525 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.525    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.578 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.578    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.631 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.631    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    38.770 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    39.370    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    39.501 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    39.501    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    39.757 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    42.220    adjustable_clock/clear
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     9.926    adjustable_clock/clk_BUFG
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[15]/C
                         clock pessimism              0.000     9.926    
                         clock uncertainty           -0.166     9.760    
    SLICE_X173Y295       FDRE (Setup_fdre_C_R)       -0.253     9.507    adjustable_clock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.507    
                         arrival time                         -42.220    
  -------------------------------------------------------------------
                         slack                                -32.712    

Slack (VIOLATED) :        -32.687ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        5.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362    -0.537    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259    -0.278 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     2.030    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737     4.767 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616     7.383    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043     7.426 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000     7.426    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.672 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     8.326    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043     8.369 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.628 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     8.628    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.681 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.681    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.734 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     8.734    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.787 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     8.787    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.840 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.840    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.979 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464     9.443    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131     9.574 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     9.574    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.830 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.884 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007     9.892    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.946 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     9.946    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.000 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.000    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.054 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.054    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.108 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.108    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.241 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    10.821    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.193 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.193    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.246 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.246    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.299 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.299    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.352 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.352    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.405 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    11.405    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.458 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.458    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.597 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    11.943    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    12.328 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.328    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.382 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.382    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.436 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.436    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.490 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    12.490    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.655 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    13.536    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    13.661 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    13.661    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.856 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.856    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.909 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.909    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.048 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    14.429    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    14.560 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.560    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.816 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.816    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.870 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    14.870    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.924 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    14.924    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.978 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    14.978    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.032 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.032    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    15.144 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    16.045    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    16.172 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    16.172    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.365 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.365    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.504 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    16.933    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    17.064 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    17.064    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.320 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.320    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.374 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.374    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.428 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.482 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.482    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.536 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.536    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.669 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    18.026    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    18.154 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.154    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.421 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.421    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.474 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.474    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.527 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.527    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.580 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.580    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.633 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.633    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.686 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.686    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.825 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    19.299    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    19.430 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.430    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.686 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.686    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.740 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.740    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.794 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.794    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.848 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.848    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.902 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.902    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.067 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    21.012    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    21.137 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    21.320 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.320    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.453 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    21.833    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    21.961 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.961    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.228 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.228    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.281 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.281    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.334 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.334    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    22.483 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    23.257    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    23.377 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    23.623 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.623    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    23.735 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    24.495    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    24.622 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    24.622    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.815 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.815    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.954 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    25.449    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    25.580 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.580    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.836 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.836    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.890 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.890    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.944 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.944    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.998 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.998    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.052 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.052    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.217 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    26.977    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    27.102 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    27.102    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    27.297 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.297    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.436 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    27.962    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    28.093 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.093    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.349 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.349    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.403 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.403    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.457 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.457    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.511 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.511    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.565 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.565    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    28.730 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    29.515    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    29.794 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.794    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.933 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    30.369    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    30.500 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.500    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.756 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.756    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.810 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.810    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.864 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.864    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.918 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.918    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.972 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.972    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.026 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    31.026    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.159 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    31.629    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    31.757 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    31.757    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.013 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.013    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.067 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    32.067    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.121 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.121    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.175 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    32.175    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.229 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.229    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.362 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    32.895    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    33.023 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    33.023    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.290 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    33.297    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.350 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    33.350    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.403 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    33.403    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.456 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.456    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.509 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.509    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.562 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.562    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.701 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    34.158    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.289 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    34.289    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.545 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    34.545    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.599 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.599    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.653 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.653    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.707 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.707    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.761 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.761    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.815 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.815    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.948 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    35.417    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    35.799 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.799    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.853 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.853    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.907 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.907    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.961 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.961    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.015 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.015    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.069 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    36.069    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    36.202 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    36.715    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    36.843 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.843    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    37.102 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    37.102    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.155 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    37.155    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.208 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    37.208    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.261 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    37.261    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.314 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.314    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.367 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    38.079    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    38.366 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    38.366    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.419 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.419    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.472 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    38.472    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.525 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.525    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.578 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.578    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.631 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.631    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    38.770 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    39.370    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    39.501 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    39.501    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    39.757 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    42.220    adjustable_clock/clear
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     9.926    adjustable_clock/clk_BUFG
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[10]/C
                         clock pessimism              0.000     9.926    
                         clock uncertainty           -0.166     9.760    
    SLICE_X172Y295       FDRE (Setup_fdre_C_R)       -0.228     9.532    adjustable_clock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.532    
                         arrival time                         -42.220    
  -------------------------------------------------------------------
                         slack                                -32.687    

Slack (VIOLATED) :        -32.687ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        5.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362    -0.537    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259    -0.278 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     2.030    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737     4.767 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616     7.383    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043     7.426 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000     7.426    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.672 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     8.326    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043     8.369 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.628 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     8.628    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.681 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.681    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.734 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     8.734    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.787 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     8.787    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.840 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.840    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.979 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464     9.443    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131     9.574 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     9.574    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.830 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.884 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007     9.892    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.946 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     9.946    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.000 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.000    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.054 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.054    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.108 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.108    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.241 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    10.821    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.193 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.193    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.246 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.246    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.299 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.299    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.352 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.352    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.405 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    11.405    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.458 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.458    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.597 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    11.943    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    12.328 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.328    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.382 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.382    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.436 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.436    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.490 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    12.490    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.655 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    13.536    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    13.661 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    13.661    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.856 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.856    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.909 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.909    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.048 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    14.429    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    14.560 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.560    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.816 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.816    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.870 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    14.870    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.924 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    14.924    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.978 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    14.978    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.032 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.032    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    15.144 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    16.045    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    16.172 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    16.172    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.365 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.365    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.504 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    16.933    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    17.064 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    17.064    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.320 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.320    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.374 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.374    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.428 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.482 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.482    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.536 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.536    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.669 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    18.026    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    18.154 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.154    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.421 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.421    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.474 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.474    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.527 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.527    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.580 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.580    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.633 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.633    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.686 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.686    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.825 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    19.299    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    19.430 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.430    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.686 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.686    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.740 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.740    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.794 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.794    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.848 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.848    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.902 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.902    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.067 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    21.012    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    21.137 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    21.320 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.320    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.453 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    21.833    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    21.961 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.961    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.228 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.228    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.281 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.281    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.334 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.334    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    22.483 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    23.257    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    23.377 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    23.623 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.623    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    23.735 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    24.495    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    24.622 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    24.622    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.815 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.815    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.954 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    25.449    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    25.580 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.580    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.836 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.836    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.890 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.890    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.944 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.944    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.998 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.998    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.052 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.052    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.217 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    26.977    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    27.102 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    27.102    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    27.297 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.297    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.436 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    27.962    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    28.093 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.093    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.349 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.349    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.403 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.403    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.457 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.457    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.511 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.511    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.565 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.565    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    28.730 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    29.515    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    29.794 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.794    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.933 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    30.369    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    30.500 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.500    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.756 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.756    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.810 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.810    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.864 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.864    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.918 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.918    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.972 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.972    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.026 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    31.026    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.159 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    31.629    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    31.757 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    31.757    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.013 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.013    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.067 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    32.067    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.121 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.121    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.175 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    32.175    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.229 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.229    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.362 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    32.895    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    33.023 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    33.023    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.290 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    33.297    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.350 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    33.350    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.403 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    33.403    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.456 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.456    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.509 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.509    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.562 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.562    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.701 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    34.158    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.289 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    34.289    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.545 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    34.545    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.599 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.599    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.653 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.653    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.707 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.707    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.761 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.761    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.815 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.815    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.948 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    35.417    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    35.799 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.799    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.853 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.853    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.907 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.907    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.961 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.961    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.015 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.015    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.069 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    36.069    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    36.202 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    36.715    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    36.843 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.843    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    37.102 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    37.102    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.155 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    37.155    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.208 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    37.208    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.261 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    37.261    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.314 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.314    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.367 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    38.079    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    38.366 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    38.366    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.419 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.419    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.472 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    38.472    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.525 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.525    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.578 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.578    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.631 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.631    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    38.770 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    39.370    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    39.501 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    39.501    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    39.757 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    42.220    adjustable_clock/clear
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     9.926    adjustable_clock/clk_BUFG
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[11]/C
                         clock pessimism              0.000     9.926    
                         clock uncertainty           -0.166     9.760    
    SLICE_X172Y295       FDRE (Setup_fdre_C_R)       -0.228     9.532    adjustable_clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          9.532    
                         arrival time                         -42.220    
  -------------------------------------------------------------------
                         slack                                -32.687    

Slack (VIOLATED) :        -32.687ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        5.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362    -0.537    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259    -0.278 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     2.030    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737     4.767 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616     7.383    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043     7.426 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000     7.426    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.672 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     8.326    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043     8.369 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.628 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     8.628    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.681 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.681    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.734 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     8.734    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.787 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     8.787    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.840 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.840    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.979 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464     9.443    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131     9.574 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     9.574    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.830 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.884 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007     9.892    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.946 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     9.946    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.000 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.000    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.054 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.054    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.108 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.108    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.241 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    10.821    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.193 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.193    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.246 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.246    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.299 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.299    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.352 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.352    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.405 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    11.405    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.458 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.458    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.597 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    11.943    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    12.328 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.328    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.382 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.382    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.436 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.436    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.490 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    12.490    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.655 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    13.536    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    13.661 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    13.661    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.856 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.856    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.909 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.909    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.048 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    14.429    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    14.560 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.560    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.816 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.816    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.870 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    14.870    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.924 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    14.924    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.978 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    14.978    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.032 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.032    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    15.144 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    16.045    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    16.172 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    16.172    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.365 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.365    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.504 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    16.933    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    17.064 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    17.064    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.320 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.320    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.374 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.374    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.428 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.482 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.482    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.536 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.536    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.669 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    18.026    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    18.154 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.154    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.421 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.421    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.474 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.474    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.527 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.527    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.580 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.580    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.633 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.633    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.686 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.686    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.825 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    19.299    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    19.430 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.430    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.686 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.686    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.740 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.740    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.794 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.794    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.848 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.848    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.902 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.902    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.067 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    21.012    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    21.137 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    21.320 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.320    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.453 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    21.833    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    21.961 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.961    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.228 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.228    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.281 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.281    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.334 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.334    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    22.483 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    23.257    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    23.377 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    23.623 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.623    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    23.735 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    24.495    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    24.622 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    24.622    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.815 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.815    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.954 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    25.449    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    25.580 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.580    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.836 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.836    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.890 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.890    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.944 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.944    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.998 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.998    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.052 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.052    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.217 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    26.977    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    27.102 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    27.102    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    27.297 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.297    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.436 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    27.962    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    28.093 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.093    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.349 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.349    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.403 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.403    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.457 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.457    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.511 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.511    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.565 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.565    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    28.730 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    29.515    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    29.794 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.794    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.933 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    30.369    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    30.500 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.500    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.756 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.756    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.810 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.810    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.864 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.864    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.918 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.918    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.972 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.972    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.026 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    31.026    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.159 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    31.629    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    31.757 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    31.757    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.013 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.013    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.067 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    32.067    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.121 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.121    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.175 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    32.175    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.229 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.229    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.362 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    32.895    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    33.023 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    33.023    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.290 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    33.297    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.350 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    33.350    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.403 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    33.403    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.456 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.456    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.509 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.509    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.562 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.562    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.701 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    34.158    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.289 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    34.289    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.545 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    34.545    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.599 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.599    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.653 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.653    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.707 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.707    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.761 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.761    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.815 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.815    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.948 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    35.417    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    35.799 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.799    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.853 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.853    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.907 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.907    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.961 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.961    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.015 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.015    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.069 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    36.069    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    36.202 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    36.715    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    36.843 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.843    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    37.102 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    37.102    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.155 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    37.155    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.208 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    37.208    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.261 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    37.261    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.314 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.314    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.367 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    38.079    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    38.366 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    38.366    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.419 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.419    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.472 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    38.472    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.525 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.525    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.578 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.578    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.631 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.631    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    38.770 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    39.370    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    39.501 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    39.501    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    39.757 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    42.220    adjustable_clock/clear
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     9.926    adjustable_clock/clk_BUFG
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[8]/C
                         clock pessimism              0.000     9.926    
                         clock uncertainty           -0.166     9.760    
    SLICE_X172Y295       FDRE (Setup_fdre_C_R)       -0.228     9.532    adjustable_clock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          9.532    
                         arrival time                         -42.220    
  -------------------------------------------------------------------
                         slack                                -32.687    

Slack (VIOLATED) :        -32.687ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        5.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362    -0.537    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259    -0.278 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     2.030    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737     4.767 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616     7.383    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043     7.426 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000     7.426    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.672 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     8.326    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043     8.369 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.628 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     8.628    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.681 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.681    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.734 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     8.734    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.787 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     8.787    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.840 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.840    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.979 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464     9.443    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131     9.574 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     9.574    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.830 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.884 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007     9.892    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.946 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     9.946    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.000 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.000    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.054 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.054    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.108 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.108    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.241 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    10.821    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.193 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.193    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.246 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.246    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.299 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.299    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.352 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.352    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.405 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    11.405    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.458 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.458    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.597 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    11.943    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    12.328 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.328    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.382 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.382    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.436 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.436    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.490 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    12.490    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.655 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    13.536    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    13.661 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    13.661    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.856 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.856    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.909 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.909    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.048 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    14.429    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    14.560 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.560    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.816 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.816    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.870 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    14.870    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.924 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    14.924    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.978 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    14.978    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.032 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.032    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    15.144 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    16.045    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    16.172 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    16.172    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.365 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.365    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.504 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    16.933    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    17.064 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    17.064    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.320 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.320    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.374 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.374    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.428 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.482 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.482    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.536 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.536    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.669 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    18.026    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    18.154 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.154    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.421 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.421    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.474 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.474    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.527 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.527    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.580 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.580    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.633 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.633    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.686 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.686    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.825 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    19.299    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    19.430 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.430    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.686 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.686    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.740 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.740    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.794 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.794    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.848 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.848    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.902 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.902    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.067 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    21.012    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    21.137 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    21.320 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.320    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.453 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    21.833    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    21.961 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.961    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.228 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.228    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.281 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.281    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.334 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.334    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    22.483 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    23.257    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    23.377 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    23.623 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.623    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    23.735 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    24.495    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    24.622 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    24.622    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.815 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.815    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.954 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    25.449    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    25.580 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.580    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.836 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.836    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.890 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.890    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.944 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.944    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.998 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.998    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.052 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.052    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.217 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    26.977    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    27.102 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    27.102    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    27.297 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.297    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.436 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    27.962    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    28.093 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.093    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.349 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.349    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.403 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.403    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.457 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.457    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.511 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.511    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.565 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.565    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    28.730 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    29.515    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    29.794 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.794    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.933 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    30.369    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    30.500 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.500    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.756 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.756    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.810 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.810    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.864 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.864    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.918 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.918    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.972 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.972    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.026 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    31.026    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.159 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    31.629    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    31.757 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    31.757    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.013 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.013    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.067 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    32.067    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.121 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.121    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.175 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    32.175    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.229 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.229    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.362 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    32.895    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    33.023 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    33.023    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.290 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    33.297    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.350 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    33.350    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.403 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    33.403    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.456 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.456    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.509 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.509    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.562 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.562    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.701 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    34.158    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.289 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    34.289    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.545 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    34.545    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.599 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.599    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.653 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.653    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.707 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.707    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.761 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.761    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.815 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.815    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.948 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    35.417    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    35.799 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.799    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.853 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.853    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.907 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.907    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.961 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.961    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.015 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.015    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.069 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    36.069    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    36.202 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    36.715    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    36.843 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.843    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    37.102 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    37.102    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.155 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    37.155    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.208 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    37.208    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.261 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    37.261    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.314 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.314    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.367 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    38.079    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    38.366 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    38.366    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.419 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.419    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.472 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    38.472    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.525 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.525    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.578 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.578    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.631 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.631    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    38.770 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    39.370    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    39.501 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    39.501    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    39.757 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    42.220    adjustable_clock/clear
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     9.926    adjustable_clock/clk_BUFG
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[9]/C
                         clock pessimism              0.000     9.926    
                         clock uncertainty           -0.166     9.760    
    SLICE_X172Y295       FDRE (Setup_fdre_C_R)       -0.228     9.532    adjustable_clock/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          9.532    
                         arrival time                         -42.220    
  -------------------------------------------------------------------
                         slack                                -32.687    

Slack (VIOLATED) :        -32.645ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        42.690ns  (logic 20.273ns (47.489%)  route 22.417ns (52.511%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        5.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362    -0.537    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259    -0.278 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     2.030    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737     4.767 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616     7.383    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043     7.426 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000     7.426    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.672 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     8.326    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043     8.369 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.628 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     8.628    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.681 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.681    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.734 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     8.734    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.787 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     8.787    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.840 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.840    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.979 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464     9.443    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131     9.574 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     9.574    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.830 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.884 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007     9.892    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.946 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     9.946    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.000 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.000    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.054 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.054    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.108 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.108    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.241 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    10.821    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.193 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.193    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.246 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.246    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.299 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.299    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.352 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.352    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.405 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    11.405    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.458 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.458    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.597 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    11.943    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    12.328 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.328    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.382 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.382    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.436 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.436    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.490 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    12.490    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.655 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    13.536    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    13.661 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    13.661    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.856 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.856    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.909 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.909    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.048 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    14.429    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    14.560 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.560    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.816 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.816    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.870 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    14.870    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.924 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    14.924    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.978 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    14.978    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.032 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.032    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    15.144 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    16.045    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    16.172 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    16.172    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.365 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.365    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.504 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    16.933    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    17.064 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    17.064    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.320 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.320    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.374 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.374    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.428 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.482 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.482    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.536 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.536    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.669 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    18.026    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    18.154 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.154    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.421 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.421    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.474 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.474    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.527 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.527    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.580 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.580    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.633 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.633    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.686 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.686    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.825 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    19.299    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    19.430 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.430    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.686 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.686    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.740 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.740    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.794 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.794    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.848 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.848    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.902 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.902    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.067 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    21.012    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    21.137 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    21.320 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.320    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.453 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    21.833    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    21.961 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.961    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.228 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.228    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.281 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.281    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.334 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.334    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    22.483 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    23.257    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    23.377 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    23.623 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.623    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    23.735 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    24.495    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    24.622 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    24.622    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.815 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.815    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.954 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    25.449    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    25.580 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.580    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.836 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.836    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.890 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.890    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.944 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.944    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.998 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.998    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.052 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.052    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.217 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    26.977    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    27.102 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    27.102    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    27.297 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.297    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.436 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    27.962    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    28.093 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.093    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.349 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.349    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.403 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.403    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.457 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.457    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.511 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.511    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.565 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.565    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    28.730 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    29.515    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    29.794 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.794    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.933 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    30.369    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    30.500 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.500    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.756 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.756    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.810 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.810    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.864 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.864    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.918 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.918    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.972 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.972    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.026 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    31.026    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.159 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    31.629    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    31.757 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    31.757    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.013 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.013    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.067 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    32.067    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.121 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.121    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.175 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    32.175    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.229 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.229    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.362 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    32.895    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    33.023 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    33.023    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.290 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    33.297    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.350 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    33.350    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.403 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    33.403    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.456 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.456    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.509 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.509    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.562 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.562    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.701 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    34.158    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.289 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    34.289    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.545 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    34.545    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.599 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.599    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.653 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.653    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.707 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.707    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.761 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.761    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.815 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.815    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.948 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    35.417    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    35.799 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.799    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.853 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.853    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.907 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.907    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.961 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.961    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.015 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.015    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.069 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    36.069    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    36.202 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    36.715    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    36.843 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.843    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    37.102 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    37.102    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.155 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    37.155    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.208 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    37.208    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.261 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    37.261    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.314 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.314    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.367 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    38.079    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    38.366 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    38.366    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.419 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.419    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.472 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    38.472    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.525 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.525    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.578 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.578    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.631 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.631    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    38.770 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    39.370    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    39.501 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    39.501    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    39.757 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.396    42.153    adjustable_clock/clear
    SLICE_X173Y296       FDRE                                         r  adjustable_clock/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     9.926    adjustable_clock/clk_BUFG
    SLICE_X173Y296       FDRE                                         r  adjustable_clock/counter_reg[16]/C
                         clock pessimism              0.000     9.926    
                         clock uncertainty           -0.166     9.760    
    SLICE_X173Y296       FDRE (Setup_fdre_C_R)       -0.253     9.507    adjustable_clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          9.507    
                         arrival time                         -42.153    
  -------------------------------------------------------------------
                         slack                                -32.645    

Slack (VIOLATED) :        -32.645ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        42.690ns  (logic 20.273ns (47.489%)  route 22.417ns (52.511%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        5.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362    -0.537    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259    -0.278 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     2.030    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737     4.767 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616     7.383    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043     7.426 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000     7.426    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.672 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654     8.326    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043     8.369 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000     8.369    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.628 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     8.628    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.681 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     8.681    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.734 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     8.734    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.787 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     8.787    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.840 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.840    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.979 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464     9.443    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131     9.574 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     9.574    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.830 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     9.830    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.884 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007     9.892    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.946 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     9.946    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.000 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    10.000    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.054 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.054    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.108 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.108    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    10.241 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    10.821    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    11.193 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    11.193    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.246 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    11.246    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.299 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    11.299    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.352 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    11.352    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.405 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    11.405    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.458 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    11.458    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.597 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    11.943    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    12.328 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    12.328    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.382 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    12.382    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.436 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    12.436    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.490 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    12.490    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.655 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    13.536    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    13.661 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    13.661    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.856 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.856    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.909 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    13.909    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    14.048 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    14.429    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    14.560 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    14.560    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.816 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    14.816    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.870 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    14.870    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.924 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    14.924    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.978 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    14.978    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.032 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.032    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    15.144 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    16.045    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    16.172 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    16.172    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.365 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.365    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    16.504 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    16.933    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    17.064 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    17.064    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    17.320 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    17.320    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.374 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    17.374    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.428 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    17.428    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.482 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    17.482    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.536 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.536    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    17.669 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    18.026    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    18.154 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    18.154    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    18.421 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    18.421    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.474 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    18.474    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.527 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    18.527    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.580 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    18.580    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.633 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    18.633    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.686 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    18.686    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.825 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    19.299    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    19.430 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    19.430    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    19.686 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    19.686    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.740 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    19.740    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.794 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    19.794    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.848 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    19.848    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.902 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.902    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    20.067 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    21.012    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    21.137 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    21.137    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    21.320 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    21.320    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.453 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    21.833    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    21.961 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    21.961    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.228 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    22.228    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.281 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    22.281    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.334 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    22.334    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    22.483 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    23.257    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    23.377 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    23.377    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    23.623 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    23.623    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    23.735 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    24.495    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    24.622 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    24.622    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    24.815 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    24.815    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.954 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    25.449    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    25.580 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    25.580    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.836 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    25.836    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.890 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    25.890    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.944 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    25.944    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.998 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    25.998    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.052 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    26.052    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.217 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    26.977    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    27.102 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    27.102    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    27.297 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    27.297    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    27.436 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    27.962    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    28.093 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    28.093    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    28.349 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    28.349    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.403 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    28.403    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.457 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    28.457    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.511 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    28.511    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.565 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    28.565    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    28.730 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    29.515    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    29.794 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    29.794    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.933 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    30.369    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    30.500 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    30.500    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.756 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    30.756    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.810 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    30.810    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.864 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    30.864    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.918 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    30.918    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.972 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    30.972    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.026 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    31.026    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.159 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    31.629    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    31.757 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    31.757    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.013 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    32.013    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.067 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    32.067    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.121 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.121    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.175 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    32.175    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.229 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.229    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    32.362 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    32.895    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    33.023 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    33.023    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    33.290 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    33.297    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.350 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    33.350    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.403 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    33.403    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.456 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    33.456    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.509 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    33.509    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    33.562 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    33.562    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.701 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    34.158    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    34.289 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    34.289    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.545 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    34.545    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.599 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    34.599    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.653 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    34.653    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.707 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    34.707    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.761 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    34.761    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.815 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    34.815    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.948 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    35.417    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    35.799 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    35.799    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.853 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    35.853    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.907 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    35.907    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    35.961 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    35.961    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.015 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    36.015    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.069 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    36.069    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    36.202 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    36.715    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    36.843 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    36.843    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    37.102 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    37.102    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.155 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    37.155    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.208 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    37.208    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.261 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    37.261    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.314 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    37.314    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.367 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    38.079    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    38.366 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    38.366    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.419 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.419    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.472 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    38.472    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.525 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.525    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.578 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.578    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.631 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.631    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    38.770 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    39.370    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    39.501 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    39.501    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    39.757 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.396    42.153    adjustable_clock/clear
    SLICE_X173Y296       FDRE                                         r  adjustable_clock/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     9.926    adjustable_clock/clk_BUFG
    SLICE_X173Y296       FDRE                                         r  adjustable_clock/counter_reg[17]/C
                         clock pessimism              0.000     9.926    
                         clock uncertainty           -0.166     9.760    
    SLICE_X173Y296       FDRE (Setup_fdre_C_R)       -0.253     9.507    adjustable_clock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.507    
                         arrival time                         -42.153    
  -------------------------------------------------------------------
                         slack                                -32.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 rcv/FSM_sequential_r_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rcv/r_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 0.278ns (4.406%)  route 6.031ns (95.594%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        5.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.575ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401    -2.280    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036    -2.244 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    -1.796    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.713 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.232    -0.481    rcv/clk_BUFG
    SLICE_X170Y156       FDRE                                         r  rcv/FSM_sequential_r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y156       FDRE (Prop_fdre_C_Q)         0.206    -0.275 r  rcv/FSM_sequential_r_state_reg[0]/Q
                         net (fo=28, routed)          4.016     3.741    rcv/r_state__0_0[0]
    SLICE_X170Y157       LUT6 (Prop_lut6_I1_O)        0.036     3.777 r  rcv/r_count[8]_i_7/O
                         net (fo=2, routed)           2.015     5.792    rcv/r_count[8]_i_7_n_0
    SLICE_X170Y157       LUT4 (Prop_lut4_I3_O)        0.036     5.828 r  rcv/r_count[4]_i_1/O
                         net (fo=1, routed)           0.000     5.828    rcv/r_count[4]_i_1_n_0
    SLICE_X170Y157       FDRE                                         r  rcv/r_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.367     5.575    rcv/clk_BUFG
    SLICE_X170Y157       FDRE                                         r  rcv/r_count_reg[4]/C
                         clock pessimism             -0.110     5.465    
                         clock uncertainty            0.166     5.631    
    SLICE_X170Y157       FDRE (Hold_fdre_C_D)         0.189     5.820    rcv/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.820    
                         arrival time                           5.828    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 rcv/FSM_sequential_r_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rcv/r_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 0.287ns (4.543%)  route 6.031ns (95.457%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        5.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.575ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401    -2.280    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036    -2.244 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    -1.796    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.713 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.232    -0.481    rcv/clk_BUFG
    SLICE_X170Y156       FDRE                                         r  rcv/FSM_sequential_r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y156       FDRE (Prop_fdre_C_Q)         0.206    -0.275 r  rcv/FSM_sequential_r_state_reg[0]/Q
                         net (fo=28, routed)          4.016     3.741    rcv/r_state__0_0[0]
    SLICE_X170Y157       LUT6 (Prop_lut6_I1_O)        0.036     3.777 r  rcv/r_count[8]_i_7/O
                         net (fo=2, routed)           2.015     5.792    rcv/r_count[8]_i_7_n_0
    SLICE_X170Y157       LUT4 (Prop_lut4_I3_O)        0.045     5.837 r  rcv/r_count[8]_i_2/O
                         net (fo=1, routed)           0.000     5.837    rcv/r_count[8]_i_2_n_0
    SLICE_X170Y157       FDRE                                         r  rcv/r_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.367     5.575    rcv/clk_BUFG
    SLICE_X170Y157       FDRE                                         r  rcv/r_count_reg[8]/C
                         clock pessimism             -0.110     5.465    
                         clock uncertainty            0.166     5.631    
    SLICE_X170Y157       FDRE (Hold_fdre_C_D)         0.192     5.823    rcv/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.823    
                         arrival time                           5.837    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 PLL_SPI/r_dataToSend_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PLL_SPI/O_SDI_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 0.458ns (7.141%)  route 5.956ns (92.859%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        6.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.567ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401    -2.280    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036    -2.244 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    -1.796    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.713 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.170    -0.543    PLL_SPI/clk_BUFG
    SLICE_X164Y163       FDRE                                         r  PLL_SPI/r_dataToSend_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y163       FDRE (Prop_fdre_C_Q)         0.206    -0.337 r  PLL_SPI/r_dataToSend_reg[0]/Q
                         net (fo=1, routed)           1.783     1.446    PLL_SPI/r_dataToSend_reg_n_0_[0]
    SLICE_X164Y163       LUT6 (Prop_lut6_I3_O)        0.036     1.482 r  PLL_SPI/O_SDI_i_12/O
                         net (fo=1, routed)           0.000     1.482    PLL_SPI/O_SDI_i_12_n_0
    SLICE_X164Y163       MUXF7 (Prop_muxf7_I0_O)      0.080     1.562 r  PLL_SPI/O_SDI_reg_i_6/O
                         net (fo=1, routed)           1.714     3.275    PLL_SPI/O_SDI_reg_i_6_n_0
    SLICE_X169Y165       LUT6 (Prop_lut6_I2_O)        0.100     3.375 r  PLL_SPI/O_SDI_i_3/O
                         net (fo=1, routed)           2.460     5.835    PLL_SPI/O_SDI_i_3_n_0
    SLICE_X168Y164       LUT6 (Prop_lut6_I3_O)        0.036     5.871 r  PLL_SPI/O_SDI_i_1/O
                         net (fo=1, routed)           0.000     5.871    PLL_SPI/O_SDI_i_1_n_0
    SLICE_X168Y164       FDRE                                         r  PLL_SPI/O_SDI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.359     5.567    PLL_SPI/clk_BUFG
    SLICE_X168Y164       FDRE                                         r  PLL_SPI/O_SDI_reg/C
                         clock pessimism             -0.086     5.481    
                         clock uncertainty            0.166     5.647    
    SLICE_X168Y164       FDRE (Hold_fdre_C_D)         0.189     5.836    PLL_SPI/O_SDI_reg
  -------------------------------------------------------------------
                         required time                         -5.836    
                         arrival time                           5.871    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 adjustable_clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 0.419ns (6.546%)  route 5.982ns (93.454%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        5.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.723ns
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401    -2.280    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036    -2.244 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    -1.796    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.713 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347    -0.366    adjustable_clock/clk_BUFG
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y295       FDRE (Prop_fdre_C_Q)         0.178    -0.188 f  adjustable_clock/counter_reg[15]/Q
                         net (fo=5, routed)           5.982     5.794    adjustable_clock/counter_reg[15]
    SLICE_X166Y296       LUT4 (Prop_lut4_I2_O)        0.042     5.836 r  adjustable_clock/clk_out_i_17/O
                         net (fo=1, routed)           0.000     5.836    adjustable_clock/clk_out_i_17_n_0
    SLICE_X166Y296       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     5.949 r  adjustable_clock/clk_out_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.949    adjustable_clock/clk_out_reg_i_7_n_0
    SLICE_X166Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.043     5.992 r  adjustable_clock/clk_out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.992    adjustable_clock/clk_out_reg_i_2_n_0
    SLICE_X166Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.043     6.035 r  adjustable_clock/clk_out_reg_i_1/CO[3]
                         net (fo=13, routed)          0.000     6.035    adjustable_clock/p_0_in
    SLICE_X166Y298       FDRE                                         r  adjustable_clock/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.515     5.723    adjustable_clock/clk_BUFG
    SLICE_X166Y298       FDRE                                         r  adjustable_clock/clk_out_reg/C
                         clock pessimism             -0.123     5.600    
                         clock uncertainty            0.166     5.766    
    SLICE_X166Y298       FDRE (Hold_fdre_C_D)         0.227     5.993    adjustable_clock/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -5.993    
                         arrival time                           6.035    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 r_dacMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/uart_data_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 0.221ns (3.555%)  route 5.996ns (96.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.512ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401    -2.280    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036    -2.244 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    -1.796    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.713 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.171    -0.542    clk_BUFG
    SLICE_X159Y159       FDRE                                         r  r_dacMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y159       FDRE (Prop_fdre_C_Q)         0.178    -0.364 f  r_dacMode_reg[0]/Q
                         net (fo=35, routed)          3.763     3.399    signalgen/adjustable_flag_reg_2
    SLICE_X161Y160       LUT3 (Prop_lut3_I0_O)        0.043     3.442 r  signalgen/uart_data_count[13]_i_3/O
                         net (fo=1, routed)           2.233     5.675    signalgen/uart_data_count[13]_i_3_n_0
    SLICE_X161Y161       FDRE                                         r  signalgen/uart_data_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.304     5.512    signalgen/clk_BUFG
    SLICE_X161Y161       FDRE                                         r  signalgen/uart_data_count_reg[13]/C
                         clock pessimism             -0.086     5.426    
                         clock uncertainty            0.166     5.592    
    SLICE_X161Y161       FDRE (Hold_fdre_C_D)         0.037     5.629    signalgen/uart_data_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.629    
                         arrival time                           5.675    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 r_dacDataLength_msb_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/memory_idx_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 0.613ns (9.699%)  route 5.707ns (90.301%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT4=1)
  Clock Path Skew:        5.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.512ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401    -2.280    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036    -2.244 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    -1.796    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.713 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.227    -0.486    clk_BUFG
    SLICE_X169Y161       FDSE                                         r  r_dacDataLength_msb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y161       FDSE (Prop_fdse_C_Q)         0.178    -0.308 f  r_dacDataLength_msb_reg[0]/Q
                         net (fo=2, routed)           1.828     1.520    signalgen/I96[8]
    SLICE_X168Y160       LUT1 (Prop_lut1_I0_O)        0.036     1.556 r  signalgen/memory_idx[15]_i_23/O
                         net (fo=1, routed)           0.000     1.556    signalgen/memory_idx[15]_i_23_n_0
    SLICE_X168Y160       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.136     1.692 r  signalgen/memory_idx_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.692    signalgen/memory_idx_reg[15]_i_9_n_0
    SLICE_X168Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.043     1.735 r  signalgen/memory_idx_reg[15]_i_7/CO[3]
                         net (fo=12, routed)          1.483     3.219    signalgen/memory_idx_reg[15]_i_7_n_0
    SLICE_X167Y162       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.137     3.356 r  signalgen/memory_idx_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.356    signalgen/memory_idx_reg[15]_i_6_n_0
    SLICE_X167Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.043     3.399 f  signalgen/memory_idx_reg[15]_i_5/CO[3]
                         net (fo=16, routed)          2.395     5.794    signalgen/memory_idx1
    SLICE_X158Y160       LUT4 (Prop_lut4_I3_O)        0.040     5.834 r  signalgen/memory_idx[15]_i_3/O
                         net (fo=1, routed)           0.000     5.834    signalgen/memory_idx[15]_i_3_n_0
    SLICE_X158Y160       FDRE                                         r  signalgen/memory_idx_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.304     5.512    signalgen/clk_BUFG
    SLICE_X158Y160       FDRE                                         r  signalgen/memory_idx_reg[15]/C
                         clock pessimism             -0.086     5.426    
                         clock uncertainty            0.166     5.592    
    SLICE_X158Y160       FDRE (Hold_fdre_C_D)         0.192     5.784    signalgen/memory_idx_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.784    
                         arrival time                           5.834    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 r_dacDataLength_msb_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/memory_idx_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.609ns (9.642%)  route 5.707ns (90.358%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT4=1)
  Clock Path Skew:        5.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.512ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401    -2.280    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036    -2.244 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    -1.796    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.713 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.227    -0.486    clk_BUFG
    SLICE_X169Y161       FDSE                                         r  r_dacDataLength_msb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y161       FDSE (Prop_fdse_C_Q)         0.178    -0.308 f  r_dacDataLength_msb_reg[0]/Q
                         net (fo=2, routed)           1.828     1.520    signalgen/I96[8]
    SLICE_X168Y160       LUT1 (Prop_lut1_I0_O)        0.036     1.556 r  signalgen/memory_idx[15]_i_23/O
                         net (fo=1, routed)           0.000     1.556    signalgen/memory_idx[15]_i_23_n_0
    SLICE_X168Y160       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.136     1.692 r  signalgen/memory_idx_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.692    signalgen/memory_idx_reg[15]_i_9_n_0
    SLICE_X168Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.043     1.735 r  signalgen/memory_idx_reg[15]_i_7/CO[3]
                         net (fo=12, routed)          1.483     3.219    signalgen/memory_idx_reg[15]_i_7_n_0
    SLICE_X167Y162       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.137     3.356 r  signalgen/memory_idx_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.356    signalgen/memory_idx_reg[15]_i_6_n_0
    SLICE_X167Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.043     3.399 f  signalgen/memory_idx_reg[15]_i_5/CO[3]
                         net (fo=16, routed)          2.395     5.794    signalgen/memory_idx1
    SLICE_X158Y160       LUT4 (Prop_lut4_I3_O)        0.036     5.830 r  signalgen/memory_idx[14]_i_1/O
                         net (fo=1, routed)           0.000     5.830    signalgen/memory_idx[14]_i_1_n_0
    SLICE_X158Y160       FDRE                                         r  signalgen/memory_idx_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.304     5.512    signalgen/clk_BUFG
    SLICE_X158Y160       FDRE                                         r  signalgen/memory_idx_reg[14]/C
                         clock pessimism             -0.086     5.426    
                         clock uncertainty            0.166     5.592    
    SLICE_X158Y160       FDRE (Hold_fdre_C_D)         0.188     5.780    signalgen/memory_idx_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.780    
                         arrival time                           5.830    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 r_dacMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/uart_data_count_reg[10]_replica/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 0.214ns (3.372%)  route 6.132ns (96.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.513ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401    -2.280    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036    -2.244 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    -1.796    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.713 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.171    -0.542    clk_BUFG
    SLICE_X159Y159       FDRE                                         r  r_dacMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y159       FDRE (Prop_fdre_C_Q)         0.178    -0.364 f  r_dacMode_reg[0]/Q
                         net (fo=35, routed)          3.763     3.399    signalgen/adjustable_flag_reg_2
    SLICE_X161Y160       LUT3 (Prop_lut3_I0_O)        0.036     3.435 r  signalgen/uart_data_count[10]_i_1/O
                         net (fo=2, routed)           2.369     5.803    signalgen/uart_data_count[10]_i_1_n_0
    SLICE_X162Y160       FDRE                                         r  signalgen/uart_data_count_reg[10]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.305     5.513    signalgen/clk_BUFG
    SLICE_X162Y160       FDRE                                         r  signalgen/uart_data_count_reg[10]_replica/C
                         clock pessimism             -0.086     5.427    
                         clock uncertainty            0.166     5.593    
    SLICE_X162Y160       FDRE (Hold_fdre_C_D)         0.156     5.749    signalgen/uart_data_count_reg[10]_replica
  -------------------------------------------------------------------
                         required time                         -5.749    
                         arrival time                           5.803    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 r_regaddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_dacWRTConfig_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 0.250ns (4.013%)  route 5.980ns (95.987%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        5.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401    -2.280    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036    -2.244 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    -1.796    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.713 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.227    -0.486    clk_BUFG
    SLICE_X167Y158       FDRE                                         r  r_regaddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y158       FDRE (Prop_fdre_C_Q)         0.178    -0.308 f  r_regaddr_reg[7]/Q
                         net (fo=13, routed)          2.166     1.858    r_regaddr[7]
    SLICE_X166Y158       LUT4 (Prop_lut4_I2_O)        0.036     1.894 f  r_dacWRTConfig[7]_i_3/O
                         net (fo=6, routed)           1.612     3.506    r_dacWRTConfig[7]_i_3_n_0
    SLICE_X170Y160       LUT5 (Prop_lut5_I0_O)        0.036     3.542 r  r_dacWRTConfig[7]_i_2/O
                         net (fo=8, routed)           2.202     5.744    r_dacWRTConfig
    SLICE_X171Y160       FDRE                                         r  r_dacWRTConfig_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.365     5.573    clk_BUFG
    SLICE_X171Y160       FDRE                                         r  r_dacWRTConfig_reg[3]/C
                         clock pessimism             -0.086     5.487    
                         clock uncertainty            0.166     5.653    
    SLICE_X171Y160       FDRE (Hold_fdre_C_CE)        0.028     5.681    r_dacWRTConfig_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.681    
                         arrival time                           5.744    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 adjustable_clock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_P
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 0.511ns (8.063%)  route 5.827ns (91.937%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        5.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.727ns
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401    -2.280    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036    -2.244 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    -1.796    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.713 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347    -0.366    adjustable_clock/clk_BUFG
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y295       FDRE (Prop_fdre_C_Q)         0.206    -0.160 r  adjustable_clock/counter_reg[8]/Q
                         net (fo=5, routed)           5.827     5.666    adjustable_clock/counter_reg[8]
    SLICE_X173Y294       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.231     5.897 r  adjustable_clock/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.897    adjustable_clock/counter_reg[8]_i_1__0_n_0
    SLICE_X173Y295       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.074     5.971 r  adjustable_clock/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     5.971    adjustable_clock/counter_reg[12]_i_1__0_n_7
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.519     5.727    adjustable_clock/clk_BUFG
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[12]/C
                         clock pessimism             -0.151     5.576    
                         clock uncertainty            0.166     5.742    
    SLICE_X173Y295       FDRE (Hold_fdre_C_D)         0.165     5.907    adjustable_clock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.907    
                         arrival time                           5.971    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  CLK_OUT1_system_clk_creator

Setup :         1661  Failing Endpoints,  Worst Slack      -44.112ns,  Total Violation   -22844.790ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.984ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -44.112ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -5.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.366ns = ( 4.634 - 5.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362     5.570    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259     5.829 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     8.138    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737    10.875 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616    13.490    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043    13.533 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000    13.533    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.779 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654    14.433    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043    14.476 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000    14.476    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    14.735 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    14.735    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.788 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.788    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.841 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.841    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.894 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.894    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.947 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.947    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.086 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464    15.551    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131    15.682 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    15.682    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.938 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.938    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.992 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007    15.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.053 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.053    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.107 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    16.107    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.161 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    16.161    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.215 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.215    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.348 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    16.928    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.300 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.300    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.353 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    17.353    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.406 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    17.406    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.459 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    17.459    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.512 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    17.512    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.565 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.565    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.704 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    18.050    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    18.435 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    18.435    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.489 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    18.489    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.543 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.543    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.597 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.597    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    18.762 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    19.643    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    19.768 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    19.768    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.963 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    19.963    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.016 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.016    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.155 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    20.537    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    20.668 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    20.668    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.924 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    20.924    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.978 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    20.978    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.032 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.086 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    21.086    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.140 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    21.140    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    21.252 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    22.152    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    22.279 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    22.279    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    22.472 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.472    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.611 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    23.040    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    23.171 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    23.171    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.427 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.535 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    23.535    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.589 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    23.589    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.643 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.643    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.776 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    24.133    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    24.261 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    24.261    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.528 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    24.528    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.581 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    24.581    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.634 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    24.634    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.687 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    24.687    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.740 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.740    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.793 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.793    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.932 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    25.406    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    25.537 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    25.537    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.793 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    25.793    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.847 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    25.847    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.901 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    25.901    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.955 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.955    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.009 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    26.009    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.174 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    27.119    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    27.244 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    27.244    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.427 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.427    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.560 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    27.940    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    28.068 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.335 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.388 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    28.388    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.441 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    28.441    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    28.590 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    29.364    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    29.484 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    29.484    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.730 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.730    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    29.842 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    30.602    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    30.729 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    30.729    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    30.922 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.922    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.061 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    31.557    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    31.688 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    31.688    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.944 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.944    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.998 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    31.998    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.052 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    32.052    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.106 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    32.106    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.160 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    32.160    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    32.325 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    33.084    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    33.209 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    33.209    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    33.404 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    33.404    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.543 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    34.069    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    34.200 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    34.200    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.456 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    34.456    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.510 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    34.510    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.564 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    34.564    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.618 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    34.618    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.672 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.672    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.837 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    35.623    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    35.902 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    35.902    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    36.041 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    36.476    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    36.607 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    36.607    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.863 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    36.863    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.917 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    36.917    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.971 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    36.971    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.025 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    37.025    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.079 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    37.079    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.133 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    37.133    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.266 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    37.736    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    37.864 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    37.864    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.120 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    38.120    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.174 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.174    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.228 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    38.228    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.282 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    38.282    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.336 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    38.336    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    38.469 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    39.002    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    39.130 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    39.130    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.397 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    39.404    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.457 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    39.457    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.510 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    39.510    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.563 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    39.563    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.616 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.616    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.669 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.669    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    39.808 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    40.265    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    40.396 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    40.396    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.652 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    40.652    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.706 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    40.706    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.760 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    40.760    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.814 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    40.814    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.868 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    40.868    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.922 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    40.922    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    41.055 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    41.524    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    41.906 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    41.906    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    41.960 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    41.960    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.014 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    42.014    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.068 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.068    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.122 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    42.122    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.176 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.176    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    42.309 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    42.822    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    42.950 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    42.950    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    43.209 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    43.209    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.262 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    43.262    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.315 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    43.315    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.368 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    43.368    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.421 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.421    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.474 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    44.186    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    44.473 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    44.473    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.526 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.526    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.579 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.579    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.632 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.685 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.685    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.738 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.738    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    44.877 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    45.477    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    45.608 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    45.608    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.864 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    48.327    adjustable_clock/clear
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     4.634    adjustable_clock/clk_BUFG
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[12]/C
                         clock pessimism              0.000     4.634    
                         clock uncertainty           -0.166     4.468    
    SLICE_X173Y295       FDRE (Setup_fdre_C_R)       -0.253     4.215    adjustable_clock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          4.215    
                         arrival time                         -48.327    
  -------------------------------------------------------------------
                         slack                                -44.112    

Slack (VIOLATED) :        -44.112ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -5.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.366ns = ( 4.634 - 5.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362     5.570    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259     5.829 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     8.138    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737    10.875 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616    13.490    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043    13.533 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000    13.533    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.779 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654    14.433    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043    14.476 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000    14.476    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    14.735 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    14.735    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.788 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.788    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.841 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.841    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.894 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.894    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.947 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.947    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.086 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464    15.551    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131    15.682 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    15.682    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.938 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.938    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.992 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007    15.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.053 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.053    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.107 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    16.107    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.161 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    16.161    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.215 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.215    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.348 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    16.928    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.300 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.300    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.353 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    17.353    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.406 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    17.406    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.459 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    17.459    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.512 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    17.512    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.565 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.565    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.704 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    18.050    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    18.435 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    18.435    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.489 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    18.489    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.543 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.543    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.597 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.597    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    18.762 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    19.643    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    19.768 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    19.768    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.963 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    19.963    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.016 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.016    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.155 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    20.537    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    20.668 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    20.668    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.924 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    20.924    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.978 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    20.978    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.032 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.086 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    21.086    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.140 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    21.140    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    21.252 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    22.152    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    22.279 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    22.279    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    22.472 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.472    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.611 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    23.040    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    23.171 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    23.171    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.427 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.535 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    23.535    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.589 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    23.589    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.643 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.643    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.776 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    24.133    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    24.261 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    24.261    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.528 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    24.528    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.581 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    24.581    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.634 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    24.634    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.687 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    24.687    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.740 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.740    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.793 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.793    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.932 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    25.406    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    25.537 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    25.537    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.793 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    25.793    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.847 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    25.847    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.901 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    25.901    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.955 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.955    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.009 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    26.009    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.174 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    27.119    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    27.244 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    27.244    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.427 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.427    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.560 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    27.940    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    28.068 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.335 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.388 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    28.388    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.441 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    28.441    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    28.590 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    29.364    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    29.484 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    29.484    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.730 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.730    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    29.842 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    30.602    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    30.729 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    30.729    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    30.922 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.922    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.061 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    31.557    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    31.688 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    31.688    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.944 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.944    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.998 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    31.998    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.052 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    32.052    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.106 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    32.106    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.160 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    32.160    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    32.325 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    33.084    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    33.209 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    33.209    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    33.404 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    33.404    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.543 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    34.069    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    34.200 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    34.200    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.456 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    34.456    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.510 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    34.510    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.564 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    34.564    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.618 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    34.618    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.672 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.672    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.837 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    35.623    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    35.902 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    35.902    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    36.041 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    36.476    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    36.607 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    36.607    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.863 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    36.863    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.917 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    36.917    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.971 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    36.971    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.025 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    37.025    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.079 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    37.079    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.133 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    37.133    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.266 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    37.736    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    37.864 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    37.864    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.120 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    38.120    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.174 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.174    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.228 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    38.228    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.282 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    38.282    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.336 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    38.336    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    38.469 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    39.002    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    39.130 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    39.130    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.397 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    39.404    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.457 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    39.457    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.510 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    39.510    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.563 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    39.563    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.616 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.616    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.669 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.669    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    39.808 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    40.265    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    40.396 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    40.396    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.652 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    40.652    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.706 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    40.706    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.760 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    40.760    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.814 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    40.814    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.868 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    40.868    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.922 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    40.922    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    41.055 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    41.524    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    41.906 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    41.906    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    41.960 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    41.960    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.014 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    42.014    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.068 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.068    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.122 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    42.122    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.176 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.176    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    42.309 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    42.822    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    42.950 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    42.950    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    43.209 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    43.209    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.262 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    43.262    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.315 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    43.315    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.368 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    43.368    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.421 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.421    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.474 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    44.186    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    44.473 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    44.473    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.526 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.526    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.579 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.579    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.632 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.685 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.685    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.738 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.738    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    44.877 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    45.477    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    45.608 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    45.608    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.864 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    48.327    adjustable_clock/clear
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     4.634    adjustable_clock/clk_BUFG
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[13]/C
                         clock pessimism              0.000     4.634    
                         clock uncertainty           -0.166     4.468    
    SLICE_X173Y295       FDRE (Setup_fdre_C_R)       -0.253     4.215    adjustable_clock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          4.215    
                         arrival time                         -48.327    
  -------------------------------------------------------------------
                         slack                                -44.112    

Slack (VIOLATED) :        -44.112ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -5.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.366ns = ( 4.634 - 5.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362     5.570    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259     5.829 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     8.138    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737    10.875 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616    13.490    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043    13.533 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000    13.533    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.779 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654    14.433    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043    14.476 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000    14.476    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    14.735 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    14.735    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.788 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.788    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.841 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.841    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.894 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.894    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.947 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.947    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.086 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464    15.551    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131    15.682 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    15.682    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.938 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.938    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.992 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007    15.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.053 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.053    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.107 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    16.107    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.161 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    16.161    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.215 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.215    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.348 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    16.928    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.300 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.300    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.353 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    17.353    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.406 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    17.406    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.459 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    17.459    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.512 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    17.512    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.565 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.565    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.704 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    18.050    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    18.435 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    18.435    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.489 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    18.489    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.543 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.543    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.597 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.597    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    18.762 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    19.643    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    19.768 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    19.768    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.963 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    19.963    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.016 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.016    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.155 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    20.537    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    20.668 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    20.668    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.924 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    20.924    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.978 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    20.978    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.032 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.086 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    21.086    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.140 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    21.140    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    21.252 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    22.152    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    22.279 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    22.279    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    22.472 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.472    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.611 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    23.040    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    23.171 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    23.171    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.427 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.535 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    23.535    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.589 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    23.589    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.643 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.643    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.776 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    24.133    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    24.261 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    24.261    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.528 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    24.528    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.581 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    24.581    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.634 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    24.634    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.687 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    24.687    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.740 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.740    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.793 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.793    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.932 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    25.406    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    25.537 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    25.537    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.793 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    25.793    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.847 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    25.847    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.901 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    25.901    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.955 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.955    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.009 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    26.009    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.174 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    27.119    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    27.244 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    27.244    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.427 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.427    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.560 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    27.940    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    28.068 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.335 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.388 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    28.388    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.441 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    28.441    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    28.590 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    29.364    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    29.484 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    29.484    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.730 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.730    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    29.842 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    30.602    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    30.729 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    30.729    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    30.922 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.922    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.061 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    31.557    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    31.688 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    31.688    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.944 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.944    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.998 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    31.998    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.052 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    32.052    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.106 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    32.106    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.160 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    32.160    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    32.325 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    33.084    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    33.209 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    33.209    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    33.404 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    33.404    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.543 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    34.069    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    34.200 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    34.200    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.456 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    34.456    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.510 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    34.510    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.564 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    34.564    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.618 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    34.618    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.672 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.672    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.837 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    35.623    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    35.902 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    35.902    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    36.041 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    36.476    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    36.607 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    36.607    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.863 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    36.863    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.917 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    36.917    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.971 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    36.971    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.025 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    37.025    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.079 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    37.079    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.133 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    37.133    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.266 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    37.736    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    37.864 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    37.864    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.120 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    38.120    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.174 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.174    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.228 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    38.228    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.282 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    38.282    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.336 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    38.336    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    38.469 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    39.002    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    39.130 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    39.130    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.397 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    39.404    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.457 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    39.457    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.510 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    39.510    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.563 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    39.563    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.616 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.616    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.669 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.669    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    39.808 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    40.265    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    40.396 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    40.396    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.652 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    40.652    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.706 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    40.706    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.760 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    40.760    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.814 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    40.814    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.868 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    40.868    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.922 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    40.922    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    41.055 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    41.524    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    41.906 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    41.906    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    41.960 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    41.960    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.014 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    42.014    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.068 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.068    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.122 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    42.122    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.176 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.176    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    42.309 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    42.822    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    42.950 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    42.950    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    43.209 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    43.209    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.262 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    43.262    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.315 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    43.315    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.368 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    43.368    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.421 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.421    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.474 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    44.186    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    44.473 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    44.473    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.526 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.526    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.579 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.579    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.632 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.685 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.685    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.738 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.738    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    44.877 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    45.477    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    45.608 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    45.608    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.864 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    48.327    adjustable_clock/clear
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     4.634    adjustable_clock/clk_BUFG
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[14]/C
                         clock pessimism              0.000     4.634    
                         clock uncertainty           -0.166     4.468    
    SLICE_X173Y295       FDRE (Setup_fdre_C_R)       -0.253     4.215    adjustable_clock/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          4.215    
                         arrival time                         -48.327    
  -------------------------------------------------------------------
                         slack                                -44.112    

Slack (VIOLATED) :        -44.112ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -5.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.366ns = ( 4.634 - 5.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362     5.570    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259     5.829 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     8.138    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737    10.875 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616    13.490    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043    13.533 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000    13.533    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.779 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654    14.433    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043    14.476 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000    14.476    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    14.735 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    14.735    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.788 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.788    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.841 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.841    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.894 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.894    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.947 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.947    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.086 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464    15.551    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131    15.682 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    15.682    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.938 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.938    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.992 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007    15.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.053 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.053    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.107 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    16.107    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.161 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    16.161    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.215 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.215    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.348 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    16.928    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.300 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.300    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.353 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    17.353    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.406 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    17.406    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.459 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    17.459    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.512 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    17.512    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.565 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.565    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.704 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    18.050    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    18.435 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    18.435    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.489 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    18.489    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.543 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.543    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.597 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.597    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    18.762 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    19.643    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    19.768 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    19.768    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.963 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    19.963    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.016 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.016    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.155 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    20.537    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    20.668 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    20.668    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.924 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    20.924    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.978 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    20.978    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.032 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.086 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    21.086    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.140 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    21.140    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    21.252 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    22.152    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    22.279 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    22.279    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    22.472 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.472    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.611 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    23.040    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    23.171 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    23.171    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.427 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.535 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    23.535    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.589 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    23.589    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.643 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.643    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.776 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    24.133    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    24.261 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    24.261    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.528 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    24.528    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.581 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    24.581    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.634 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    24.634    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.687 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    24.687    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.740 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.740    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.793 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.793    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.932 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    25.406    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    25.537 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    25.537    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.793 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    25.793    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.847 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    25.847    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.901 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    25.901    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.955 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.955    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.009 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    26.009    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.174 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    27.119    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    27.244 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    27.244    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.427 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.427    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.560 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    27.940    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    28.068 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.335 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.388 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    28.388    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.441 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    28.441    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    28.590 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    29.364    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    29.484 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    29.484    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.730 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.730    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    29.842 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    30.602    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    30.729 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    30.729    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    30.922 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.922    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.061 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    31.557    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    31.688 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    31.688    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.944 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.944    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.998 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    31.998    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.052 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    32.052    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.106 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    32.106    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.160 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    32.160    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    32.325 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    33.084    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    33.209 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    33.209    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    33.404 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    33.404    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.543 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    34.069    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    34.200 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    34.200    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.456 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    34.456    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.510 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    34.510    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.564 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    34.564    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.618 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    34.618    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.672 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.672    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.837 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    35.623    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    35.902 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    35.902    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    36.041 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    36.476    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    36.607 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    36.607    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.863 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    36.863    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.917 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    36.917    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.971 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    36.971    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.025 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    37.025    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.079 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    37.079    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.133 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    37.133    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.266 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    37.736    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    37.864 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    37.864    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.120 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    38.120    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.174 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.174    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.228 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    38.228    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.282 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    38.282    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.336 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    38.336    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    38.469 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    39.002    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    39.130 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    39.130    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.397 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    39.404    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.457 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    39.457    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.510 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    39.510    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.563 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    39.563    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.616 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.616    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.669 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.669    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    39.808 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    40.265    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    40.396 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    40.396    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.652 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    40.652    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.706 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    40.706    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.760 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    40.760    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.814 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    40.814    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.868 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    40.868    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.922 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    40.922    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    41.055 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    41.524    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    41.906 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    41.906    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    41.960 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    41.960    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.014 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    42.014    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.068 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.068    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.122 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    42.122    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.176 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.176    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    42.309 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    42.822    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    42.950 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    42.950    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    43.209 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    43.209    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.262 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    43.262    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.315 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    43.315    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.368 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    43.368    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.421 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.421    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.474 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    44.186    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    44.473 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    44.473    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.526 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.526    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.579 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.579    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.632 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.685 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.685    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.738 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.738    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    44.877 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    45.477    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    45.608 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    45.608    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.864 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    48.327    adjustable_clock/clear
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     4.634    adjustable_clock/clk_BUFG
    SLICE_X173Y295       FDRE                                         r  adjustable_clock/counter_reg[15]/C
                         clock pessimism              0.000     4.634    
                         clock uncertainty           -0.166     4.468    
    SLICE_X173Y295       FDRE (Setup_fdre_C_R)       -0.253     4.215    adjustable_clock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          4.215    
                         arrival time                         -48.327    
  -------------------------------------------------------------------
                         slack                                -44.112    

Slack (VIOLATED) :        -44.087ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -5.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.366ns = ( 4.634 - 5.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362     5.570    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259     5.829 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     8.138    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737    10.875 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616    13.490    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043    13.533 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000    13.533    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.779 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654    14.433    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043    14.476 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000    14.476    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    14.735 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    14.735    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.788 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.788    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.841 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.841    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.894 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.894    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.947 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.947    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.086 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464    15.551    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131    15.682 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    15.682    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.938 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.938    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.992 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007    15.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.053 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.053    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.107 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    16.107    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.161 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    16.161    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.215 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.215    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.348 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    16.928    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.300 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.300    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.353 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    17.353    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.406 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    17.406    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.459 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    17.459    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.512 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    17.512    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.565 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.565    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.704 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    18.050    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    18.435 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    18.435    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.489 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    18.489    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.543 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.543    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.597 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.597    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    18.762 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    19.643    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    19.768 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    19.768    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.963 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    19.963    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.016 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.016    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.155 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    20.537    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    20.668 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    20.668    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.924 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    20.924    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.978 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    20.978    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.032 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.086 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    21.086    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.140 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    21.140    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    21.252 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    22.152    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    22.279 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    22.279    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    22.472 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.472    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.611 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    23.040    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    23.171 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    23.171    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.427 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.535 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    23.535    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.589 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    23.589    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.643 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.643    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.776 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    24.133    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    24.261 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    24.261    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.528 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    24.528    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.581 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    24.581    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.634 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    24.634    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.687 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    24.687    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.740 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.740    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.793 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.793    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.932 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    25.406    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    25.537 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    25.537    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.793 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    25.793    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.847 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    25.847    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.901 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    25.901    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.955 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.955    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.009 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    26.009    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.174 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    27.119    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    27.244 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    27.244    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.427 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.427    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.560 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    27.940    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    28.068 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.335 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.388 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    28.388    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.441 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    28.441    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    28.590 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    29.364    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    29.484 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    29.484    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.730 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.730    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    29.842 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    30.602    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    30.729 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    30.729    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    30.922 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.922    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.061 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    31.557    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    31.688 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    31.688    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.944 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.944    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.998 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    31.998    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.052 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    32.052    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.106 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    32.106    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.160 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    32.160    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    32.325 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    33.084    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    33.209 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    33.209    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    33.404 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    33.404    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.543 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    34.069    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    34.200 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    34.200    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.456 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    34.456    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.510 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    34.510    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.564 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    34.564    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.618 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    34.618    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.672 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.672    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.837 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    35.623    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    35.902 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    35.902    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    36.041 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    36.476    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    36.607 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    36.607    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.863 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    36.863    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.917 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    36.917    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.971 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    36.971    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.025 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    37.025    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.079 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    37.079    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.133 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    37.133    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.266 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    37.736    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    37.864 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    37.864    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.120 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    38.120    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.174 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.174    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.228 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    38.228    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.282 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    38.282    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.336 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    38.336    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    38.469 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    39.002    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    39.130 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    39.130    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.397 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    39.404    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.457 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    39.457    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.510 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    39.510    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.563 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    39.563    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.616 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.616    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.669 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.669    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    39.808 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    40.265    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    40.396 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    40.396    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.652 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    40.652    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.706 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    40.706    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.760 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    40.760    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.814 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    40.814    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.868 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    40.868    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.922 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    40.922    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    41.055 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    41.524    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    41.906 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    41.906    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    41.960 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    41.960    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.014 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    42.014    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.068 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.068    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.122 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    42.122    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.176 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.176    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    42.309 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    42.822    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    42.950 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    42.950    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    43.209 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    43.209    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.262 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    43.262    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.315 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    43.315    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.368 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    43.368    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.421 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.421    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.474 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    44.186    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    44.473 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    44.473    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.526 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.526    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.579 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.579    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.632 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.685 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.685    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.738 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.738    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    44.877 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    45.477    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    45.608 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    45.608    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.864 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    48.327    adjustable_clock/clear
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     4.634    adjustable_clock/clk_BUFG
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[10]/C
                         clock pessimism              0.000     4.634    
                         clock uncertainty           -0.166     4.468    
    SLICE_X172Y295       FDRE (Setup_fdre_C_R)       -0.228     4.240    adjustable_clock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                         -48.327    
  -------------------------------------------------------------------
                         slack                                -44.087    

Slack (VIOLATED) :        -44.087ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -5.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.366ns = ( 4.634 - 5.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362     5.570    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259     5.829 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     8.138    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737    10.875 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616    13.490    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043    13.533 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000    13.533    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.779 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654    14.433    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043    14.476 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000    14.476    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    14.735 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    14.735    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.788 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.788    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.841 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.841    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.894 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.894    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.947 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.947    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.086 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464    15.551    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131    15.682 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    15.682    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.938 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.938    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.992 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007    15.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.053 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.053    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.107 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    16.107    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.161 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    16.161    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.215 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.215    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.348 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    16.928    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.300 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.300    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.353 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    17.353    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.406 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    17.406    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.459 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    17.459    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.512 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    17.512    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.565 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.565    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.704 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    18.050    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    18.435 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    18.435    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.489 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    18.489    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.543 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.543    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.597 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.597    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    18.762 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    19.643    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    19.768 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    19.768    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.963 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    19.963    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.016 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.016    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.155 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    20.537    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    20.668 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    20.668    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.924 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    20.924    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.978 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    20.978    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.032 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.086 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    21.086    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.140 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    21.140    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    21.252 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    22.152    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    22.279 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    22.279    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    22.472 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.472    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.611 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    23.040    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    23.171 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    23.171    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.427 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.535 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    23.535    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.589 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    23.589    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.643 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.643    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.776 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    24.133    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    24.261 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    24.261    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.528 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    24.528    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.581 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    24.581    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.634 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    24.634    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.687 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    24.687    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.740 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.740    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.793 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.793    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.932 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    25.406    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    25.537 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    25.537    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.793 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    25.793    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.847 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    25.847    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.901 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    25.901    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.955 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.955    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.009 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    26.009    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.174 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    27.119    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    27.244 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    27.244    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.427 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.427    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.560 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    27.940    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    28.068 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.335 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.388 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    28.388    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.441 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    28.441    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    28.590 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    29.364    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    29.484 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    29.484    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.730 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.730    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    29.842 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    30.602    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    30.729 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    30.729    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    30.922 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.922    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.061 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    31.557    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    31.688 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    31.688    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.944 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.944    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.998 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    31.998    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.052 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    32.052    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.106 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    32.106    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.160 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    32.160    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    32.325 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    33.084    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    33.209 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    33.209    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    33.404 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    33.404    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.543 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    34.069    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    34.200 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    34.200    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.456 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    34.456    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.510 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    34.510    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.564 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    34.564    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.618 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    34.618    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.672 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.672    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.837 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    35.623    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    35.902 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    35.902    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    36.041 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    36.476    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    36.607 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    36.607    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.863 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    36.863    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.917 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    36.917    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.971 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    36.971    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.025 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    37.025    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.079 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    37.079    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.133 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    37.133    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.266 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    37.736    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    37.864 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    37.864    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.120 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    38.120    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.174 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.174    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.228 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    38.228    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.282 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    38.282    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.336 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    38.336    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    38.469 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    39.002    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    39.130 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    39.130    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.397 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    39.404    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.457 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    39.457    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.510 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    39.510    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.563 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    39.563    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.616 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.616    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.669 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.669    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    39.808 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    40.265    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    40.396 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    40.396    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.652 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    40.652    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.706 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    40.706    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.760 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    40.760    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.814 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    40.814    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.868 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    40.868    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.922 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    40.922    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    41.055 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    41.524    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    41.906 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    41.906    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    41.960 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    41.960    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.014 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    42.014    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.068 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.068    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.122 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    42.122    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.176 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.176    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    42.309 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    42.822    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    42.950 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    42.950    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    43.209 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    43.209    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.262 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    43.262    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.315 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    43.315    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.368 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    43.368    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.421 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.421    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.474 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    44.186    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    44.473 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    44.473    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.526 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.526    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.579 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.579    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.632 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.685 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.685    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.738 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.738    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    44.877 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    45.477    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    45.608 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    45.608    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.864 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    48.327    adjustable_clock/clear
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     4.634    adjustable_clock/clk_BUFG
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[11]/C
                         clock pessimism              0.000     4.634    
                         clock uncertainty           -0.166     4.468    
    SLICE_X172Y295       FDRE (Setup_fdre_C_R)       -0.228     4.240    adjustable_clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                         -48.327    
  -------------------------------------------------------------------
                         slack                                -44.087    

Slack (VIOLATED) :        -44.087ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -5.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.366ns = ( 4.634 - 5.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362     5.570    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259     5.829 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     8.138    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737    10.875 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616    13.490    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043    13.533 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000    13.533    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.779 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654    14.433    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043    14.476 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000    14.476    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    14.735 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    14.735    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.788 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.788    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.841 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.841    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.894 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.894    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.947 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.947    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.086 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464    15.551    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131    15.682 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    15.682    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.938 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.938    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.992 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007    15.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.053 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.053    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.107 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    16.107    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.161 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    16.161    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.215 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.215    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.348 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    16.928    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.300 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.300    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.353 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    17.353    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.406 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    17.406    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.459 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    17.459    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.512 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    17.512    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.565 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.565    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.704 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    18.050    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    18.435 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    18.435    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.489 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    18.489    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.543 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.543    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.597 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.597    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    18.762 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    19.643    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    19.768 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    19.768    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.963 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    19.963    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.016 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.016    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.155 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    20.537    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    20.668 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    20.668    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.924 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    20.924    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.978 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    20.978    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.032 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.086 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    21.086    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.140 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    21.140    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    21.252 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    22.152    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    22.279 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    22.279    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    22.472 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.472    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.611 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    23.040    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    23.171 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    23.171    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.427 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.535 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    23.535    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.589 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    23.589    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.643 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.643    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.776 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    24.133    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    24.261 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    24.261    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.528 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    24.528    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.581 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    24.581    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.634 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    24.634    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.687 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    24.687    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.740 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.740    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.793 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.793    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.932 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    25.406    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    25.537 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    25.537    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.793 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    25.793    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.847 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    25.847    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.901 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    25.901    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.955 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.955    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.009 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    26.009    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.174 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    27.119    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    27.244 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    27.244    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.427 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.427    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.560 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    27.940    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    28.068 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.335 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.388 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    28.388    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.441 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    28.441    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    28.590 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    29.364    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    29.484 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    29.484    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.730 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.730    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    29.842 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    30.602    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    30.729 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    30.729    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    30.922 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.922    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.061 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    31.557    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    31.688 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    31.688    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.944 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.944    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.998 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    31.998    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.052 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    32.052    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.106 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    32.106    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.160 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    32.160    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    32.325 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    33.084    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    33.209 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    33.209    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    33.404 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    33.404    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.543 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    34.069    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    34.200 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    34.200    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.456 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    34.456    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.510 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    34.510    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.564 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    34.564    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.618 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    34.618    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.672 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.672    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.837 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    35.623    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    35.902 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    35.902    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    36.041 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    36.476    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    36.607 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    36.607    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.863 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    36.863    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.917 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    36.917    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.971 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    36.971    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.025 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    37.025    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.079 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    37.079    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.133 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    37.133    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.266 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    37.736    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    37.864 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    37.864    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.120 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    38.120    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.174 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.174    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.228 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    38.228    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.282 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    38.282    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.336 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    38.336    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    38.469 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    39.002    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    39.130 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    39.130    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.397 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    39.404    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.457 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    39.457    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.510 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    39.510    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.563 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    39.563    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.616 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.616    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.669 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.669    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    39.808 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    40.265    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    40.396 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    40.396    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.652 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    40.652    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.706 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    40.706    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.760 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    40.760    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.814 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    40.814    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.868 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    40.868    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.922 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    40.922    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    41.055 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    41.524    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    41.906 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    41.906    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    41.960 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    41.960    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.014 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    42.014    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.068 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.068    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.122 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    42.122    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.176 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.176    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    42.309 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    42.822    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    42.950 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    42.950    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    43.209 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    43.209    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.262 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    43.262    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.315 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    43.315    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.368 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    43.368    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.421 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.421    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.474 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    44.186    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    44.473 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    44.473    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.526 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.526    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.579 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.579    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.632 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.685 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.685    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.738 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.738    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    44.877 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    45.477    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    45.608 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    45.608    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.864 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    48.327    adjustable_clock/clear
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     4.634    adjustable_clock/clk_BUFG
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[8]/C
                         clock pessimism              0.000     4.634    
                         clock uncertainty           -0.166     4.468    
    SLICE_X172Y295       FDRE (Setup_fdre_C_R)       -0.228     4.240    adjustable_clock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                         -48.327    
  -------------------------------------------------------------------
                         slack                                -44.087    

Slack (VIOLATED) :        -44.087ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        42.757ns  (logic 20.273ns (47.415%)  route 22.484ns (52.585%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -5.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.366ns = ( 4.634 - 5.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362     5.570    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259     5.829 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     8.138    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737    10.875 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616    13.490    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043    13.533 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000    13.533    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.779 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654    14.433    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043    14.476 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000    14.476    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    14.735 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    14.735    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.788 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.788    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.841 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.841    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.894 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.894    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.947 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.947    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.086 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464    15.551    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131    15.682 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    15.682    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.938 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.938    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.992 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007    15.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.053 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.053    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.107 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    16.107    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.161 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    16.161    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.215 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.215    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.348 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    16.928    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.300 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.300    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.353 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    17.353    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.406 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    17.406    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.459 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    17.459    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.512 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    17.512    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.565 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.565    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.704 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    18.050    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    18.435 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    18.435    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.489 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    18.489    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.543 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.543    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.597 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.597    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    18.762 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    19.643    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    19.768 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    19.768    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.963 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    19.963    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.016 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.016    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.155 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    20.537    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    20.668 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    20.668    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.924 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    20.924    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.978 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    20.978    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.032 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.086 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    21.086    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.140 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    21.140    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    21.252 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    22.152    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    22.279 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    22.279    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    22.472 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.472    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.611 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    23.040    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    23.171 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    23.171    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.427 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.535 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    23.535    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.589 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    23.589    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.643 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.643    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.776 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    24.133    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    24.261 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    24.261    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.528 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    24.528    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.581 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    24.581    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.634 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    24.634    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.687 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    24.687    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.740 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.740    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.793 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.793    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.932 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    25.406    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    25.537 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    25.537    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.793 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    25.793    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.847 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    25.847    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.901 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    25.901    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.955 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.955    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.009 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    26.009    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.174 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    27.119    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    27.244 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    27.244    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.427 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.427    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.560 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    27.940    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    28.068 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.335 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.388 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    28.388    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.441 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    28.441    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    28.590 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    29.364    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    29.484 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    29.484    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.730 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.730    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    29.842 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    30.602    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    30.729 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    30.729    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    30.922 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.922    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.061 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    31.557    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    31.688 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    31.688    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.944 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.944    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.998 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    31.998    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.052 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    32.052    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.106 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    32.106    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.160 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    32.160    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    32.325 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    33.084    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    33.209 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    33.209    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    33.404 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    33.404    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.543 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    34.069    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    34.200 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    34.200    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.456 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    34.456    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.510 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    34.510    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.564 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    34.564    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.618 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    34.618    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.672 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.672    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.837 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    35.623    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    35.902 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    35.902    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    36.041 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    36.476    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    36.607 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    36.607    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.863 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    36.863    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.917 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    36.917    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.971 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    36.971    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.025 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    37.025    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.079 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    37.079    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.133 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    37.133    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.266 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    37.736    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    37.864 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    37.864    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.120 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    38.120    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.174 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.174    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.228 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    38.228    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.282 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    38.282    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.336 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    38.336    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    38.469 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    39.002    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    39.130 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    39.130    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.397 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    39.404    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.457 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    39.457    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.510 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    39.510    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.563 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    39.563    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.616 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.616    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.669 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.669    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    39.808 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    40.265    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    40.396 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    40.396    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.652 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    40.652    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.706 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    40.706    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.760 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    40.760    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.814 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    40.814    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.868 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    40.868    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.922 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    40.922    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    41.055 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    41.524    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    41.906 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    41.906    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    41.960 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    41.960    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.014 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    42.014    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.068 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.068    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.122 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    42.122    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.176 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.176    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    42.309 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    42.822    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    42.950 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    42.950    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    43.209 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    43.209    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.262 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    43.262    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.315 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    43.315    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.368 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    43.368    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.421 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.421    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.474 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    44.186    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    44.473 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    44.473    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.526 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.526    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.579 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.579    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.632 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.685 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.685    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.738 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.738    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    44.877 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    45.477    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    45.608 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    45.608    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.864 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.462    48.327    adjustable_clock/clear
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     4.634    adjustable_clock/clk_BUFG
    SLICE_X172Y295       FDRE                                         r  adjustable_clock/counter_reg[9]/C
                         clock pessimism              0.000     4.634    
                         clock uncertainty           -0.166     4.468    
    SLICE_X172Y295       FDRE (Setup_fdre_C_R)       -0.228     4.240    adjustable_clock/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                         -48.327    
  -------------------------------------------------------------------
                         slack                                -44.087    

Slack (VIOLATED) :        -44.045ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        42.690ns  (logic 20.273ns (47.489%)  route 22.417ns (52.511%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -5.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.366ns = ( 4.634 - 5.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362     5.570    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259     5.829 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     8.138    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737    10.875 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616    13.490    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043    13.533 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000    13.533    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.779 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654    14.433    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043    14.476 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000    14.476    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    14.735 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    14.735    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.788 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.788    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.841 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.841    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.894 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.894    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.947 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.947    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.086 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464    15.551    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131    15.682 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    15.682    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.938 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.938    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.992 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007    15.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.053 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.053    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.107 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    16.107    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.161 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    16.161    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.215 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.215    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.348 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    16.928    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.300 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.300    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.353 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    17.353    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.406 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    17.406    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.459 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    17.459    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.512 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    17.512    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.565 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.565    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.704 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    18.050    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    18.435 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    18.435    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.489 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    18.489    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.543 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.543    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.597 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.597    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    18.762 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    19.643    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    19.768 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    19.768    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.963 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    19.963    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.016 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.016    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.155 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    20.537    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    20.668 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    20.668    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.924 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    20.924    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.978 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    20.978    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.032 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.086 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    21.086    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.140 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    21.140    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    21.252 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    22.152    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    22.279 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    22.279    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    22.472 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.472    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.611 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    23.040    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    23.171 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    23.171    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.427 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.535 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    23.535    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.589 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    23.589    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.643 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.643    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.776 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    24.133    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    24.261 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    24.261    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.528 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    24.528    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.581 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    24.581    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.634 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    24.634    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.687 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    24.687    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.740 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.740    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.793 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.793    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.932 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    25.406    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    25.537 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    25.537    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.793 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    25.793    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.847 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    25.847    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.901 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    25.901    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.955 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.955    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.009 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    26.009    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.174 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    27.119    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    27.244 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    27.244    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.427 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.427    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.560 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    27.940    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    28.068 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.335 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.388 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    28.388    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.441 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    28.441    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    28.590 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    29.364    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    29.484 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    29.484    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.730 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.730    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    29.842 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    30.602    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    30.729 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    30.729    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    30.922 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.922    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.061 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    31.557    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    31.688 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    31.688    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.944 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.944    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.998 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    31.998    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.052 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    32.052    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.106 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    32.106    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.160 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    32.160    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    32.325 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    33.084    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    33.209 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    33.209    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    33.404 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    33.404    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.543 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    34.069    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    34.200 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    34.200    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.456 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    34.456    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.510 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    34.510    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.564 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    34.564    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.618 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    34.618    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.672 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.672    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.837 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    35.623    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    35.902 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    35.902    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    36.041 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    36.476    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    36.607 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    36.607    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.863 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    36.863    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.917 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    36.917    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.971 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    36.971    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.025 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    37.025    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.079 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    37.079    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.133 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    37.133    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.266 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    37.736    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    37.864 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    37.864    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.120 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    38.120    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.174 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.174    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.228 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    38.228    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.282 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    38.282    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.336 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    38.336    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    38.469 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    39.002    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    39.130 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    39.130    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.397 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    39.404    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.457 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    39.457    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.510 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    39.510    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.563 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    39.563    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.616 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.616    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.669 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.669    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    39.808 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    40.265    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    40.396 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    40.396    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.652 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    40.652    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.706 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    40.706    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.760 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    40.760    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.814 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    40.814    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.868 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    40.868    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.922 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    40.922    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    41.055 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    41.524    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    41.906 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    41.906    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    41.960 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    41.960    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.014 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    42.014    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.068 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.068    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.122 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    42.122    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.176 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.176    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    42.309 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    42.822    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    42.950 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    42.950    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    43.209 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    43.209    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.262 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    43.262    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.315 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    43.315    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.368 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    43.368    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.421 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.421    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.474 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    44.186    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    44.473 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    44.473    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.526 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.526    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.579 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.579    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.632 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.685 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.685    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.738 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.738    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    44.877 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    45.477    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    45.608 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    45.608    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.864 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.396    48.260    adjustable_clock/clear
    SLICE_X173Y296       FDRE                                         r  adjustable_clock/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     4.634    adjustable_clock/clk_BUFG
    SLICE_X173Y296       FDRE                                         r  adjustable_clock/counter_reg[16]/C
                         clock pessimism              0.000     4.634    
                         clock uncertainty           -0.166     4.468    
    SLICE_X173Y296       FDRE (Setup_fdre_C_R)       -0.253     4.215    adjustable_clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          4.215    
                         arrival time                         -48.260    
  -------------------------------------------------------------------
                         slack                                -44.045    

Slack (VIOLATED) :        -44.045ns  (required time - arrival time)
  Source:                 r_dacWRTConfig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        42.690ns  (logic 20.273ns (47.489%)  route 22.417ns (52.511%))
  Logic Levels:           153  (CARRY4=130 DSP48E1=1 LUT1=1 LUT2=11 LUT3=10)
  Clock Path Skew:        -5.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.366ns = ( 4.634 - 5.000 ) 
    Source Clock Delay      (SCD):    5.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.362     5.570    clk_BUFG
    SLICE_X168Y161       FDRE                                         r  r_dacWRTConfig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y161       FDRE (Prop_fdre_C_Q)         0.259     5.829 r  r_dacWRTConfig_reg[7]/Q
                         net (fo=1, routed)           2.309     8.138    adjustable_clock/divisor[7]
    DSP48_X16Y64         DSP48E1 (Prop_dsp48e1_A[7]_P[20])
                                                      2.737    10.875 f  adjustable_clock/counter3/P[20]
                         net (fo=26, routed)          2.616    13.490    adjustable_clock/counter3_n_85
    SLICE_X168Y170       LUT1 (Prop_lut1_I0_O)        0.043    13.533 r  adjustable_clock/clk_out_i_57/O
                         net (fo=1, routed)           0.000    13.533    adjustable_clock/clk_out_i_57_n_0
    SLICE_X168Y170       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.779 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.654    14.433    adjustable_clock/counter2[24]
    SLICE_X167Y169       LUT3 (Prop_lut3_I0_O)        0.043    14.476 r  adjustable_clock/clk_out_i_570/O
                         net (fo=1, routed)           0.000    14.476    adjustable_clock/clk_out_i_570_n_0
    SLICE_X167Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    14.735 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    14.735    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X167Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.788 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000    14.788    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X167Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.841 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000    14.841    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X167Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.894 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    14.894    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X167Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.947 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    14.947    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X167Y174       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    15.086 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.464    15.551    adjustable_clock/counter2[23]
    SLICE_X168Y173       LUT2 (Prop_lut2_I1_O)        0.131    15.682 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000    15.682    adjustable_clock/clk_out_i_698_n_0
    SLICE_X168Y173       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.938 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000    15.938    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X168Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.992 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.007    15.999    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X168Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.053 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000    16.053    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X168Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.107 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000    16.107    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X168Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.161 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    16.161    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X168Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.215 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.215    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X168Y179       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.348 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.580    16.928    adjustable_clock/counter2[22]
    SLICE_X169Y176       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    17.300 r  adjustable_clock/clk_out_reg_i_578/CO[3]
                         net (fo=1, routed)           0.000    17.300    adjustable_clock/clk_out_reg_i_578_n_0
    SLICE_X169Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.353 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000    17.353    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X169Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.406 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000    17.406    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X169Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.459 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    17.459    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X169Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.512 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000    17.512    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X169Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.565 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.565    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X169Y182       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.704 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.346    18.050    adjustable_clock/counter2[21]
    SLICE_X168Y180       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    18.435 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000    18.435    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X168Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.489 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000    18.489    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X168Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.543 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000    18.543    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X168Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.597 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000    18.597    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X168Y184       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    18.762 r  adjustable_clock/clk_out_reg_i_119/O[1]
                         net (fo=2, routed)           0.881    19.643    adjustable_clock/clk_out_reg_i_119_n_6
    SLICE_X167Y190       LUT3 (Prop_lut3_I2_O)        0.125    19.768 r  adjustable_clock/clk_out_i_221/O
                         net (fo=1, routed)           0.000    19.768    adjustable_clock/clk_out_i_221_n_0
    SLICE_X167Y190       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    19.963 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    19.963    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X167Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.016 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.016    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X167Y192       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    20.155 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.381    20.537    adjustable_clock/counter2[19]
    SLICE_X168Y192       LUT2 (Prop_lut2_I1_O)        0.131    20.668 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000    20.668    adjustable_clock/clk_out_i_713_n_0
    SLICE_X168Y192       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.924 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.000    20.924    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X168Y193       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.978 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000    20.978    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X168Y194       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.032 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000    21.032    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X168Y195       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.086 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000    21.086    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X168Y196       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.140 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    21.140    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X168Y197       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    21.252 r  adjustable_clock/clk_out_reg_i_68/O[2]
                         net (fo=2, routed)           0.900    22.152    adjustable_clock/clk_out_reg_i_68_n_5
    SLICE_X167Y203       LUT3 (Prop_lut3_I2_O)        0.127    22.279 r  adjustable_clock/clk_out_i_130/O
                         net (fo=1, routed)           0.000    22.279    adjustable_clock/clk_out_i_130_n_0
    SLICE_X167Y203       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    22.472 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.472    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X167Y204       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.611 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.429    23.040    adjustable_clock/counter2[17]
    SLICE_X168Y205       LUT3 (Prop_lut3_I0_O)        0.131    23.171 r  adjustable_clock/clk_out_i_656/O
                         net (fo=1, routed)           0.000    23.171    adjustable_clock/clk_out_i_656_n_0
    SLICE_X168Y205       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.427 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    23.427    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X168Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.481 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    23.481    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X168Y207       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.535 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    23.535    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X168Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.589 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    23.589    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X168Y209       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.643 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    23.643    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X168Y210       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.776 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.357    24.133    adjustable_clock/counter2[16]
    SLICE_X169Y209       LUT2 (Prop_lut2_I1_O)        0.128    24.261 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    24.261    adjustable_clock/clk_out_i_757_n_0
    SLICE_X169Y209       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.528 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    24.528    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X169Y210       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.581 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    24.581    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X169Y211       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.634 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    24.634    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X169Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.687 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    24.687    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X169Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.740 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    24.740    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X169Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.793 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.793    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X169Y215       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    24.932 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.474    25.406    adjustable_clock/counter2[15]
    SLICE_X168Y213       LUT2 (Prop_lut2_I1_O)        0.131    25.537 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    25.537    adjustable_clock/clk_out_i_767_n_0
    SLICE_X168Y213       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    25.793 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    25.793    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X168Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.847 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    25.847    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X168Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.901 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    25.901    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X168Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    25.955 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    25.955    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X168Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.009 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    26.009    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X168Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    26.174 r  adjustable_clock/clk_out_reg_i_84/O[1]
                         net (fo=2, routed)           0.945    27.119    adjustable_clock/clk_out_reg_i_84_n_6
    SLICE_X168Y225       LUT3 (Prop_lut3_I2_O)        0.125    27.244 r  adjustable_clock/clk_out_i_167/O
                         net (fo=1, routed)           0.000    27.244    adjustable_clock/clk_out_i_167_n_0
    SLICE_X168Y225       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    27.427 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    27.427    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X168Y226       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.560 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.380    27.940    adjustable_clock/counter2[13]
    SLICE_X169Y225       LUT2 (Prop_lut2_I1_O)        0.128    28.068 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    28.068    adjustable_clock/clk_out_i_774_n_0
    SLICE_X169Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.335 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    28.335    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X169Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.388 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    28.388    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X169Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.441 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    28.441    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X169Y228       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    28.590 r  adjustable_clock/clk_out_reg_i_299/O[3]
                         net (fo=2, routed)           0.774    29.364    adjustable_clock/clk_out_reg_i_299_n_4
    SLICE_X168Y235       LUT3 (Prop_lut3_I2_O)        0.120    29.484 r  adjustable_clock/clk_out_i_303/O
                         net (fo=1, routed)           0.000    29.484    adjustable_clock/clk_out_i_303_n_0
    SLICE_X168Y235       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    29.730 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    29.730    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X168Y236       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    29.842 r  adjustable_clock/clk_out_reg_i_86/O[2]
                         net (fo=2, routed)           0.760    30.602    adjustable_clock/clk_out_reg_i_86_n_5
    SLICE_X169Y241       LUT3 (Prop_lut3_I2_O)        0.127    30.729 r  adjustable_clock/clk_out_i_190/O
                         net (fo=1, routed)           0.000    30.729    adjustable_clock/clk_out_i_190_n_0
    SLICE_X169Y241       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    30.922 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    30.922    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X169Y242       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    31.061 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.496    31.557    adjustable_clock/counter2[10]
    SLICE_X170Y241       LUT2 (Prop_lut2_I1_O)        0.131    31.688 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    31.688    adjustable_clock/clk_out_i_778_n_0
    SLICE_X170Y241       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    31.944 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    31.944    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X170Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.998 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    31.998    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X170Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.052 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    32.052    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X170Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.106 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    32.106    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X170Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.160 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    32.160    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X170Y246       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    32.325 r  adjustable_clock/clk_out_reg_i_90/O[1]
                         net (fo=2, routed)           0.759    33.084    adjustable_clock/clk_out_reg_i_90_n_6
    SLICE_X171Y250       LUT3 (Prop_lut3_I2_O)        0.125    33.209 r  adjustable_clock/clk_out_i_245/O
                         net (fo=1, routed)           0.000    33.209    adjustable_clock/clk_out_i_245_n_0
    SLICE_X171Y250       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    33.404 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    33.404    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X171Y251       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    33.543 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.526    34.069    adjustable_clock/counter2[8]
    SLICE_X170Y250       LUT2 (Prop_lut2_I1_O)        0.131    34.200 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    34.200    adjustable_clock/clk_out_i_785_n_0
    SLICE_X170Y250       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    34.456 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    34.456    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X170Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.510 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    34.510    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X170Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.564 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    34.564    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X170Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.618 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    34.618    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X170Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    34.672 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    34.672    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X170Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    34.837 r  adjustable_clock/clk_out_reg_i_138/O[1]
                         net (fo=2, routed)           0.786    35.623    adjustable_clock/clk_out_reg_i_138_n_6
    SLICE_X171Y261       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279    35.902 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    35.902    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X171Y262       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    36.041 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.435    36.476    adjustable_clock/counter2[6]
    SLICE_X170Y261       LUT2 (Prop_lut2_I1_O)        0.131    36.607 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    36.607    adjustable_clock/clk_out_i_792_n_0
    SLICE_X170Y261       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.863 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    36.863    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X170Y262       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.917 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    36.917    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X170Y263       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.971 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    36.971    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X170Y264       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.025 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    37.025    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X170Y265       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.079 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    37.079    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X170Y266       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    37.133 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    37.133    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X170Y267       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    37.266 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.470    37.736    adjustable_clock/counter2[5]
    SLICE_X170Y269       LUT3 (Prop_lut3_I0_O)        0.128    37.864 r  adjustable_clock/clk_out_i_742/O
                         net (fo=1, routed)           0.000    37.864    adjustable_clock/clk_out_i_742_n_0
    SLICE_X170Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.120 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    38.120    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X170Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.174 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    38.174    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X170Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.228 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    38.228    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X170Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.282 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    38.282    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X170Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.336 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    38.336    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X170Y274       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    38.469 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.533    39.002    adjustable_clock/counter2[4]
    SLICE_X171Y274       LUT2 (Prop_lut2_I1_O)        0.128    39.130 r  adjustable_clock/clk_out_i_800/O
                         net (fo=1, routed)           0.000    39.130    adjustable_clock/clk_out_i_800_n_0
    SLICE_X171Y274       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    39.397 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.007    39.404    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X171Y275       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.457 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    39.457    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X171Y276       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.510 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    39.510    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X171Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.563 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    39.563    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X171Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.616 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.000    39.616    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X171Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.669 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    39.669    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X171Y280       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    39.808 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.457    40.265    adjustable_clock/counter2[3]
    SLICE_X172Y279       LUT2 (Prop_lut2_I1_O)        0.131    40.396 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    40.396    adjustable_clock/clk_out_i_812_n_0
    SLICE_X172Y279       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.652 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    40.652    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X172Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.706 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    40.706    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X172Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.760 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    40.760    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X172Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.814 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    40.814    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X172Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.868 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000    40.868    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X172Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    40.922 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    40.922    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X172Y285       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    41.055 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.469    41.524    adjustable_clock/counter2[2]
    SLICE_X170Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    41.906 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    41.906    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X170Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    41.960 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    41.960    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X170Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.014 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    42.014    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X170Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.068 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    42.068    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X170Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.122 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.000    42.122    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X170Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.176 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.176    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X170Y291       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    42.309 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.513    42.822    adjustable_clock/counter2[1]
    SLICE_X171Y285       LUT2 (Prop_lut2_I1_O)        0.128    42.950 r  adjustable_clock/counter[0]_i_100/O
                         net (fo=1, routed)           0.000    42.950    adjustable_clock/counter[0]_i_100_n_0
    SLICE_X171Y285       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    43.209 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    43.209    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X171Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.262 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    43.262    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X171Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.315 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    43.315    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X171Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.368 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    43.368    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X171Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.421 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    43.421    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X171Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    43.474 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.712    44.186    adjustable_clock/counter2[0]
    SLICE_X171Y292       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    44.473 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    44.473    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X171Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.526 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.526    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X171Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.579 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.579    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X171Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.632 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X171Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.685 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.685    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X171Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.738 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    44.738    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X171Y298       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    44.877 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.600    45.477    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X172Y297       LUT3 (Prop_lut3_I2_O)        0.131    45.608 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    45.608    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X172Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.864 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          2.396    48.260    adjustable_clock/clear
    SLICE_X173Y296       FDRE                                         r  adjustable_clock/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.347     4.634    adjustable_clock/clk_BUFG
    SLICE_X173Y296       FDRE                                         r  adjustable_clock/counter_reg[17]/C
                         clock pessimism              0.000     4.634    
                         clock uncertainty           -0.166     4.468    
    SLICE_X173Y296       FDRE (Setup_fdre_C_R)       -0.253     4.215    adjustable_clock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          4.215    
                         arrival time                         -48.260    
  -------------------------------------------------------------------
                         slack                                -44.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.984ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData7[10]/CE
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.100ns (2.742%)  route 3.548ns (97.258%))
  Logic Levels:           0  
  Clock Path Skew:        -2.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.117ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     2.758    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     2.858 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          3.548     6.406    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y170        ODDR                                         r  ODDR_DACData7[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.943    -0.695    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.035    -0.660 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.777     0.117    adjustable_clock_n_3
    OLOGIC_X1Y170        ODDR                                         r  ODDR_DACData7[10]/C
                         clock pessimism              0.000     0.117    
                         clock uncertainty            0.166     0.283    
    OLOGIC_X1Y170        ODDR (Hold_oddr_C_CE)        0.139     0.422    ODDR_DACData7[10]
  -------------------------------------------------------------------
                         required time                         -0.422    
                         arrival time                           6.406    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.044ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData7[8]/CE
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.100ns (2.693%)  route 3.613ns (97.307%))
  Logic Levels:           0  
  Clock Path Skew:        -2.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.122ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     2.758    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     2.858 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          3.613     6.471    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y172        ODDR                                         r  ODDR_DACData7[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.943    -0.695    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.035    -0.660 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.782     0.122    adjustable_clock_n_3
    OLOGIC_X1Y172        ODDR                                         r  ODDR_DACData7[8]/C
                         clock pessimism              0.000     0.122    
                         clock uncertainty            0.166     0.288    
    OLOGIC_X1Y172        ODDR (Hold_oddr_C_CE)        0.139     0.427    ODDR_DACData7[8]
  -------------------------------------------------------------------
                         required time                         -0.427    
                         arrival time                           6.471    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.085ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData8[1]/CE
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.100ns (2.656%)  route 3.665ns (97.344%))
  Logic Levels:           0  
  Clock Path Skew:        -2.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.133ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     2.758    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     2.858 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          3.665     6.524    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y174        ODDR                                         r  ODDR_DACData8[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.943    -0.695    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.035    -0.660 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.793     0.133    adjustable_clock_n_3
    OLOGIC_X1Y174        ODDR                                         r  ODDR_DACData8[1]/C
                         clock pessimism              0.000     0.133    
                         clock uncertainty            0.166     0.299    
    OLOGIC_X1Y174        ODDR (Hold_oddr_C_CE)        0.139     0.438    ODDR_DACData8[1]
  -------------------------------------------------------------------
                         required time                         -0.438    
                         arrival time                           6.524    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.166ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData7[5]/CE
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.100ns (2.619%)  route 3.718ns (97.381%))
  Logic Levels:           0  
  Clock Path Skew:        -2.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.105ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     2.758    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     2.858 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          3.718     6.576    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y182        ODDR                                         r  ODDR_DACData7[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.943    -0.695    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.035    -0.660 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.765     0.105    adjustable_clock_n_3
    OLOGIC_X1Y182        ODDR                                         r  ODDR_DACData7[5]/C
                         clock pessimism              0.000     0.105    
                         clock uncertainty            0.166     0.271    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_CE)        0.139     0.410    ODDR_DACData7[5]
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           6.576    
  -------------------------------------------------------------------
                         slack                                  6.166    

Slack (MET) :             6.167ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData8[7]/CE
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.100ns (2.561%)  route 3.805ns (97.439%))
  Logic Levels:           0  
  Clock Path Skew:        -2.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.191ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     2.758    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     2.858 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          3.805     6.663    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y186        ODDR                                         r  ODDR_DACData8[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.943    -0.695    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.035    -0.660 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.851     0.191    adjustable_clock_n_3
    OLOGIC_X1Y186        ODDR                                         r  ODDR_DACData8[7]/C
                         clock pessimism              0.000     0.191    
                         clock uncertainty            0.166     0.357    
    OLOGIC_X1Y186        ODDR (Hold_oddr_C_CE)        0.139     0.496    ODDR_DACData8[7]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           6.663    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.193ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData7[9]/CE
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 0.100ns (2.444%)  route 3.992ns (97.556%))
  Logic Levels:           0  
  Clock Path Skew:        -2.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.351ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     2.758    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     2.858 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          3.992     6.850    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y190        ODDR                                         r  ODDR_DACData7[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.943    -0.695    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.035    -0.660 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          1.011     0.351    adjustable_clock_n_3
    OLOGIC_X1Y190        ODDR                                         r  ODDR_DACData7[9]/C
                         clock pessimism              0.000     0.351    
                         clock uncertainty            0.166     0.517    
    OLOGIC_X1Y190        ODDR (Hold_oddr_C_CE)        0.139     0.656    ODDR_DACData7[9]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           6.850    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.219ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData7[1]/CE
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.100ns (2.303%)  route 4.242ns (97.697%))
  Logic Levels:           0  
  Clock Path Skew:        -2.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     2.758    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     2.858 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          4.242     7.100    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y112        ODDR                                         r  ODDR_DACData7[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.943    -0.695    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.035    -0.660 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          1.236     0.576    adjustable_clock_n_3
    OLOGIC_X1Y112        ODDR                                         r  ODDR_DACData7[1]/C
                         clock pessimism              0.000     0.576    
                         clock uncertainty            0.166     0.742    
    OLOGIC_X1Y112        ODDR (Hold_oddr_C_CE)        0.139     0.881    ODDR_DACData7[1]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           7.100    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.225ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData7[7]/CE
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.100ns (2.120%)  route 4.618ns (97.880%))
  Logic Levels:           0  
  Clock Path Skew:        -1.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     2.758    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     2.858 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          4.618     7.476    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y68         ODDR                                         r  ODDR_DACData7[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.943    -0.695    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.035    -0.660 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          1.607     0.947    adjustable_clock_n_3
    OLOGIC_X1Y68         ODDR                                         r  ODDR_DACData7[7]/C
                         clock pessimism              0.000     0.947    
                         clock uncertainty            0.166     1.113    
    OLOGIC_X1Y68         ODDR (Hold_oddr_C_CE)        0.139     1.252    ODDR_DACData7[7]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           7.476    
  -------------------------------------------------------------------
                         slack                                  6.225    

Slack (MET) :             6.240ns  (arrival time - required time)
  Source:                 signalgen/r_memory_I_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData8[7]/D1
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.585ns (15.720%)  route 3.136ns (84.280%))
  Logic Levels:           0  
  Clock Path Skew:        -2.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.191ns
    Source Clock Delay      (SCD):    2.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.654     2.789    signalgen/clk_BUFG
    RAMB36_X10Y31        RAMB36E1                                     r  signalgen/r_memory_I_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y31        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     3.374 r  signalgen/r_memory_I_reg_3/DOBDO[1]
                         net (fo=2, routed)           3.136     6.510    w_DACData_I[7]
    OLOGIC_X1Y186        ODDR                                         r  ODDR_DACData8[7]/D1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.943    -0.695    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.035    -0.660 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.851     0.191    adjustable_clock_n_3
    OLOGIC_X1Y186        ODDR                                         r  ODDR_DACData8[7]/C
                         clock pessimism              0.000     0.191    
                         clock uncertainty            0.166     0.357    
    OLOGIC_X1Y186        ODDR (Hold_oddr_C_D1)       -0.087     0.270    ODDR_DACData8[7]
  -------------------------------------------------------------------
                         required time                         -0.270    
                         arrival time                           6.510    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.257ns  (arrival time - required time)
  Source:                 r_oddrsettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData7[11]/CE
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.100ns (2.549%)  route 3.823ns (97.451%))
  Logic Levels:           0  
  Clock Path Skew:        -2.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.120ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.623     2.758    clk_BUFG
    SLICE_X167Y159       FDRE                                         r  r_oddrsettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y159       FDRE (Prop_fdre_C_Q)         0.100     2.858 r  r_oddrsettings_reg[0]/Q
                         net (fo=25, routed)          3.823     6.681    r_oddrsettings_reg_n_0_[0]
    OLOGIC_X1Y166        ODDR                                         r  ODDR_DACData7[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.943    -0.695    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.035    -0.660 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.780     0.120    adjustable_clock_n_3
    OLOGIC_X1Y166        ODDR                                         r  ODDR_DACData7[11]/C
                         clock pessimism              0.000     0.120    
                         clock uncertainty            0.166     0.286    
    OLOGIC_X1Y166        ODDR (Hold_oddr_C_CE)        0.139     0.425    ODDR_DACData7[11]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           6.681    
  -------------------------------------------------------------------
                         slack                                  6.257    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  CLK_OUT1_system_clk_creator

Setup :           15  Failing Endpoints,  Worst Slack       -5.578ns,  Total Violation      -80.641ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.578ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.223ns (2.170%)  route 10.055ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.547ns = ( 4.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298    -0.601    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223    -0.378 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)         10.055     9.677    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     4.453    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism             -0.100     4.353    
                         clock uncertainty           -0.067     4.285    
    SLICE_X162Y167       FDCE (Recov_fdce_C_CLR)     -0.187     4.098    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                          4.098    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 -5.578    

Slack (VIOLATED) :        -5.578ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.223ns (2.170%)  route 10.055ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.547ns = ( 4.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298    -0.601    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223    -0.378 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)         10.055     9.677    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     4.453    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism             -0.100     4.353    
                         clock uncertainty           -0.067     4.285    
    SLICE_X162Y167       FDCE (Recov_fdce_C_CLR)     -0.187     4.098    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                          4.098    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 -5.578    

Slack (VIOLATED) :        -5.578ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.223ns (2.170%)  route 10.055ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.547ns = ( 4.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298    -0.601    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223    -0.378 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)         10.055     9.677    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     4.453    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism             -0.100     4.353    
                         clock uncertainty           -0.067     4.285    
    SLICE_X162Y167       FDCE (Recov_fdce_C_CLR)     -0.187     4.098    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                          4.098    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 -5.578    

Slack (VIOLATED) :        -5.545ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.223ns (2.170%)  route 10.055ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.547ns = ( 4.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298    -0.601    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223    -0.378 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)         10.055     9.677    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     4.453    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism             -0.100     4.353    
                         clock uncertainty           -0.067     4.285    
    SLICE_X162Y167       FDCE (Recov_fdce_C_CLR)     -0.154     4.131    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          4.131    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 -5.545    

Slack (VIOLATED) :        -5.545ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.223ns (2.170%)  route 10.055ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.547ns = ( 4.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298    -0.601    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223    -0.378 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)         10.055     9.677    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     4.453    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism             -0.100     4.353    
                         clock uncertainty           -0.067     4.285    
    SLICE_X162Y167       FDCE (Recov_fdce_C_CLR)     -0.154     4.131    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                          4.131    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 -5.545    

Slack (VIOLATED) :        -5.545ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.223ns (2.170%)  route 10.055ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.547ns = ( 4.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298    -0.601    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223    -0.378 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)         10.055     9.677    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     4.453    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism             -0.100     4.353    
                         clock uncertainty           -0.067     4.285    
    SLICE_X162Y167       FDCE (Recov_fdce_C_CLR)     -0.154     4.131    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                          4.131    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 -5.545    

Slack (VIOLATED) :        -5.418ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        10.035ns  (logic 0.236ns (2.352%)  route 9.799ns (97.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.547ns = ( 4.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298    -0.601    trx/clk_BUFG
    SLICE_X156Y166       FDRE                                         r  trx/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y166       FDRE (Prop_fdre_C_Q)         0.236    -0.365 f  trx/rst_reg_replica/Q
                         net (fo=1, routed)           9.799     9.434    trx/div/rst_reg_n_0_repN_alias
    SLICE_X159Y166       FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     4.453    trx/div/clk_BUFG
    SLICE_X159Y166       FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism             -0.077     4.376    
                         clock uncertainty           -0.067     4.308    
    SLICE_X159Y166       FDCE (Recov_fdce_C_CLR)     -0.292     4.016    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                          4.016    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                 -5.418    

Slack (VIOLATED) :        -5.362ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        10.062ns  (logic 0.223ns (2.216%)  route 9.839ns (97.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.546ns = ( 4.454 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298    -0.601    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223    -0.378 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          9.839     9.461    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.167     4.454    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism             -0.100     4.354    
                         clock uncertainty           -0.067     4.286    
    SLICE_X162Y166       FDCE (Recov_fdce_C_CLR)     -0.187     4.099    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                          4.099    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                 -5.362    

Slack (VIOLATED) :        -5.362ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        10.062ns  (logic 0.223ns (2.216%)  route 9.839ns (97.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.546ns = ( 4.454 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298    -0.601    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223    -0.378 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          9.839     9.461    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.167     4.454    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism             -0.100     4.354    
                         clock uncertainty           -0.067     4.286    
    SLICE_X162Y166       FDCE (Recov_fdce_C_CLR)     -0.187     4.099    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                          4.099    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                 -5.362    

Slack (VIOLATED) :        -5.329ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        10.062ns  (logic 0.223ns (2.216%)  route 9.839ns (97.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.546ns = ( 4.454 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298    -0.601    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223    -0.378 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          9.839     9.461    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.167     4.454    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism             -0.100     4.354    
                         clock uncertainty           -0.067     4.286    
    SLICE_X162Y166       FDCE (Recov_fdce_C_CLR)     -0.154     4.132    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.132    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                 -5.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.417ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 0.107ns (2.010%)  route 5.217ns (97.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.466ns
    Source Clock Delay      (SCD):    0.299ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.732    -0.579    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.028    -0.551 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    -0.316    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.290 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     0.299    trx/clk_BUFG
    SLICE_X156Y166       FDRE                                         r  trx/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y166       FDRE (Prop_fdre_C_Q)         0.107     0.406 f  trx/rst_reg_replica/Q
                         net (fo=1, routed)           5.217     5.623    trx/div/rst_reg_n_0_repN_alias
    SLICE_X159Y166       FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.975    -0.663    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035    -0.628 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    -0.352    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.322 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.788     0.466    trx/div/clk_BUFG
    SLICE_X159Y166       FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism             -0.155     0.311    
    SLICE_X159Y166       FDCE (Remov_fdce_C_CLR)     -0.105     0.206    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           5.623    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.554ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 0.100ns (1.807%)  route 5.434ns (98.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.465ns
    Source Clock Delay      (SCD):    0.299ns
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.732    -0.579    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.028    -0.551 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    -0.316    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.290 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     0.299    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     0.399 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.434     5.833    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y168       FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.975    -0.663    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035    -0.628 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    -0.352    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.322 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.787     0.465    trx/div/clk_BUFG
    SLICE_X162Y168       FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism             -0.136     0.329    
    SLICE_X162Y168       FDCE (Remov_fdce_C_CLR)     -0.050     0.279    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.279    
                         arrival time                           5.833    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 0.100ns (1.807%)  route 5.434ns (98.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.465ns
    Source Clock Delay      (SCD):    0.299ns
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.732    -0.579    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.028    -0.551 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    -0.316    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.290 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     0.299    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     0.399 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.434     5.833    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y168       FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.975    -0.663    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035    -0.628 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    -0.352    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.322 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.787     0.465    trx/div/clk_BUFG
    SLICE_X162Y168       FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism             -0.136     0.329    
    SLICE_X162Y168       FDCE (Remov_fdce_C_CLR)     -0.050     0.279    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.279    
                         arrival time                           5.833    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 0.100ns (1.807%)  route 5.434ns (98.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.465ns
    Source Clock Delay      (SCD):    0.299ns
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.732    -0.579    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.028    -0.551 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    -0.316    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.290 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     0.299    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     0.399 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.434     5.833    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y168       FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.975    -0.663    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035    -0.628 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    -0.352    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.322 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.787     0.465    trx/div/clk_BUFG
    SLICE_X162Y168       FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism             -0.136     0.329    
    SLICE_X162Y168       FDCE (Remov_fdce_C_CLR)     -0.050     0.279    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.279    
                         arrival time                           5.833    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[9]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 0.100ns (1.807%)  route 5.434ns (98.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.465ns
    Source Clock Delay      (SCD):    0.299ns
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.732    -0.579    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.028    -0.551 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    -0.316    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.290 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     0.299    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     0.399 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.434     5.833    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y168       FDCE                                         f  trx/div/r_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.975    -0.663    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035    -0.628 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    -0.352    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.322 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.787     0.465    trx/div/clk_BUFG
    SLICE_X162Y168       FDCE                                         r  trx/div/r_count_reg[9]/C
                         clock pessimism             -0.136     0.329    
    SLICE_X162Y168       FDCE (Remov_fdce_C_CLR)     -0.050     0.279    trx/div/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.279    
                         arrival time                           5.833    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.734ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.100ns (1.749%)  route 5.616ns (98.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.467ns
    Source Clock Delay      (SCD):    0.299ns
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.732    -0.579    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.028    -0.551 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    -0.316    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.290 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     0.299    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     0.399 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.616     6.015    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.975    -0.663    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035    -0.628 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    -0.352    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.322 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.789     0.467    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism             -0.136     0.331    
    SLICE_X162Y166       FDCE (Remov_fdce_C_CLR)     -0.050     0.281    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.281    
                         arrival time                           6.015    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.100ns (1.749%)  route 5.616ns (98.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.467ns
    Source Clock Delay      (SCD):    0.299ns
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.732    -0.579    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.028    -0.551 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    -0.316    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.290 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     0.299    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     0.399 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.616     6.015    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.975    -0.663    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035    -0.628 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    -0.352    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.322 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.789     0.467    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism             -0.136     0.331    
    SLICE_X162Y166       FDCE (Remov_fdce_C_CLR)     -0.050     0.281    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.281    
                         arrival time                           6.015    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.100ns (1.749%)  route 5.616ns (98.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.467ns
    Source Clock Delay      (SCD):    0.299ns
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.732    -0.579    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.028    -0.551 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    -0.316    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.290 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     0.299    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     0.399 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.616     6.015    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.975    -0.663    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035    -0.628 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    -0.352    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.322 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.789     0.467    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism             -0.136     0.331    
    SLICE_X162Y166       FDCE (Remov_fdce_C_CLR)     -0.050     0.281    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.281    
                         arrival time                           6.015    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.100ns (1.749%)  route 5.616ns (98.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.467ns
    Source Clock Delay      (SCD):    0.299ns
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.732    -0.579    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.028    -0.551 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    -0.316    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.290 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     0.299    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     0.399 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.616     6.015    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.975    -0.663    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035    -0.628 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    -0.352    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.322 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.789     0.467    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism             -0.136     0.331    
    SLICE_X162Y166       FDCE (Remov_fdce_C_CLR)     -0.050     0.281    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.281    
                         arrival time                           6.015    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.840ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 0.100ns (1.718%)  route 5.721ns (98.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.466ns
    Source Clock Delay      (SCD):    0.299ns
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.732    -0.579    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.028    -0.551 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    -0.316    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.290 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     0.299    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     0.399 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.721     6.120    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.975    -0.663    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035    -0.628 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    -0.352    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.322 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.788     0.466    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism             -0.136     0.330    
    SLICE_X162Y167       FDCE (Remov_fdce_C_CLR)     -0.050     0.280    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.280    
                         arrival time                           6.120    
  -------------------------------------------------------------------
                         slack                                  5.840    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYSCLK_P
  To Clock:  CLK_OUT1_system_clk_creator

Setup :           15  Failing Endpoints,  Worst Slack      -11.598ns,  Total Violation     -170.938ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.709ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.598ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.223ns (2.170%)  route 10.055ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        -5.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.547ns = ( 4.453 - 5.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298     5.506    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)         10.055    15.784    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     4.453    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism              0.086     4.539    
                         clock uncertainty           -0.166     4.373    
    SLICE_X162Y167       FDCE (Recov_fdce_C_CLR)     -0.187     4.186    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                          4.186    
                         arrival time                         -15.784    
  -------------------------------------------------------------------
                         slack                                -11.598    

Slack (VIOLATED) :        -11.598ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.223ns (2.170%)  route 10.055ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        -5.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.547ns = ( 4.453 - 5.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298     5.506    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)         10.055    15.784    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     4.453    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism              0.086     4.539    
                         clock uncertainty           -0.166     4.373    
    SLICE_X162Y167       FDCE (Recov_fdce_C_CLR)     -0.187     4.186    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                          4.186    
                         arrival time                         -15.784    
  -------------------------------------------------------------------
                         slack                                -11.598    

Slack (VIOLATED) :        -11.598ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.223ns (2.170%)  route 10.055ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        -5.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.547ns = ( 4.453 - 5.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298     5.506    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)         10.055    15.784    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     4.453    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism              0.086     4.539    
                         clock uncertainty           -0.166     4.373    
    SLICE_X162Y167       FDCE (Recov_fdce_C_CLR)     -0.187     4.186    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                          4.186    
                         arrival time                         -15.784    
  -------------------------------------------------------------------
                         slack                                -11.598    

Slack (VIOLATED) :        -11.565ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.223ns (2.170%)  route 10.055ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        -5.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.547ns = ( 4.453 - 5.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298     5.506    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)         10.055    15.784    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     4.453    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism              0.086     4.539    
                         clock uncertainty           -0.166     4.373    
    SLICE_X162Y167       FDCE (Recov_fdce_C_CLR)     -0.154     4.219    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          4.219    
                         arrival time                         -15.784    
  -------------------------------------------------------------------
                         slack                                -11.565    

Slack (VIOLATED) :        -11.565ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.223ns (2.170%)  route 10.055ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        -5.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.547ns = ( 4.453 - 5.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298     5.506    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)         10.055    15.784    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     4.453    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism              0.086     4.539    
                         clock uncertainty           -0.166     4.373    
    SLICE_X162Y167       FDCE (Recov_fdce_C_CLR)     -0.154     4.219    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                          4.219    
                         arrival time                         -15.784    
  -------------------------------------------------------------------
                         slack                                -11.565    

Slack (VIOLATED) :        -11.565ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.223ns (2.170%)  route 10.055ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        -5.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.547ns = ( 4.453 - 5.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298     5.506    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)         10.055    15.784    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     4.453    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism              0.086     4.539    
                         clock uncertainty           -0.166     4.373    
    SLICE_X162Y167       FDCE (Recov_fdce_C_CLR)     -0.154     4.219    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                          4.219    
                         arrival time                         -15.784    
  -------------------------------------------------------------------
                         slack                                -11.565    

Slack (VIOLATED) :        -11.437ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        10.035ns  (logic 0.236ns (2.352%)  route 9.799ns (97.648%))
  Logic Levels:           0  
  Clock Path Skew:        -5.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.547ns = ( 4.453 - 5.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298     5.506    trx/clk_BUFG
    SLICE_X156Y166       FDRE                                         r  trx/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y166       FDRE (Prop_fdre_C_Q)         0.236     5.742 f  trx/rst_reg_replica/Q
                         net (fo=1, routed)           9.799    15.541    trx/div/rst_reg_n_0_repN_alias
    SLICE_X159Y166       FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     4.453    trx/div/clk_BUFG
    SLICE_X159Y166       FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism              0.109     4.562    
                         clock uncertainty           -0.166     4.396    
    SLICE_X159Y166       FDCE (Recov_fdce_C_CLR)     -0.292     4.104    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                          4.104    
                         arrival time                         -15.541    
  -------------------------------------------------------------------
                         slack                                -11.437    

Slack (VIOLATED) :        -11.381ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        10.062ns  (logic 0.223ns (2.216%)  route 9.839ns (97.784%))
  Logic Levels:           0  
  Clock Path Skew:        -5.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.546ns = ( 4.454 - 5.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298     5.506    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          9.839    15.568    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.167     4.454    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism              0.086     4.540    
                         clock uncertainty           -0.166     4.374    
    SLICE_X162Y166       FDCE (Recov_fdce_C_CLR)     -0.187     4.187    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                          4.187    
                         arrival time                         -15.568    
  -------------------------------------------------------------------
                         slack                                -11.381    

Slack (VIOLATED) :        -11.381ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        10.062ns  (logic 0.223ns (2.216%)  route 9.839ns (97.784%))
  Logic Levels:           0  
  Clock Path Skew:        -5.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.546ns = ( 4.454 - 5.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298     5.506    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          9.839    15.568    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.167     4.454    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism              0.086     4.540    
                         clock uncertainty           -0.166     4.374    
    SLICE_X162Y166       FDCE (Recov_fdce_C_CLR)     -0.187     4.187    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                          4.187    
                         arrival time                         -15.568    
  -------------------------------------------------------------------
                         slack                                -11.381    

Slack (VIOLATED) :        -11.348ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        10.062ns  (logic 0.223ns (2.216%)  route 9.839ns (97.784%))
  Logic Levels:           0  
  Clock Path Skew:        -5.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.546ns = ( 4.454 - 5.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298     5.506    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          9.839    15.568    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401     2.720    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036     2.756 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.204    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.287 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.167     4.454    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism              0.086     4.540    
                         clock uncertainty           -0.166     4.374    
    SLICE_X162Y166       FDCE (Recov_fdce_C_CLR)     -0.154     4.220    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.220    
                         arrival time                         -15.568    
  -------------------------------------------------------------------
                         slack                                -11.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.709ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 0.107ns (2.010%)  route 5.217ns (97.990%))
  Logic Levels:           0  
  Clock Path Skew:        -2.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.466ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     2.724    trx/clk_BUFG
    SLICE_X156Y166       FDRE                                         r  trx/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y166       FDRE (Prop_fdre_C_Q)         0.107     2.831 f  trx/rst_reg_replica/Q
                         net (fo=1, routed)           5.217     8.049    trx/div/rst_reg_n_0_repN_alias
    SLICE_X159Y166       FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.975    -0.663    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035    -0.628 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    -0.352    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.322 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.788     0.466    trx/div/clk_BUFG
    SLICE_X159Y166       FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism             -0.187     0.279    
                         clock uncertainty            0.166     0.445    
    SLICE_X159Y166       FDCE (Remov_fdce_C_CLR)     -0.105     0.340    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           8.049    
  -------------------------------------------------------------------
                         slack                                  7.709    

Slack (MET) :             7.845ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 0.100ns (1.807%)  route 5.434ns (98.193%))
  Logic Levels:           0  
  Clock Path Skew:        -2.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.465ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     2.724    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     2.824 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.434     8.258    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y168       FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.975    -0.663    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035    -0.628 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    -0.352    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.322 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.787     0.465    trx/div/clk_BUFG
    SLICE_X162Y168       FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism             -0.168     0.297    
                         clock uncertainty            0.166     0.463    
    SLICE_X162Y168       FDCE (Remov_fdce_C_CLR)     -0.050     0.413    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.413    
                         arrival time                           8.258    
  -------------------------------------------------------------------
                         slack                                  7.845    

Slack (MET) :             7.845ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 0.100ns (1.807%)  route 5.434ns (98.193%))
  Logic Levels:           0  
  Clock Path Skew:        -2.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.465ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     2.724    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     2.824 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.434     8.258    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y168       FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.975    -0.663    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035    -0.628 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    -0.352    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.322 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.787     0.465    trx/div/clk_BUFG
    SLICE_X162Y168       FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism             -0.168     0.297    
                         clock uncertainty            0.166     0.463    
    SLICE_X162Y168       FDCE (Remov_fdce_C_CLR)     -0.050     0.413    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.413    
                         arrival time                           8.258    
  -------------------------------------------------------------------
                         slack                                  7.845    

Slack (MET) :             7.845ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 0.100ns (1.807%)  route 5.434ns (98.193%))
  Logic Levels:           0  
  Clock Path Skew:        -2.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.465ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     2.724    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     2.824 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.434     8.258    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y168       FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.975    -0.663    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035    -0.628 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    -0.352    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.322 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.787     0.465    trx/div/clk_BUFG
    SLICE_X162Y168       FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism             -0.168     0.297    
                         clock uncertainty            0.166     0.463    
    SLICE_X162Y168       FDCE (Remov_fdce_C_CLR)     -0.050     0.413    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.413    
                         arrival time                           8.258    
  -------------------------------------------------------------------
                         slack                                  7.845    

Slack (MET) :             7.845ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[9]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 0.100ns (1.807%)  route 5.434ns (98.193%))
  Logic Levels:           0  
  Clock Path Skew:        -2.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.465ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     2.724    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     2.824 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.434     8.258    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y168       FDCE                                         f  trx/div/r_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.975    -0.663    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035    -0.628 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    -0.352    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.322 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.787     0.465    trx/div/clk_BUFG
    SLICE_X162Y168       FDCE                                         r  trx/div/r_count_reg[9]/C
                         clock pessimism             -0.168     0.297    
                         clock uncertainty            0.166     0.463    
    SLICE_X162Y168       FDCE (Remov_fdce_C_CLR)     -0.050     0.413    trx/div/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.413    
                         arrival time                           8.258    
  -------------------------------------------------------------------
                         slack                                  7.845    

Slack (MET) :             8.026ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.100ns (1.749%)  route 5.616ns (98.251%))
  Logic Levels:           0  
  Clock Path Skew:        -2.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.467ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     2.724    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     2.824 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.616     8.441    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.975    -0.663    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035    -0.628 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    -0.352    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.322 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.789     0.467    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism             -0.168     0.299    
                         clock uncertainty            0.166     0.465    
    SLICE_X162Y166       FDCE (Remov_fdce_C_CLR)     -0.050     0.415    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.415    
                         arrival time                           8.441    
  -------------------------------------------------------------------
                         slack                                  8.026    

Slack (MET) :             8.026ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.100ns (1.749%)  route 5.616ns (98.251%))
  Logic Levels:           0  
  Clock Path Skew:        -2.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.467ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     2.724    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     2.824 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.616     8.441    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.975    -0.663    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035    -0.628 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    -0.352    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.322 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.789     0.467    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism             -0.168     0.299    
                         clock uncertainty            0.166     0.465    
    SLICE_X162Y166       FDCE (Remov_fdce_C_CLR)     -0.050     0.415    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.415    
                         arrival time                           8.441    
  -------------------------------------------------------------------
                         slack                                  8.026    

Slack (MET) :             8.026ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.100ns (1.749%)  route 5.616ns (98.251%))
  Logic Levels:           0  
  Clock Path Skew:        -2.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.467ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     2.724    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     2.824 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.616     8.441    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.975    -0.663    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035    -0.628 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    -0.352    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.322 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.789     0.467    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism             -0.168     0.299    
                         clock uncertainty            0.166     0.465    
    SLICE_X162Y166       FDCE (Remov_fdce_C_CLR)     -0.050     0.415    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.415    
                         arrival time                           8.441    
  -------------------------------------------------------------------
                         slack                                  8.026    

Slack (MET) :             8.026ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.100ns (1.749%)  route 5.616ns (98.251%))
  Logic Levels:           0  
  Clock Path Skew:        -2.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.467ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     2.724    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     2.824 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.616     8.441    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.975    -0.663    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035    -0.628 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    -0.352    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.322 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.789     0.467    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism             -0.168     0.299    
                         clock uncertainty            0.166     0.465    
    SLICE_X162Y166       FDCE (Remov_fdce_C_CLR)     -0.050     0.415    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.415    
                         arrival time                           8.441    
  -------------------------------------------------------------------
                         slack                                  8.026    

Slack (MET) :             8.131ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 0.100ns (1.718%)  route 5.721ns (98.282%))
  Logic Levels:           0  
  Clock Path Skew:        -2.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.466ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     2.724    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     2.824 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.721     8.545    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.975    -0.663    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035    -0.628 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    -0.352    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.322 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.788     0.466    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism             -0.168     0.298    
                         clock uncertainty            0.166     0.464    
    SLICE_X162Y167       FDCE (Remov_fdce_C_CLR)     -0.050     0.414    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           8.545    
  -------------------------------------------------------------------
                         slack                                  8.131    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  SYSCLK_P

Setup :            7  Failing Endpoints,  Worst Slack       -0.199ns,  Total Violation       -1.130ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.199ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.223ns (2.170%)  route 10.055ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        5.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 9.745 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298    -0.601    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223    -0.378 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)         10.055     9.677    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     9.745    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism              0.086     9.831    
                         clock uncertainty           -0.166     9.665    
    SLICE_X162Y167       FDCE (Recov_fdce_C_CLR)     -0.187     9.478    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.478    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 -0.199    

Slack (VIOLATED) :        -0.199ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.223ns (2.170%)  route 10.055ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        5.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 9.745 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298    -0.601    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223    -0.378 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)         10.055     9.677    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     9.745    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism              0.086     9.831    
                         clock uncertainty           -0.166     9.665    
    SLICE_X162Y167       FDCE (Recov_fdce_C_CLR)     -0.187     9.478    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.478    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 -0.199    

Slack (VIOLATED) :        -0.199ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.223ns (2.170%)  route 10.055ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        5.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 9.745 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298    -0.601    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223    -0.378 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)         10.055     9.677    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     9.745    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism              0.086     9.831    
                         clock uncertainty           -0.166     9.665    
    SLICE_X162Y167       FDCE (Recov_fdce_C_CLR)     -0.187     9.478    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.478    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 -0.199    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.223ns (2.170%)  route 10.055ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        5.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 9.745 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298    -0.601    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223    -0.378 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)         10.055     9.677    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     9.745    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism              0.086     9.831    
                         clock uncertainty           -0.166     9.665    
    SLICE_X162Y167       FDCE (Recov_fdce_C_CLR)     -0.154     9.511    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          9.511    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.223ns (2.170%)  route 10.055ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        5.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 9.745 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298    -0.601    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223    -0.378 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)         10.055     9.677    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     9.745    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism              0.086     9.831    
                         clock uncertainty           -0.166     9.665    
    SLICE_X162Y167       FDCE (Recov_fdce_C_CLR)     -0.154     9.511    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.511    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.223ns (2.170%)  route 10.055ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        5.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 9.745 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298    -0.601    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223    -0.378 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)         10.055     9.677    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     9.745    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism              0.086     9.831    
                         clock uncertainty           -0.166     9.665    
    SLICE_X162Y167       FDCE (Recov_fdce_C_CLR)     -0.154     9.511    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.511    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.038ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        10.035ns  (logic 0.236ns (2.352%)  route 9.799ns (97.648%))
  Logic Levels:           0  
  Clock Path Skew:        5.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 9.745 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298    -0.601    trx/clk_BUFG
    SLICE_X156Y166       FDRE                                         r  trx/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y166       FDRE (Prop_fdre_C_Q)         0.236    -0.365 f  trx/rst_reg_replica/Q
                         net (fo=1, routed)           9.799     9.434    trx/div/rst_reg_n_0_repN_alias
    SLICE_X159Y166       FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     9.745    trx/div/clk_BUFG
    SLICE_X159Y166       FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism              0.109     9.854    
                         clock uncertainty           -0.166     9.688    
    SLICE_X159Y166       FDCE (Recov_fdce_C_CLR)     -0.292     9.396    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                          9.396    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                 -0.038    

Slack (MET) :             0.018ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        10.062ns  (logic 0.223ns (2.216%)  route 9.839ns (97.784%))
  Logic Levels:           0  
  Clock Path Skew:        5.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 9.746 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298    -0.601    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223    -0.378 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          9.839     9.461    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.167     9.746    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism              0.086     9.832    
                         clock uncertainty           -0.166     9.666    
    SLICE_X162Y166       FDCE (Recov_fdce_C_CLR)     -0.187     9.479    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.479    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        10.062ns  (logic 0.223ns (2.216%)  route 9.839ns (97.784%))
  Logic Levels:           0  
  Clock Path Skew:        5.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 9.746 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298    -0.601    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223    -0.378 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          9.839     9.461    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.167     9.746    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism              0.086     9.832    
                         clock uncertainty           -0.166     9.666    
    SLICE_X162Y166       FDCE (Recov_fdce_C_CLR)     -0.187     9.479    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.479    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        10.062ns  (logic 0.223ns (2.216%)  route 9.839ns (97.784%))
  Logic Levels:           0  
  Clock Path Skew:        5.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 9.746 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298    -0.601    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223    -0.378 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          9.839     9.461    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.167     9.746    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism              0.086     9.832    
                         clock uncertainty           -0.166     9.666    
    SLICE_X162Y166       FDCE (Recov_fdce_C_CLR)     -0.154     9.512    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  0.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.309ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        8.335ns  (logic 0.178ns (2.136%)  route 8.157ns (97.864%))
  Logic Levels:           0  
  Clock Path Skew:        5.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.505ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401    -2.280    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036    -2.244 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    -1.796    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.713 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166    -0.547    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.178    -0.369 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          8.157     7.788    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y168       FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.297     5.505    trx/div/clk_BUFG
    SLICE_X162Y168       FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism             -0.086     5.419    
                         clock uncertainty            0.166     5.585    
    SLICE_X162Y168       FDCE (Remov_fdce_C_CLR)     -0.106     5.479    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.479    
                         arrival time                           7.788    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.309ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        8.335ns  (logic 0.178ns (2.136%)  route 8.157ns (97.864%))
  Logic Levels:           0  
  Clock Path Skew:        5.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.505ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401    -2.280    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036    -2.244 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    -1.796    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.713 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166    -0.547    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.178    -0.369 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          8.157     7.788    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y168       FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.297     5.505    trx/div/clk_BUFG
    SLICE_X162Y168       FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism             -0.086     5.419    
                         clock uncertainty            0.166     5.585    
    SLICE_X162Y168       FDCE (Remov_fdce_C_CLR)     -0.106     5.479    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.479    
                         arrival time                           7.788    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.309ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        8.335ns  (logic 0.178ns (2.136%)  route 8.157ns (97.864%))
  Logic Levels:           0  
  Clock Path Skew:        5.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.505ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401    -2.280    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036    -2.244 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    -1.796    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.713 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166    -0.547    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.178    -0.369 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          8.157     7.788    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y168       FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.297     5.505    trx/div/clk_BUFG
    SLICE_X162Y168       FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism             -0.086     5.419    
                         clock uncertainty            0.166     5.585    
    SLICE_X162Y168       FDCE (Remov_fdce_C_CLR)     -0.106     5.479    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.479    
                         arrival time                           7.788    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.309ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[9]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        8.335ns  (logic 0.178ns (2.136%)  route 8.157ns (97.864%))
  Logic Levels:           0  
  Clock Path Skew:        5.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.505ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401    -2.280    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036    -2.244 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    -1.796    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.713 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166    -0.547    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.178    -0.369 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          8.157     7.788    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y168       FDCE                                         f  trx/div/r_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.297     5.505    trx/div/clk_BUFG
    SLICE_X162Y168       FDCE                                         r  trx/div/r_count_reg[9]/C
                         clock pessimism             -0.086     5.419    
                         clock uncertainty            0.166     5.585    
    SLICE_X162Y168       FDCE (Remov_fdce_C_CLR)     -0.106     5.479    trx/div/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.479    
                         arrival time                           7.788    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.414ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 0.107ns (2.010%)  route 5.217ns (97.990%))
  Logic Levels:           0  
  Clock Path Skew:        2.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    0.299ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.732    -0.579    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.028    -0.551 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235    -0.316    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.290 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     0.299    trx/clk_BUFG
    SLICE_X156Y166       FDRE                                         r  trx/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y166       FDRE (Prop_fdre_C_Q)         0.107     0.406 f  trx/rst_reg_replica/Q
                         net (fo=1, routed)           5.217     5.623    trx/div/rst_reg_n_0_repN_alias
    SLICE_X159Y166       FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.688     2.206    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.035     2.241 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276     2.517    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.547 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.788     3.335    trx/div/clk_BUFG
    SLICE_X159Y166       FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism             -0.187     3.148    
                         clock uncertainty            0.166     3.314    
    SLICE_X159Y166       FDCE (Remov_fdce_C_CLR)     -0.105     3.209    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -3.209    
                         arrival time                           5.623    
  -------------------------------------------------------------------
                         slack                                  2.414    

Slack (MET) :             2.519ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        8.547ns  (logic 0.178ns (2.083%)  route 8.369ns (97.917%))
  Logic Levels:           0  
  Clock Path Skew:        5.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.507ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401    -2.280    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036    -2.244 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    -1.796    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.713 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166    -0.547    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.178    -0.369 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          8.369     8.000    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.299     5.507    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism             -0.086     5.421    
                         clock uncertainty            0.166     5.587    
    SLICE_X162Y166       FDCE (Remov_fdce_C_CLR)     -0.106     5.481    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.481    
                         arrival time                           8.000    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.519ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        8.547ns  (logic 0.178ns (2.083%)  route 8.369ns (97.917%))
  Logic Levels:           0  
  Clock Path Skew:        5.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.507ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401    -2.280    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036    -2.244 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    -1.796    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.713 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166    -0.547    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.178    -0.369 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          8.369     8.000    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.299     5.507    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism             -0.086     5.421    
                         clock uncertainty            0.166     5.587    
    SLICE_X162Y166       FDCE (Remov_fdce_C_CLR)     -0.106     5.481    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.481    
                         arrival time                           8.000    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.519ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        8.547ns  (logic 0.178ns (2.083%)  route 8.369ns (97.917%))
  Logic Levels:           0  
  Clock Path Skew:        5.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.507ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401    -2.280    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036    -2.244 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    -1.796    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.713 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166    -0.547    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.178    -0.369 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          8.369     8.000    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.299     5.507    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism             -0.086     5.421    
                         clock uncertainty            0.166     5.587    
    SLICE_X162Y166       FDCE (Remov_fdce_C_CLR)     -0.106     5.481    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.481    
                         arrival time                           8.000    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.519ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        8.547ns  (logic 0.178ns (2.083%)  route 8.369ns (97.917%))
  Logic Levels:           0  
  Clock Path Skew:        5.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.507ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401    -2.280    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036    -2.244 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    -1.796    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.713 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166    -0.547    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.178    -0.369 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          8.369     8.000    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.299     5.507    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism             -0.086     5.421    
                         clock uncertainty            0.166     5.587    
    SLICE_X162Y166       FDCE (Remov_fdce_C_CLR)     -0.106     5.481    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.481    
                         arrival time                           8.000    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.698ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        8.725ns  (logic 0.178ns (2.040%)  route 8.547ns (97.960%))
  Logic Levels:           0  
  Clock Path Skew:        5.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.506ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401    -2.280    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036    -2.244 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    -1.796    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.713 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166    -0.547    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.178    -0.369 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          8.547     8.178    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298     5.506    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism             -0.086     5.420    
                         clock uncertainty            0.166     5.586    
    SLICE_X162Y167       FDCE (Remov_fdce_C_CLR)     -0.106     5.480    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.480    
                         arrival time                           8.178    
  -------------------------------------------------------------------
                         slack                                  2.698    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :           15  Failing Endpoints,  Worst Slack       -5.546ns,  Total Violation      -80.160ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.546ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.223ns (2.170%)  route 10.055ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 9.745 - 5.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298     5.506    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)         10.055    15.784    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     9.745    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism              0.715    10.460    
                         clock uncertainty           -0.035    10.425    
    SLICE_X162Y167       FDCE (Recov_fdce_C_CLR)     -0.187    10.238    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.238    
                         arrival time                         -15.784    
  -------------------------------------------------------------------
                         slack                                 -5.546    

Slack (VIOLATED) :        -5.546ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.223ns (2.170%)  route 10.055ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 9.745 - 5.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298     5.506    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)         10.055    15.784    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     9.745    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism              0.715    10.460    
                         clock uncertainty           -0.035    10.425    
    SLICE_X162Y167       FDCE (Recov_fdce_C_CLR)     -0.187    10.238    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                         10.238    
                         arrival time                         -15.784    
  -------------------------------------------------------------------
                         slack                                 -5.546    

Slack (VIOLATED) :        -5.546ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.223ns (2.170%)  route 10.055ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 9.745 - 5.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298     5.506    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)         10.055    15.784    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     9.745    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism              0.715    10.460    
                         clock uncertainty           -0.035    10.425    
    SLICE_X162Y167       FDCE (Recov_fdce_C_CLR)     -0.187    10.238    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                         10.238    
                         arrival time                         -15.784    
  -------------------------------------------------------------------
                         slack                                 -5.546    

Slack (VIOLATED) :        -5.513ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.223ns (2.170%)  route 10.055ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 9.745 - 5.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298     5.506    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)         10.055    15.784    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     9.745    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism              0.715    10.460    
                         clock uncertainty           -0.035    10.425    
    SLICE_X162Y167       FDCE (Recov_fdce_C_CLR)     -0.154    10.271    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                         10.271    
                         arrival time                         -15.784    
  -------------------------------------------------------------------
                         slack                                 -5.513    

Slack (VIOLATED) :        -5.513ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.223ns (2.170%)  route 10.055ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 9.745 - 5.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298     5.506    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)         10.055    15.784    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     9.745    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism              0.715    10.460    
                         clock uncertainty           -0.035    10.425    
    SLICE_X162Y167       FDCE (Recov_fdce_C_CLR)     -0.154    10.271    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.271    
                         arrival time                         -15.784    
  -------------------------------------------------------------------
                         slack                                 -5.513    

Slack (VIOLATED) :        -5.513ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 0.223ns (2.170%)  route 10.055ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 9.745 - 5.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298     5.506    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)         10.055    15.784    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     9.745    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism              0.715    10.460    
                         clock uncertainty           -0.035    10.425    
    SLICE_X162Y167       FDCE (Recov_fdce_C_CLR)     -0.154    10.271    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                         10.271    
                         arrival time                         -15.784    
  -------------------------------------------------------------------
                         slack                                 -5.513    

Slack (VIOLATED) :        -5.386ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        10.035ns  (logic 0.236ns (2.352%)  route 9.799ns (97.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 9.745 - 5.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298     5.506    trx/clk_BUFG
    SLICE_X156Y166       FDRE                                         r  trx/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y166       FDRE (Prop_fdre_C_Q)         0.236     5.742 f  trx/rst_reg_replica/Q
                         net (fo=1, routed)           9.799    15.541    trx/div/rst_reg_n_0_repN_alias
    SLICE_X159Y166       FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.166     9.745    trx/div/clk_BUFG
    SLICE_X159Y166       FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism              0.738    10.483    
                         clock uncertainty           -0.035    10.448    
    SLICE_X159Y166       FDCE (Recov_fdce_C_CLR)     -0.292    10.156    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                         10.156    
                         arrival time                         -15.541    
  -------------------------------------------------------------------
                         slack                                 -5.386    

Slack (VIOLATED) :        -5.330ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        10.062ns  (logic 0.223ns (2.216%)  route 9.839ns (97.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 9.746 - 5.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298     5.506    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          9.839    15.568    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.167     9.746    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism              0.715    10.461    
                         clock uncertainty           -0.035    10.426    
    SLICE_X162Y166       FDCE (Recov_fdce_C_CLR)     -0.187    10.239    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.239    
                         arrival time                         -15.568    
  -------------------------------------------------------------------
                         slack                                 -5.330    

Slack (VIOLATED) :        -5.330ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        10.062ns  (logic 0.223ns (2.216%)  route 9.839ns (97.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 9.746 - 5.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298     5.506    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          9.839    15.568    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.167     9.746    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism              0.715    10.461    
                         clock uncertainty           -0.035    10.426    
    SLICE_X162Y166       FDCE (Recov_fdce_C_CLR)     -0.187    10.239    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.239    
                         arrival time                         -15.568    
  -------------------------------------------------------------------
                         slack                                 -5.330    

Slack (VIOLATED) :        -5.297ns  (required time - arrival time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (recovery check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_P rise@5.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        10.062ns  (logic 0.223ns (2.216%)  route 9.839ns (97.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 9.746 - 5.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.298     5.506    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.223     5.729 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          9.839    15.568    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     8.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     8.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     8.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.167     9.746    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism              0.715    10.461    
                         clock uncertainty           -0.035    10.426    
    SLICE_X162Y166       FDCE (Recov_fdce_C_CLR)     -0.154    10.272    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.272    
                         arrival time                         -15.568    
  -------------------------------------------------------------------
                         slack                                 -5.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.417ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 0.107ns (2.010%)  route 5.217ns (97.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     2.724    trx/clk_BUFG
    SLICE_X156Y166       FDRE                                         r  trx/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y166       FDRE (Prop_fdre_C_Q)         0.107     2.831 f  trx/rst_reg_replica/Q
                         net (fo=1, routed)           5.217     8.049    trx/div/rst_reg_n_0_repN_alias
    SLICE_X159Y166       FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.688     2.206    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.035     2.241 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276     2.517    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.547 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.788     3.335    trx/div/clk_BUFG
    SLICE_X159Y166       FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism             -0.599     2.736    
    SLICE_X159Y166       FDCE (Remov_fdce_C_CLR)     -0.105     2.631    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           8.049    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.554ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 0.100ns (1.807%)  route 5.434ns (98.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.334ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     2.724    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     2.824 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.434     8.258    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y168       FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.688     2.206    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.035     2.241 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276     2.517    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.547 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.787     3.334    trx/div/clk_BUFG
    SLICE_X162Y168       FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism             -0.580     2.754    
    SLICE_X162Y168       FDCE (Remov_fdce_C_CLR)     -0.050     2.704    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           8.258    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 0.100ns (1.807%)  route 5.434ns (98.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.334ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     2.724    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     2.824 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.434     8.258    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y168       FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.688     2.206    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.035     2.241 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276     2.517    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.547 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.787     3.334    trx/div/clk_BUFG
    SLICE_X162Y168       FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism             -0.580     2.754    
    SLICE_X162Y168       FDCE (Remov_fdce_C_CLR)     -0.050     2.704    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           8.258    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 0.100ns (1.807%)  route 5.434ns (98.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.334ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     2.724    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     2.824 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.434     8.258    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y168       FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.688     2.206    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.035     2.241 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276     2.517    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.547 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.787     3.334    trx/div/clk_BUFG
    SLICE_X162Y168       FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism             -0.580     2.754    
    SLICE_X162Y168       FDCE (Remov_fdce_C_CLR)     -0.050     2.704    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           8.258    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[9]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 0.100ns (1.807%)  route 5.434ns (98.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.334ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     2.724    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     2.824 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.434     8.258    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y168       FDCE                                         f  trx/div/r_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.688     2.206    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.035     2.241 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276     2.517    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.547 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.787     3.334    trx/div/clk_BUFG
    SLICE_X162Y168       FDCE                                         r  trx/div/r_count_reg[9]/C
                         clock pessimism             -0.580     2.754    
    SLICE_X162Y168       FDCE (Remov_fdce_C_CLR)     -0.050     2.704    trx/div/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           8.258    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.734ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.100ns (1.749%)  route 5.616ns (98.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.336ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     2.724    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     2.824 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.616     8.441    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.688     2.206    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.035     2.241 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276     2.517    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.547 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.789     3.336    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism             -0.580     2.756    
    SLICE_X162Y166       FDCE (Remov_fdce_C_CLR)     -0.050     2.706    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           8.441    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.100ns (1.749%)  route 5.616ns (98.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.336ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     2.724    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     2.824 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.616     8.441    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.688     2.206    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.035     2.241 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276     2.517    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.547 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.789     3.336    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism             -0.580     2.756    
    SLICE_X162Y166       FDCE (Remov_fdce_C_CLR)     -0.050     2.706    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           8.441    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.100ns (1.749%)  route 5.616ns (98.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.336ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     2.724    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     2.824 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.616     8.441    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.688     2.206    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.035     2.241 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276     2.517    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.547 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.789     3.336    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism             -0.580     2.756    
    SLICE_X162Y166       FDCE (Remov_fdce_C_CLR)     -0.050     2.706    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           8.441    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.100ns (1.749%)  route 5.616ns (98.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.336ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     2.724    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     2.824 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.616     8.441    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y166       FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.688     2.206    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.035     2.241 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276     2.517    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.547 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.789     3.336    trx/div/clk_BUFG
    SLICE_X162Y166       FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism             -0.580     2.756    
    SLICE_X162Y166       FDCE (Remov_fdce_C_CLR)     -0.050     2.706    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           8.441    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.840ns  (arrival time - required time)
  Source:                 trx/rst_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (removal check against rising-edge clock SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_P rise@0.000ns - SYSCLK_P rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 0.100ns (1.718%)  route 5.721ns (98.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.410     1.846    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.028     1.874 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.235     2.109    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.135 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.589     2.724    trx/clk_BUFG
    SLICE_X157Y166       FDRE                                         r  trx/rst_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y166       FDRE (Prop_fdre_C_Q)         0.100     2.824 f  trx/rst_reg_replica_1/Q
                         net (fo=14, routed)          5.721     8.545    trx/div/rst_reg_n_0_repN_1_alias
    SLICE_X162Y167       FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.688     2.206    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.035     2.241 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276     2.517    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.547 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.788     3.335    trx/div/clk_BUFG
    SLICE_X162Y167       FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism             -0.580     2.755    
    SLICE_X162Y167       FDCE (Remov_fdce_C_CLR)     -0.050     2.705    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           8.545    
  -------------------------------------------------------------------
                         slack                                  5.840    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GPIO_DIP_SW0
                            (input port)
  Destination:            DACCLK_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.030ns  (logic 2.205ns (24.423%)  route 6.825ns (75.577%))
  Logic Levels:           4  (BUFG=1 IBUF=1 LUT3=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV30                                              0.000     0.000 r  GPIO_DIP_SW0 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW0
    AV30                 IBUF (Prop_ibuf_I_O)         0.640     0.640 r  GPIO_DIP_SW0_IBUF_inst/O
                         net (fo=2, routed)           3.712     4.352    GPIO_DIP_SW0_IBUF
    SLICE_X110Y196       LUT3 (Prop_lut3_I1_O)        0.043     4.395 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.911    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.004 r  clk_BUFG_inst/O
                         net (fo=582, routed)         2.597     7.601    clk_BUFG
    L31                  OBUFDS (Prop_obufds_I_OB)    1.429     9.030 r  OBUFDS_DACCLK[7]/OB
                         net (fo=0)                   0.000     9.030    DACCLK_N[7]
    K32                                                               r  DACCLK_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPIO_DIP_SW0
                            (input port)
  Destination:            DACCLK_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.030ns  (logic 2.205ns (24.423%)  route 6.825ns (75.577%))
  Logic Levels:           4  (BUFG=1 IBUF=1 LUT3=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV30                                              0.000     0.000 r  GPIO_DIP_SW0 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW0
    AV30                 IBUF (Prop_ibuf_I_O)         0.640     0.640 r  GPIO_DIP_SW0_IBUF_inst/O
                         net (fo=2, routed)           3.712     4.352    GPIO_DIP_SW0_IBUF
    SLICE_X110Y196       LUT3 (Prop_lut3_I1_O)        0.043     4.395 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.911    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.004 r  clk_BUFG_inst/O
                         net (fo=582, routed)         2.597     7.601    clk_BUFG
    L31                  OBUFDS (Prop_obufds_I_O)     1.429     9.030 r  OBUFDS_DACCLK[7]/O
                         net (fo=0)                   0.000     9.030    DACCLK_P[7]
    L31                                                               r  DACCLK_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPIO_DIP_SW0
                            (input port)
  Destination:            DATACLK_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.000ns  (logic 2.171ns (24.119%)  route 6.830ns (75.881%))
  Logic Levels:           4  (BUFG=1 IBUF=1 LUT3=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV30                                              0.000     0.000 r  GPIO_DIP_SW0 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW0
    AV30                 IBUF (Prop_ibuf_I_O)         0.640     0.640 r  GPIO_DIP_SW0_IBUF_inst/O
                         net (fo=2, routed)           3.712     4.352    GPIO_DIP_SW0_IBUF
    SLICE_X110Y196       LUT3 (Prop_lut3_I1_O)        0.043     4.395 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.911    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.004 r  clk_BUFG_inst/O
                         net (fo=582, routed)         2.602     7.606    clk_BUFG
    M28                  OBUFDS (Prop_obufds_I_OB)    1.395     9.000 r  OBUFDS_DATACLK[7]/OB
                         net (fo=0)                   0.000     9.000    DATACLK_N[7]
    M29                                                               r  DATACLK_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPIO_DIP_SW0
                            (input port)
  Destination:            DATACLK_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.000ns  (logic 2.171ns (24.119%)  route 6.830ns (75.881%))
  Logic Levels:           4  (BUFG=1 IBUF=1 LUT3=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV30                                              0.000     0.000 r  GPIO_DIP_SW0 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW0
    AV30                 IBUF (Prop_ibuf_I_O)         0.640     0.640 r  GPIO_DIP_SW0_IBUF_inst/O
                         net (fo=2, routed)           3.712     4.352    GPIO_DIP_SW0_IBUF
    SLICE_X110Y196       LUT3 (Prop_lut3_I1_O)        0.043     4.395 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.911    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.004 r  clk_BUFG_inst/O
                         net (fo=582, routed)         2.602     7.606    clk_BUFG
    M28                  OBUFDS (Prop_obufds_I_O)     1.395     9.000 r  OBUFDS_DATACLK[7]/O
                         net (fo=0)                   0.000     9.000    DATACLK_P[7]
    M28                                                               r  DATACLK_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPIO_DIP_SW0
                            (input port)
  Destination:            DATACLK_N[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.919ns  (logic 2.118ns (23.748%)  route 6.801ns (76.252%))
  Logic Levels:           4  (BUFG=1 IBUF=1 LUT3=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV30                                              0.000     0.000 r  GPIO_DIP_SW0 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW0
    AV30                 IBUF (Prop_ibuf_I_O)         0.640     0.640 r  GPIO_DIP_SW0_IBUF_inst/O
                         net (fo=2, routed)           3.712     4.352    GPIO_DIP_SW0_IBUF
    SLICE_X110Y196       LUT3 (Prop_lut3_I1_O)        0.043     4.395 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.911    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.004 r  clk_BUFG_inst/O
                         net (fo=582, routed)         2.573     7.577    clk_BUFG
    N38                  OBUFDS (Prop_obufds_I_OB)    1.342     8.919 r  OBUFDS_DATACLK[4]/OB
                         net (fo=0)                   0.000     8.919    DATACLK_N[4]
    M39                                                               r  DATACLK_N[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPIO_DIP_SW0
                            (input port)
  Destination:            DATACLK_P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.919ns  (logic 2.118ns (23.748%)  route 6.801ns (76.252%))
  Logic Levels:           4  (BUFG=1 IBUF=1 LUT3=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV30                                              0.000     0.000 r  GPIO_DIP_SW0 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW0
    AV30                 IBUF (Prop_ibuf_I_O)         0.640     0.640 r  GPIO_DIP_SW0_IBUF_inst/O
                         net (fo=2, routed)           3.712     4.352    GPIO_DIP_SW0_IBUF
    SLICE_X110Y196       LUT3 (Prop_lut3_I1_O)        0.043     4.395 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.911    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.004 r  clk_BUFG_inst/O
                         net (fo=582, routed)         2.573     7.577    clk_BUFG
    N38                  OBUFDS (Prop_obufds_I_O)     1.342     8.919 r  OBUFDS_DATACLK[4]/O
                         net (fo=0)                   0.000     8.919    DATACLK_P[4]
    N38                                                               r  DATACLK_P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPIO_DIP_SW0
                            (input port)
  Destination:            DACCLK_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.895ns  (logic 2.226ns (25.020%)  route 6.670ns (74.980%))
  Logic Levels:           4  (BUFG=1 IBUF=1 LUT3=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV30                                              0.000     0.000 r  GPIO_DIP_SW0 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW0
    AV30                 IBUF (Prop_ibuf_I_O)         0.640     0.640 r  GPIO_DIP_SW0_IBUF_inst/O
                         net (fo=2, routed)           3.712     4.352    GPIO_DIP_SW0_IBUF
    SLICE_X110Y196       LUT3 (Prop_lut3_I1_O)        0.043     4.395 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.911    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.004 r  clk_BUFG_inst/O
                         net (fo=582, routed)         2.442     7.446    clk_BUFG
    J37                  OBUFDS (Prop_obufds_I_OB)    1.449     8.895 r  OBUFDS_DACCLK[5]/OB
                         net (fo=0)                   0.000     8.895    DACCLK_N[5]
    J38                                                               r  DACCLK_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPIO_DIP_SW0
                            (input port)
  Destination:            DACCLK_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.895ns  (logic 2.226ns (25.020%)  route 6.670ns (74.980%))
  Logic Levels:           4  (BUFG=1 IBUF=1 LUT3=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV30                                              0.000     0.000 r  GPIO_DIP_SW0 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW0
    AV30                 IBUF (Prop_ibuf_I_O)         0.640     0.640 r  GPIO_DIP_SW0_IBUF_inst/O
                         net (fo=2, routed)           3.712     4.352    GPIO_DIP_SW0_IBUF
    SLICE_X110Y196       LUT3 (Prop_lut3_I1_O)        0.043     4.395 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.911    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.004 r  clk_BUFG_inst/O
                         net (fo=582, routed)         2.442     7.446    clk_BUFG
    J37                  OBUFDS (Prop_obufds_I_O)     1.449     8.895 r  OBUFDS_DACCLK[5]/O
                         net (fo=0)                   0.000     8.895    DACCLK_P[5]
    J37                                                               r  DACCLK_P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPIO_DIP_SW0
                            (input port)
  Destination:            DATACLK_N[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.893ns  (logic 2.233ns (25.111%)  route 6.660ns (74.889%))
  Logic Levels:           4  (BUFG=1 IBUF=1 LUT3=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV30                                              0.000     0.000 r  GPIO_DIP_SW0 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW0
    AV30                 IBUF (Prop_ibuf_I_O)         0.640     0.640 r  GPIO_DIP_SW0_IBUF_inst/O
                         net (fo=2, routed)           3.712     4.352    GPIO_DIP_SW0_IBUF
    SLICE_X110Y196       LUT3 (Prop_lut3_I1_O)        0.043     4.395 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.911    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.004 r  clk_BUFG_inst/O
                         net (fo=582, routed)         2.432     7.436    clk_BUFG
    F36                  OBUFDS (Prop_obufds_I_OB)    1.457     8.893 r  OBUFDS_DATACLK[6]/OB
                         net (fo=0)                   0.000     8.893    DATACLK_N[6]
    F37                                                               r  DATACLK_N[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GPIO_DIP_SW0
                            (input port)
  Destination:            DATACLK_P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.893ns  (logic 2.233ns (25.111%)  route 6.660ns (74.889%))
  Logic Levels:           4  (BUFG=1 IBUF=1 LUT3=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV30                                              0.000     0.000 r  GPIO_DIP_SW0 (IN)
                         net (fo=0)                   0.000     0.000    GPIO_DIP_SW0
    AV30                 IBUF (Prop_ibuf_I_O)         0.640     0.640 r  GPIO_DIP_SW0_IBUF_inst/O
                         net (fo=2, routed)           3.712     4.352    GPIO_DIP_SW0_IBUF
    SLICE_X110Y196       LUT3 (Prop_lut3_I1_O)        0.043     4.395 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.911    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.004 r  clk_BUFG_inst/O
                         net (fo=582, routed)         2.432     7.436    clk_BUFG
    F36                  OBUFDS (Prop_obufds_I_O)     1.457     8.893 r  OBUFDS_DATACLK[6]/O
                         net (fo=0)                   0.000     8.893    DATACLK_P[6]
    F36                                                               r  DATACLK_P[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.786ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_OB)    0.594     0.786 r  OBUFDS_DACData1[0]/OB
                         net (fo=0)                   0.000     0.786    DACData1_N[0]
    P33                                                               r  DACData1_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[0]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.786ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y288        ODDR                         0.000     0.000 f  ODDR_DACData1[0]/C
    OLOGIC_X0Y288        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[0]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[0]
    P32                  OBUFDS (Prop_obufds_I_O)     0.594     0.786 r  OBUFDS_DACData1[0]/O
                         net (fo=0)                   0.000     0.786    DACData1_P[0]
    P32                                                               r  DACData1_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.813ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_OB)    0.621     0.813 r  OBUFDS_DACData1[1]/OB
                         net (fo=0)                   0.000     0.813    DACData1_N[1]
    T37                                                               r  DACData1_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[1]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.813ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y274        ODDR                         0.000     0.000 f  ODDR_DACData1[1]/C
    OLOGIC_X0Y274        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[1]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[1]
    U36                  OBUFDS (Prop_obufds_I_O)     0.621     0.813 r  OBUFDS_DACData1[1]/O
                         net (fo=0)                   0.000     0.813    DACData1_P[1]
    U36                                                               r  DACData1_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.819ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_OB)    0.627     0.819 r  OBUFDS_DACData1[6]/OB
                         net (fo=0)                   0.000     0.819    DACData1_N[6]
    AC36                                                              r  DACData1_N[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[6]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.819ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        ODDR                         0.000     0.000 f  ODDR_DACData1[6]/C
    OLOGIC_X0Y190        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[6]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[6]
    AC35                 OBUFDS (Prop_obufds_I_O)     0.627     0.819 r  OBUFDS_DACData1[6]/O
                         net (fo=0)                   0.000     0.819    DACData1_P[6]
    AC35                                                              r  DACData1_P[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_OB)    0.634     0.826 r  OBUFDS_DACData1[5]/OB
                         net (fo=0)                   0.000     0.826    DACData1_N[5]
    U38                                                               r  DACData1_N[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[5]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y278        ODDR                         0.000     0.000 f  ODDR_DACData1[5]/C
    OLOGIC_X0Y278        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[5]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[5]
    U37                  OBUFDS (Prop_obufds_I_O)     0.634     0.826 r  OBUFDS_DACData1[5]/O
                         net (fo=0)                   0.000     0.826    DACData1_P[5]
    U37                                                               r  DACData1_P[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[8]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_N[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.829ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y280        ODDR                         0.000     0.000 f  ODDR_DACData1[8]/C
    OLOGIC_X0Y280        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[8]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[8]
    R38                  OBUFDS (Prop_obufds_I_OB)    0.637     0.829 r  OBUFDS_DACData1[8]/OB
                         net (fo=0)                   0.000     0.829    DACData1_N[8]
    R39                                                               r  DACData1_N[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData1[8]/C
                            (falling edge-triggered cell ODDR)
  Destination:            DACData1_P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.829ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y280        ODDR                         0.000     0.000 f  ODDR_DACData1[8]/C
    OLOGIC_X0Y280        ODDR (Prop_oddr_C_Q)         0.192     0.192 r  ODDR_DACData1[8]/Q
                         net (fo=1, routed)           0.000     0.192    w_DACData1_toDIFF[8]
    R38                  OBUFDS (Prop_obufds_I_O)     0.637     0.829 r  OBUFDS_DACData1[8]/O
                         net (fo=0)                   0.000     0.829    DACData1_P[8]
    R38                                                               r  DACData1_P[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signalgen/r_memory_I_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[1]/D1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.362ns  (logic 1.800ns (19.226%)  route 7.562ns (80.774%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.385    -0.515    signalgen/clk_BUFG
    RAMB36_X10Y33        RAMB36E1                                     r  signalgen/r_memory_I_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y33        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     1.285 r  signalgen/r_memory_I_reg_0/DOBDO[1]
                         net (fo=2, routed)           7.562     8.848    w_DACData_I[1]
    OLOGIC_X0Y274        ODDR                                         r  ODDR_DACData1[1]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_43/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData5_N[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.312ns  (logic 1.716ns (20.645%)  route 6.596ns (79.355%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.365    -0.534    tenhz_mod/clk_BUFG
    SLICE_X45Y240        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_43/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y240        FDRE (Prop_fdre_C_Q)         0.223    -0.311 r  tenhz_mod/ten_hertz_reg_lopt_replica_43/Q
                         net (fo=1, routed)           6.596     6.285    lopt_42
    B39                  OBUFDS (Prop_obufds_I_OB)    1.493     7.777 r  OBUFDS_DACData5[4]/OB
                         net (fo=0)                   0.000     7.777    DACData5_N[4]
    A39                                                               r  DACData5_N[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_43/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData5_P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.312ns  (logic 1.716ns (20.645%)  route 6.596ns (79.355%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.365    -0.534    tenhz_mod/clk_BUFG
    SLICE_X45Y240        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_43/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y240        FDRE (Prop_fdre_C_Q)         0.223    -0.311 r  tenhz_mod/ten_hertz_reg_lopt_replica_43/Q
                         net (fo=1, routed)           6.596     6.285    lopt_42
    B39                  OBUFDS (Prop_obufds_I_O)     1.493     7.777 r  OBUFDS_DACData5[4]/O
                         net (fo=0)                   0.000     7.777    DACData5_P[4]
    B39                                                               r  DACData5_P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_Q_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[9]/D2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.073ns  (logic 1.800ns (22.295%)  route 6.273ns (77.705%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.504    -0.396    signalgen/clk_BUFG
    RAMB36_X9Y29         RAMB36E1                                     r  signalgen/r_memory_Q_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     1.404 r  signalgen/r_memory_Q_reg_4/DOBDO[1]
                         net (fo=2, routed)           6.273     7.678    w_DACData_Q[9]
    OLOGIC_X0Y270        ODDR                                         r  ODDR_DACData1[9]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_46/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData5_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.166ns  (logic 1.772ns (21.699%)  route 6.394ns (78.301%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.365    -0.534    tenhz_mod/clk_BUFG
    SLICE_X44Y240        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y240        FDRE (Prop_fdre_C_Q)         0.204    -0.330 r  tenhz_mod/ten_hertz_reg_lopt_replica_46/Q
                         net (fo=1, routed)           6.394     6.064    lopt_45
    B36                  OBUFDS (Prop_obufds_I_OB)    1.568     7.632 r  OBUFDS_DACData5[7]/OB
                         net (fo=0)                   0.000     7.632    DACData5_N[7]
    A37                                                               r  DACData5_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_46/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData5_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.166ns  (logic 1.772ns (21.699%)  route 6.394ns (78.301%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.365    -0.534    tenhz_mod/clk_BUFG
    SLICE_X44Y240        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y240        FDRE (Prop_fdre_C_Q)         0.204    -0.330 r  tenhz_mod/ten_hertz_reg_lopt_replica_46/Q
                         net (fo=1, routed)           6.394     6.064    lopt_45
    B36                  OBUFDS (Prop_obufds_I_O)     1.568     7.632 r  OBUFDS_DACData5[7]/O
                         net (fo=0)                   0.000     7.632    DACData5_P[7]
    B36                                                               r  DACData5_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_38/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData5_N[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.797ns  (logic 1.647ns (21.128%)  route 6.150ns (78.872%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.365    -0.534    tenhz_mod/clk_BUFG
    SLICE_X44Y240        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_38/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y240        FDRE (Prop_fdre_C_Q)         0.223    -0.311 r  tenhz_mod/ten_hertz_reg_lopt_replica_38/Q
                         net (fo=1, routed)           6.150     5.839    lopt_37
    E32                  OBUFDS (Prop_obufds_I_OB)    1.424     7.263 r  OBUFDS_DACData5[10]/OB
                         net (fo=0)                   0.000     7.263    DACData5_N[10]
    D32                                                               r  DACData5_N[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_38/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData5_P[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.797ns  (logic 1.647ns (21.128%)  route 6.150ns (78.872%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.365    -0.534    tenhz_mod/clk_BUFG
    SLICE_X44Y240        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_38/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y240        FDRE (Prop_fdre_C_Q)         0.223    -0.311 r  tenhz_mod/ten_hertz_reg_lopt_replica_38/Q
                         net (fo=1, routed)           6.150     5.839    lopt_37
    E32                  OBUFDS (Prop_obufds_I_O)     1.424     7.263 r  OBUFDS_DACData5[10]/O
                         net (fo=0)                   0.000     7.263    DACData5_P[10]
    E32                                                               r  DACData5_P[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_Q_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[0]/D2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.661ns  (logic 1.800ns (23.495%)  route 5.861ns (76.505%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.376    -0.524    signalgen/clk_BUFG
    RAMB36_X10Y35        RAMB36E1                                     r  signalgen/r_memory_Q_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y35        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     1.276 r  signalgen/r_memory_Q_reg_0/DOBDO[0]
                         net (fo=2, routed)           5.861     7.138    w_DACData_Q[0]
    OLOGIC_X0Y288        ODDR                                         r  ODDR_DACData1[0]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_SPI/O_SDI_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.591ns  (logic 2.350ns (30.956%)  route 5.241ns (69.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    -2.551    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.043    -2.508 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516    -1.992    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.899 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.299    -0.600    DAC_SPI/clk_BUFG
    SLICE_X165Y166       FDRE                                         r  DAC_SPI/O_SDI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y166       FDRE (Prop_fdre_C_Q)         0.223    -0.377 r  DAC_SPI/O_SDI_reg/Q
                         net (fo=2, routed)           5.241     4.864    w_DAC_MOSI
    K27                  OBUF (Prop_obuf_I_O)         2.127     6.990 r  OBUF_DAC_MOSI/O
                         net (fo=0)                   0.000     6.990    DAC_MOSI
    K27                                                               r  DAC_MOSI (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_DACData8[3]/C
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData8_N[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.564ns  (logic 1.564ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.389    -2.292    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.036    -2.256 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.981    -1.275    adjustable_clock_n_3
    OLOGIC_X1Y162        ODDR                                         r  ODDR_DACData8[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y162        ODDR (Prop_oddr_C_Q)         0.318    -0.957 r  ODDR_DACData8[3]/Q
                         net (fo=1, routed)           0.000    -0.957    w_DACData8_toDIFF[3]
    P21                  OBUFDS (Prop_obufds_I_OB)    1.246     0.289 r  OBUFDS_DACData8[3]/OB
                         net (fo=0)                   0.000     0.289    DACData8_N[3]
    N21                                                               r  DACData8_N[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[3]/C
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData8_P[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.564ns  (logic 1.564ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.389    -2.292    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.036    -2.256 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.981    -1.275    adjustable_clock_n_3
    OLOGIC_X1Y162        ODDR                                         r  ODDR_DACData8[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y162        ODDR (Prop_oddr_C_Q)         0.318    -0.957 r  ODDR_DACData8[3]/Q
                         net (fo=1, routed)           0.000    -0.957    w_DACData8_toDIFF[3]
    P21                  OBUFDS (Prop_obufds_I_O)     1.246     0.289 r  OBUFDS_DACData8[3]/O
                         net (fo=0)                   0.000     0.289    DACData8_P[3]
    P21                                                               r  DACData8_P[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[11]/C
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.573ns  (logic 1.573ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.389    -2.292    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.036    -2.256 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          1.024    -1.232    adjustable_clock_n_3
    OLOGIC_X1Y166        ODDR                                         r  ODDR_DACData7[11]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y166        ODDR (Prop_oddr_C_Q)         0.318    -0.914 r  ODDR_DACData7[11]/Q
                         net (fo=1, routed)           0.000    -0.914    w_DACData7_toDIFF[11]
    K22                  OBUFDS (Prop_obufds_I_OB)    1.255     0.341 r  OBUFDS_DACData7[11]/OB
                         net (fo=0)                   0.000     0.341    DACData7_N[11]
    J22                                                               r  DACData7_N[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[11]/C
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_P[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.573ns  (logic 1.573ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.389    -2.292    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.036    -2.256 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          1.024    -1.232    adjustable_clock_n_3
    OLOGIC_X1Y166        ODDR                                         r  ODDR_DACData7[11]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y166        ODDR (Prop_oddr_C_Q)         0.318    -0.914 r  ODDR_DACData7[11]/Q
                         net (fo=1, routed)           0.000    -0.914    w_DACData7_toDIFF[11]
    K22                  OBUFDS (Prop_obufds_I_O)     1.255     0.341 r  OBUFDS_DACData7[11]/O
                         net (fo=0)                   0.000     0.341    DACData7_P[11]
    K22                                                               r  DACData7_P[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[10]/C
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.579ns  (logic 1.579ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.389    -2.292    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.036    -2.256 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          1.022    -1.234    adjustable_clock_n_3
    OLOGIC_X1Y170        ODDR                                         r  ODDR_DACData7[10]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y170        ODDR (Prop_oddr_C_Q)         0.318    -0.916 r  ODDR_DACData7[10]/Q
                         net (fo=1, routed)           0.000    -0.916    w_DACData7_toDIFF[10]
    M22                  OBUFDS (Prop_obufds_I_OB)    1.261     0.345 r  OBUFDS_DACData7[10]/OB
                         net (fo=0)                   0.000     0.345    DACData7_N[10]
    L22                                                               r  DACData7_N[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[10]/C
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_P[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.579ns  (logic 1.579ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.389    -2.292    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.036    -2.256 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          1.022    -1.234    adjustable_clock_n_3
    OLOGIC_X1Y170        ODDR                                         r  ODDR_DACData7[10]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y170        ODDR (Prop_oddr_C_Q)         0.318    -0.916 r  ODDR_DACData7[10]/Q
                         net (fo=1, routed)           0.000    -0.916    w_DACData7_toDIFF[10]
    M22                  OBUFDS (Prop_obufds_I_O)     1.261     0.345 r  OBUFDS_DACData7[10]/O
                         net (fo=0)                   0.000     0.345    DACData7_P[10]
    M22                                                               r  DACData7_P[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[8]/C
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.579ns  (logic 1.579ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.389    -2.292    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.036    -2.256 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          1.031    -1.225    adjustable_clock_n_3
    OLOGIC_X1Y172        ODDR                                         r  ODDR_DACData7[8]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y172        ODDR (Prop_oddr_C_Q)         0.318    -0.907 r  ODDR_DACData7[8]/Q
                         net (fo=1, routed)           0.000    -0.907    w_DACData7_toDIFF[8]
    K23                  OBUFDS (Prop_obufds_I_OB)    1.261     0.355 r  OBUFDS_DACData7[8]/OB
                         net (fo=0)                   0.000     0.355    DACData7_N[8]
    J23                                                               r  DACData7_N[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[8]/C
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.579ns  (logic 1.579ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.389    -2.292    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.036    -2.256 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          1.031    -1.225    adjustable_clock_n_3
    OLOGIC_X1Y172        ODDR                                         r  ODDR_DACData7[8]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y172        ODDR (Prop_oddr_C_Q)         0.318    -0.907 r  ODDR_DACData7[8]/Q
                         net (fo=1, routed)           0.000    -0.907    w_DACData7_toDIFF[8]
    K23                  OBUFDS (Prop_obufds_I_O)     1.261     0.355 r  OBUFDS_DACData7[8]/O
                         net (fo=0)                   0.000     0.355    DACData7_P[8]
    K23                                                               r  DACData7_P[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[4]/C
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData8_N[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.566ns  (logic 1.566ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.389    -2.292    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.036    -2.256 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          1.045    -1.211    adjustable_clock_n_3
    OLOGIC_X1Y156        ODDR                                         r  ODDR_DACData8[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y156        ODDR (Prop_oddr_C_Q)         0.318    -0.893 r  ODDR_DACData8[4]/Q
                         net (fo=1, routed)           0.000    -0.893    w_DACData8_toDIFF[4]
    N25                  OBUFDS (Prop_obufds_I_OB)    1.248     0.355 r  OBUFDS_DACData8[4]/OB
                         net (fo=0)                   0.000     0.355    DACData8_N[4]
    N26                                                               r  DACData8_N[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[4]/C
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData8_P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.566ns  (logic 1.566ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.389    -2.292    adjustable_clock/CLK_OUT1
    SLICE_X159Y163       LUT5 (Prop_lut5_I0_O)        0.036    -2.256 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          1.045    -1.211    adjustable_clock_n_3
    OLOGIC_X1Y156        ODDR                                         r  ODDR_DACData8[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y156        ODDR (Prop_oddr_C_Q)         0.318    -0.893 r  ODDR_DACData8[4]/Q
                         net (fo=1, routed)           0.000    -0.893    w_DACData8_toDIFF[4]
    N25                  OBUFDS (Prop_obufds_I_O)     1.248     0.355 r  OBUFDS_DACData8[4]/O
                         net (fo=0)                   0.000     0.355    DACData8_P[4]
    N25                                                               r  DACData8_P[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SYSCLK_P
  To Clock:  

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signalgen/r_memory_I_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[1]/D1
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.362ns  (logic 1.800ns (19.226%)  route 7.562ns (80.774%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.385     5.593    signalgen/clk_BUFG
    RAMB36_X10Y33        RAMB36E1                                     r  signalgen/r_memory_I_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y33        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     7.393 r  signalgen/r_memory_I_reg_0/DOBDO[1]
                         net (fo=2, routed)           7.562    14.955    w_DACData_I[1]
    OLOGIC_X0Y274        ODDR                                         r  ODDR_DACData1[1]/D1
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_43/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData5_N[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.312ns  (logic 1.716ns (20.645%)  route 6.596ns (79.355%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.365     5.573    tenhz_mod/clk_BUFG
    SLICE_X45Y240        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_43/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y240        FDRE (Prop_fdre_C_Q)         0.223     5.796 r  tenhz_mod/ten_hertz_reg_lopt_replica_43/Q
                         net (fo=1, routed)           6.596    12.392    lopt_42
    B39                  OBUFDS (Prop_obufds_I_OB)    1.493    13.885 r  OBUFDS_DACData5[4]/OB
                         net (fo=0)                   0.000    13.885    DACData5_N[4]
    A39                                                               r  DACData5_N[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_43/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData5_P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.312ns  (logic 1.716ns (20.645%)  route 6.596ns (79.355%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.365     5.573    tenhz_mod/clk_BUFG
    SLICE_X45Y240        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_43/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y240        FDRE (Prop_fdre_C_Q)         0.223     5.796 r  tenhz_mod/ten_hertz_reg_lopt_replica_43/Q
                         net (fo=1, routed)           6.596    12.392    lopt_42
    B39                  OBUFDS (Prop_obufds_I_O)     1.493    13.885 r  OBUFDS_DACData5[4]/O
                         net (fo=0)                   0.000    13.885    DACData5_P[4]
    B39                                                               r  DACData5_P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_Q_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[9]/D2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.073ns  (logic 1.800ns (22.295%)  route 6.273ns (77.705%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.504     5.712    signalgen/clk_BUFG
    RAMB36_X9Y29         RAMB36E1                                     r  signalgen/r_memory_Q_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     7.512 r  signalgen/r_memory_Q_reg_4/DOBDO[1]
                         net (fo=2, routed)           6.273    13.785    w_DACData_Q[9]
    OLOGIC_X0Y270        ODDR                                         r  ODDR_DACData1[9]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_46/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData5_N[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.166ns  (logic 1.772ns (21.699%)  route 6.394ns (78.301%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.365     5.573    tenhz_mod/clk_BUFG
    SLICE_X44Y240        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y240        FDRE (Prop_fdre_C_Q)         0.204     5.777 r  tenhz_mod/ten_hertz_reg_lopt_replica_46/Q
                         net (fo=1, routed)           6.394    12.171    lopt_45
    B36                  OBUFDS (Prop_obufds_I_OB)    1.568    13.739 r  OBUFDS_DACData5[7]/OB
                         net (fo=0)                   0.000    13.739    DACData5_N[7]
    A37                                                               r  DACData5_N[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_46/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData5_P[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.166ns  (logic 1.772ns (21.699%)  route 6.394ns (78.301%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.365     5.573    tenhz_mod/clk_BUFG
    SLICE_X44Y240        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y240        FDRE (Prop_fdre_C_Q)         0.204     5.777 r  tenhz_mod/ten_hertz_reg_lopt_replica_46/Q
                         net (fo=1, routed)           6.394    12.171    lopt_45
    B36                  OBUFDS (Prop_obufds_I_O)     1.568    13.739 r  OBUFDS_DACData5[7]/O
                         net (fo=0)                   0.000    13.739    DACData5_P[7]
    B36                                                               r  DACData5_P[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_38/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData5_N[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.797ns  (logic 1.647ns (21.128%)  route 6.150ns (78.872%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.365     5.573    tenhz_mod/clk_BUFG
    SLICE_X44Y240        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_38/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y240        FDRE (Prop_fdre_C_Q)         0.223     5.796 r  tenhz_mod/ten_hertz_reg_lopt_replica_38/Q
                         net (fo=1, routed)           6.150    11.946    lopt_37
    E32                  OBUFDS (Prop_obufds_I_OB)    1.424    13.370 r  OBUFDS_DACData5[10]/OB
                         net (fo=0)                   0.000    13.370    DACData5_N[10]
    D32                                                               r  DACData5_N[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_38/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData5_P[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.797ns  (logic 1.647ns (21.128%)  route 6.150ns (78.872%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.365     5.573    tenhz_mod/clk_BUFG
    SLICE_X44Y240        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_38/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y240        FDRE (Prop_fdre_C_Q)         0.223     5.796 r  tenhz_mod/ten_hertz_reg_lopt_replica_38/Q
                         net (fo=1, routed)           6.150    11.946    lopt_37
    E32                  OBUFDS (Prop_obufds_I_O)     1.424    13.370 r  OBUFDS_DACData5[10]/O
                         net (fo=0)                   0.000    13.370    DACData5_P[10]
    E32                                                               r  DACData5_P[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signalgen/r_memory_Q_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData1[0]/D2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.661ns  (logic 1.800ns (23.495%)  route 5.861ns (76.505%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.376     5.584    signalgen/clk_BUFG
    RAMB36_X10Y35        RAMB36E1                                     r  signalgen/r_memory_Q_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y35        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     7.384 r  signalgen/r_memory_Q_reg_0/DOBDO[0]
                         net (fo=2, routed)           5.861    13.245    w_DACData_Q[0]
    OLOGIC_X0Y288        ODDR                                         r  ODDR_DACData1[0]/D2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_SPI/O_SDI_reg/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.591ns  (logic 2.350ns (30.956%)  route 5.241ns (69.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.602     3.556    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.043     3.599 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.516     4.115    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.208 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.299     5.507    DAC_SPI/clk_BUFG
    SLICE_X165Y166       FDRE                                         r  DAC_SPI/O_SDI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y166       FDRE (Prop_fdre_C_Q)         0.223     5.730 r  DAC_SPI/O_SDI_reg/Q
                         net (fo=2, routed)           5.241    10.971    w_DAC_MOSI
    K27                  OBUF (Prop_obuf_I_O)         2.127    13.098 r  OBUF_DAC_MOSI/O
                         net (fo=0)                   0.000    13.098    DAC_MOSI
    K27                                                               r  DAC_MOSI (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODDR_DACData8[3]/C
                            (rising edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData8_N[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.833ns  (logic 0.833ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.358     1.794    adjustable_clock/w_SYSCLK
    SLICE_X159Y163       LUT5 (Prop_lut5_I2_O)        0.028     1.822 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.646     2.468    adjustable_clock_n_3
    OLOGIC_X1Y162        ODDR                                         r  ODDR_DACData8[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y162        ODDR (Prop_oddr_C_Q)         0.192     2.660 r  ODDR_DACData8[3]/Q
                         net (fo=1, routed)           0.000     2.660    w_DACData8_toDIFF[3]
    P21                  OBUFDS (Prop_obufds_I_OB)    0.641     3.301 r  OBUFDS_DACData8[3]/OB
                         net (fo=0)                   0.000     3.301    DACData8_N[3]
    N21                                                               r  DACData8_N[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[3]/C
                            (rising edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData8_P[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.833ns  (logic 0.833ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.358     1.794    adjustable_clock/w_SYSCLK
    SLICE_X159Y163       LUT5 (Prop_lut5_I2_O)        0.028     1.822 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.646     2.468    adjustable_clock_n_3
    OLOGIC_X1Y162        ODDR                                         r  ODDR_DACData8[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y162        ODDR (Prop_oddr_C_Q)         0.192     2.660 r  ODDR_DACData8[3]/Q
                         net (fo=1, routed)           0.000     2.660    w_DACData8_toDIFF[3]
    P21                  OBUFDS (Prop_obufds_I_O)     0.641     3.301 r  OBUFDS_DACData8[3]/O
                         net (fo=0)                   0.000     3.301    DACData8_P[3]
    P21                                                               r  DACData8_P[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[11]/C
                            (rising edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.842ns  (logic 0.842ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.358     1.794    adjustable_clock/w_SYSCLK
    SLICE_X159Y163       LUT5 (Prop_lut5_I2_O)        0.028     1.822 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.678     2.500    adjustable_clock_n_3
    OLOGIC_X1Y166        ODDR                                         r  ODDR_DACData7[11]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y166        ODDR (Prop_oddr_C_Q)         0.192     2.692 r  ODDR_DACData7[11]/Q
                         net (fo=1, routed)           0.000     2.692    w_DACData7_toDIFF[11]
    K22                  OBUFDS (Prop_obufds_I_OB)    0.650     3.342 r  OBUFDS_DACData7[11]/OB
                         net (fo=0)                   0.000     3.342    DACData7_N[11]
    J22                                                               r  DACData7_N[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[11]/C
                            (rising edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_P[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.842ns  (logic 0.842ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.358     1.794    adjustable_clock/w_SYSCLK
    SLICE_X159Y163       LUT5 (Prop_lut5_I2_O)        0.028     1.822 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.678     2.500    adjustable_clock_n_3
    OLOGIC_X1Y166        ODDR                                         r  ODDR_DACData7[11]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y166        ODDR (Prop_oddr_C_Q)         0.192     2.692 r  ODDR_DACData7[11]/Q
                         net (fo=1, routed)           0.000     2.692    w_DACData7_toDIFF[11]
    K22                  OBUFDS (Prop_obufds_I_O)     0.650     3.342 r  OBUFDS_DACData7[11]/O
                         net (fo=0)                   0.000     3.342    DACData7_P[11]
    K22                                                               r  DACData7_P[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[10]/C
                            (rising edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.848ns  (logic 0.848ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.358     1.794    adjustable_clock/w_SYSCLK
    SLICE_X159Y163       LUT5 (Prop_lut5_I2_O)        0.028     1.822 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.674     2.496    adjustable_clock_n_3
    OLOGIC_X1Y170        ODDR                                         r  ODDR_DACData7[10]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y170        ODDR (Prop_oddr_C_Q)         0.192     2.688 r  ODDR_DACData7[10]/Q
                         net (fo=1, routed)           0.000     2.688    w_DACData7_toDIFF[10]
    M22                  OBUFDS (Prop_obufds_I_OB)    0.656     3.344 r  OBUFDS_DACData7[10]/OB
                         net (fo=0)                   0.000     3.344    DACData7_N[10]
    L22                                                               r  DACData7_N[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[10]/C
                            (rising edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_P[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.848ns  (logic 0.848ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.358     1.794    adjustable_clock/w_SYSCLK
    SLICE_X159Y163       LUT5 (Prop_lut5_I2_O)        0.028     1.822 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.674     2.496    adjustable_clock_n_3
    OLOGIC_X1Y170        ODDR                                         r  ODDR_DACData7[10]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y170        ODDR (Prop_oddr_C_Q)         0.192     2.688 r  ODDR_DACData7[10]/Q
                         net (fo=1, routed)           0.000     2.688    w_DACData7_toDIFF[10]
    M22                  OBUFDS (Prop_obufds_I_O)     0.656     3.344 r  OBUFDS_DACData7[10]/O
                         net (fo=0)                   0.000     3.344    DACData7_P[10]
    M22                                                               r  DACData7_P[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[4]/C
                            (rising edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData8_N[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.835ns  (logic 0.835ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.358     1.794    adjustable_clock/w_SYSCLK
    SLICE_X159Y163       LUT5 (Prop_lut5_I2_O)        0.028     1.822 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.689     2.511    adjustable_clock_n_3
    OLOGIC_X1Y156        ODDR                                         r  ODDR_DACData8[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y156        ODDR (Prop_oddr_C_Q)         0.192     2.703 r  ODDR_DACData8[4]/Q
                         net (fo=1, routed)           0.000     2.703    w_DACData8_toDIFF[4]
    N25                  OBUFDS (Prop_obufds_I_OB)    0.643     3.346 r  OBUFDS_DACData8[4]/OB
                         net (fo=0)                   0.000     3.346    DACData8_N[4]
    N26                                                               r  DACData8_N[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData8[4]/C
                            (rising edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData8_P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.835ns  (logic 0.835ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.358     1.794    adjustable_clock/w_SYSCLK
    SLICE_X159Y163       LUT5 (Prop_lut5_I2_O)        0.028     1.822 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.689     2.511    adjustable_clock_n_3
    OLOGIC_X1Y156        ODDR                                         r  ODDR_DACData8[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y156        ODDR (Prop_oddr_C_Q)         0.192     2.703 r  ODDR_DACData8[4]/Q
                         net (fo=1, routed)           0.000     2.703    w_DACData8_toDIFF[4]
    N25                  OBUFDS (Prop_obufds_I_O)     0.643     3.346 r  OBUFDS_DACData8[4]/O
                         net (fo=0)                   0.000     3.346    DACData8_P[4]
    N25                                                               r  DACData8_P[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[8]/C
                            (rising edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.848ns  (logic 0.848ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.358     1.794    adjustable_clock/w_SYSCLK
    SLICE_X159Y163       LUT5 (Prop_lut5_I2_O)        0.028     1.822 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.676     2.498    adjustable_clock_n_3
    OLOGIC_X1Y172        ODDR                                         r  ODDR_DACData7[8]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y172        ODDR (Prop_oddr_C_Q)         0.192     2.690 r  ODDR_DACData7[8]/Q
                         net (fo=1, routed)           0.000     2.690    w_DACData7_toDIFF[8]
    K23                  OBUFDS (Prop_obufds_I_OB)    0.656     3.347 r  OBUFDS_DACData7[8]/OB
                         net (fo=0)                   0.000     3.347    DACData7_N[8]
    J23                                                               r  DACData7_N[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODDR_DACData7[8]/C
                            (rising edge-triggered cell ODDR clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_P[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.848ns  (logic 0.848ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.358     1.794    adjustable_clock/w_SYSCLK
    SLICE_X159Y163       LUT5 (Prop_lut5_I2_O)        0.028     1.822 r  adjustable_clock/ODDR_DACData7[11]_i_1/O
                         net (fo=24, routed)          0.676     2.498    adjustable_clock_n_3
    OLOGIC_X1Y172        ODDR                                         r  ODDR_DACData7[8]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y172        ODDR (Prop_oddr_C_Q)         0.192     2.690 r  ODDR_DACData7[8]/Q
                         net (fo=1, routed)           0.000     2.690    w_DACData7_toDIFF[8]
    K23                  OBUFDS (Prop_obufds_I_O)     0.656     3.347 r  OBUFDS_DACData7[8]/O
                         net (fo=0)                   0.000     3.347    DACData7_P[8]
    K23                                                               r  DACData7_P[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_creator
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_creator'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.030ns (1.479%)  route 1.998ns (98.521%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_creator fall edge)
                                                      5.000     5.000 f  
    AJ32                                              0.000     5.000 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     5.278 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     5.832    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.530     2.302 f  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.030     3.332    clk_gen/inst/clkfbout_system_clk_creator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.362 f  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.968     4.330    clk_gen/inst/clkfbout_buf_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_creator'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.724ns  (logic 0.083ns (2.229%)  route 3.641ns (97.771%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/clkfbout_system_clk_creator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.632    -2.049    clk_gen/inst/clkfbout_buf_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_OUT1_system_clk_creator

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.064ns  (logic 0.636ns (10.487%)  route 5.428ns (89.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           5.428     6.064    rcv/dataRcv
    SLICE_X164Y152       FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           1.401    -2.280    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.036    -2.244 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448    -1.796    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -1.713 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.174    -0.539    rcv/clk_BUFG
    SLICE_X164Y152       FDRE                                         r  rcv/r_DataR_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.333ns  (logic 0.143ns (4.277%)  route 3.190ns (95.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           3.190     3.333    rcv/dataRcv
    SLICE_X164Y152       FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=2, routed)           0.975    -0.663    w_USERCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I0_O)        0.035    -0.628 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276    -0.352    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.322 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.797     0.475    rcv/clk_BUFG
    SLICE_X164Y152       FDRE                                         r  rcv/r_DataR_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  SYSCLK_P

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.064ns  (logic 0.636ns (10.487%)  route 5.428ns (89.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           5.428     6.064    rcv/dataRcv
    SLICE_X164Y152       FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  IBUFGDS_inst/O
                         net (fo=2, routed)           2.161     3.012    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.036     3.048 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.448     3.496    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.579 r  clk_BUFG_inst/O
                         net (fo=582, routed)         1.174     4.753    rcv/clk_BUFG
    SLICE_X164Y152       FDRE                                         r  rcv/r_DataR_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.333ns  (logic 0.143ns (4.277%)  route 3.190ns (95.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           3.190     3.333    rcv/dataRcv
    SLICE_X164Y152       FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_P rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_P
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  IBUFGDS_inst/O
                         net (fo=2, routed)           1.688     2.206    w_SYSCLK
    SLICE_X110Y196       LUT3 (Prop_lut3_I2_O)        0.035     2.241 r  clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.276     2.517    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.547 r  clk_BUFG_inst/O
                         net (fo=582, routed)         0.797     3.344    rcv/clk_BUFG
    SLICE_X164Y152       FDRE                                         r  rcv/r_DataR_reg/C





