Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/zaqwes/wss/nios_de0/ni2.qsys --block-symbol-file --output-directory=/home/zaqwes/wss/nios_de0/ni2 --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading nios_de0/ni2.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 15.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 15.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2
Progress: Adding pio [altera_avalon_pio 15.0]
Progress: Parameterizing module pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: ni2.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/zaqwes/wss/nios_de0/ni2.qsys --synthesis=VERILOG --output-directory=/home/zaqwes/wss/nios_de0/ni2/synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading nios_de0/ni2.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 15.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 15.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2
Progress: Adding pio [altera_avalon_pio 15.0]
Progress: Parameterizing module pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: ni2.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver
Info: ni2: Generating ni2 "ni2" for QUARTUS_SYNTH
Info: cpu: "ni2" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'ni2_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/zaqwes/altera/15.0/quartus/linux64/perl/bin/perl -I /home/zaqwes/altera/15.0/quartus/linux64/perl/lib -I /home/zaqwes/altera/15.0/quartus/sopc_builder/bin/europa -I /home/zaqwes/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/zaqwes/altera/15.0/quartus/sopc_builder/bin -I /home/zaqwes/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/zaqwes/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/zaqwes/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ni2_jtag_uart --dir=/tmp/alt6835_1394440354539962897.dir/0023_jtag_uart_gen/ --quartus_dir=/home/zaqwes/altera/15.0/quartus --verilog --config=/tmp/alt6835_1394440354539962897.dir/0023_jtag_uart_gen//ni2_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'ni2_jtag_uart'
Info: jtag_uart: "ni2" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_memory2: Starting RTL generation for module 'ni2_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec /home/zaqwes/altera/15.0/quartus/linux64/perl/bin/perl -I /home/zaqwes/altera/15.0/quartus/linux64/perl/lib -I /home/zaqwes/altera/15.0/quartus/sopc_builder/bin/europa -I /home/zaqwes/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/zaqwes/altera/15.0/quartus/sopc_builder/bin -I /home/zaqwes/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/zaqwes/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/zaqwes/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ni2_onchip_memory2 --dir=/tmp/alt6835_1394440354539962897.dir/0024_onchip_memory2_gen/ --quartus_dir=/home/zaqwes/altera/15.0/quartus --verilog --config=/tmp/alt6835_1394440354539962897.dir/0024_onchip_memory2_gen//ni2_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'ni2_onchip_memory2'
Info: onchip_memory2: "ni2" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: pio: Starting RTL generation for module 'ni2_pio'
Info: pio:   Generation command is [exec /home/zaqwes/altera/15.0/quartus/linux64/perl/bin/perl -I /home/zaqwes/altera/15.0/quartus/linux64/perl/lib -I /home/zaqwes/altera/15.0/quartus/sopc_builder/bin/europa -I /home/zaqwes/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/zaqwes/altera/15.0/quartus/sopc_builder/bin -I /home/zaqwes/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/zaqwes/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/zaqwes/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ni2_pio --dir=/tmp/alt6835_1394440354539962897.dir/0025_pio_gen/ --quartus_dir=/home/zaqwes/altera/15.0/quartus --verilog --config=/tmp/alt6835_1394440354539962897.dir/0025_pio_gen//ni2_pio_component_configuration.pl  --do_build_sim=0  ]
Info: pio: Done RTL generation for module 'ni2_pio'
Info: pio: "ni2" instantiated altera_avalon_pio "pio"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "ni2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "ni2" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "ni2" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'ni2_cpu_cpu'
Info: cpu:   Generation command is [exec /home/zaqwes/altera/15.0/quartus/linux64/eperlcmd -I /home/zaqwes/altera/15.0/quartus/linux64/perl/lib -I /home/zaqwes/altera/15.0/quartus/sopc_builder/bin/europa -I /home/zaqwes/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/zaqwes/altera/15.0/quartus/sopc_builder/bin -I /home/zaqwes/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/zaqwes/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/zaqwes/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/zaqwes/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/zaqwes/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=ni2_cpu_cpu --dir=/tmp/alt6835_1394440354539962897.dir/0028_cpu_gen/ --quartus_bindir=/home/zaqwes/altera/15.0/quartus/linux64 --verilog --config=/tmp/alt6835_1394440354539962897.dir/0028_cpu_gen//ni2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.02.04 21:22:10 (*) Starting Nios II generation
Info: cpu: # 2016.02.04 21:22:10 (*)   Checking for plaintext license.
Info: cpu: # 2016.02.04 21:22:12 (*)   Plaintext license not found.
Info: cpu: # 2016.02.04 21:22:12 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2016.02.04 21:22:12 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.02.04 21:22:12 (*)   Creating all objects for CPU
Info: cpu: # 2016.02.04 21:22:13 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.02.04 21:22:13 (*)   Creating plain-text RTL
Info: cpu: # 2016.02.04 21:22:15 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'ni2_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/zaqwes/wss/nios_de0/ni2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/zaqwes/wss/nios_de0/ni2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/zaqwes/wss/nios_de0/ni2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: ni2: Done "ni2" with 27 modules, 40 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
