
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-zWLHjG/yosys-0.7=. -fstack-protector-strong -fPIC -Os)


-- Executing script file `yosys.ys' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `PCIE_trans.v' to AST representation.
Generating RTLIL representation for module `\dual_port_memory'.
Generating RTLIL representation for module `\fifo'.
Generating RTLIL representation for module `\fsmControl'.
Generating RTLIL representation for module `\mux'.
Generating RTLIL representation for module `\Demux_D0_D1'.
Generating RTLIL representation for module `\demux'.
Generating RTLIL representation for module `\PCIE_trans'.
Warning: Identifier `\push_D0' is implicitly declared at PCIE_trans.v:153.
Warning: Identifier `\push_D1' is implicitly declared at PCIE_trans.v:154.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \PCIE_trans
Used module:     \fsmControl
Used module:     \fifo
Used module:         \dual_port_memory
Used module:     \Demux_D0_D1
Used module:     \mux
Used module:     \demux

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_memory'.
Parameter \DATA_WIDTH = 6
Parameter \ADDR_WIDTH = 2
Parameter \MEM_SIZE = 3
Generating RTLIL representation for module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 2
Parameter \M = 2
Parameter \ADDR_WIDTH = 4
Generating RTLIL representation for module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 2
Parameter \M = 4
Parameter \ADDR_WIDTH = 4
Generating RTLIL representation for module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 4
Parameter \M = 2
Parameter \ADDR_WIDTH = 16
Generating RTLIL representation for module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 4
Parameter \M = 2
Parameter \ADDR_WIDTH = 16
Found cached RTLIL representation for module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 2
Parameter \ADDR_WIDTH = 4
Generating RTLIL representation for module `$paramod\fifo\N=2\ADDR_WIDTH=4'.

2.8. Analyzing design hierarchy..
Top module:  \PCIE_trans
Used module:     \fsmControl
Used module:     $paramod\fifo\N=2\M=2\ADDR_WIDTH=4
Used module:         \dual_port_memory
Used module:     $paramod\fifo\N=2\M=4\ADDR_WIDTH=4
Used module:     \Demux_D0_D1
Used module:     \mux
Used module:     $paramod\fifo\N=4\M=2\ADDR_WIDTH=16
Used module:     \demux
Used module:     $paramod\fifo\N=2\ADDR_WIDTH=4

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_memory'.
Parameter \DATA_WIDTH = 6
Parameter \ADDR_WIDTH = 2
Parameter \MEM_SIZE = 3
Found cached RTLIL representation for module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_memory'.
Parameter \DATA_WIDTH = 6
Parameter \ADDR_WIDTH = 2
Parameter \MEM_SIZE = 3
Found cached RTLIL representation for module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.

2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_memory'.
Parameter \DATA_WIDTH = 6
Parameter \ADDR_WIDTH = 2
Parameter \MEM_SIZE = 3
Found cached RTLIL representation for module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.

2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_memory'.
Parameter \DATA_WIDTH = 6
Parameter \ADDR_WIDTH = 2
Parameter \MEM_SIZE = 3
Found cached RTLIL representation for module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.

2.13. Analyzing design hierarchy..
Top module:  \PCIE_trans
Used module:     \fsmControl
Used module:     $paramod\fifo\N=2\M=2\ADDR_WIDTH=4
Used module:         $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3
Used module:     $paramod\fifo\N=2\M=4\ADDR_WIDTH=4
Used module:     \Demux_D0_D1
Used module:     \mux
Used module:     $paramod\fifo\N=4\M=2\ADDR_WIDTH=16
Used module:     \demux
Used module:     $paramod\fifo\N=2\ADDR_WIDTH=4

2.14. Analyzing design hierarchy..
Top module:  \PCIE_trans
Used module:     \fsmControl
Used module:     $paramod\fifo\N=2\M=2\ADDR_WIDTH=4
Used module:         $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3
Used module:     $paramod\fifo\N=2\M=4\ADDR_WIDTH=4
Used module:     \Demux_D0_D1
Used module:     \mux
Used module:     $paramod\fifo\N=4\M=2\ADDR_WIDTH=16
Used module:     \demux
Used module:     $paramod\fifo\N=2\ADDR_WIDTH=4
Removing unused module `\fifo'.
Removing unused module `\dual_port_memory'.
Removed 2 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:360$166'.
Found and cleaned up 4 empty switches in `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$138'.
Found and cleaned up 1 empty switch in `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:360$128'.
Found and cleaned up 2 empty switches in `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$104'.
Found and cleaned up 1 empty switch in `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:360$234'.
Found and cleaned up 2 empty switches in `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$210'.
Found and cleaned up 1 empty switch in `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:360$200'.
Found and cleaned up 2 empty switches in `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$176'.
Cleaned up 15 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_INIT pass (extract init attributes).

3.4. Executing PROC_ARST pass (detect async resets in processes).

3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:360$166'.
     1/1: $0\Error_Fifo[0:0]
Creating decoders for process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:323$155'.
     1/3: $1\num_mem[4:0]
     2/3: $0\rd_ptr[1:0]
     3/3: $0\wr_ptr[1:0]
Creating decoders for process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$138'.
     1/7: $0\num_mem[4:0]
     2/7: $0\Fifo_Full[0:0]
     3/7: $0\Fifo_Empty[0:0]
     4/7: $0\Pausa[0:0]
     5/7: $0\Umbral[2:0]
     6/7: $0\Almost_Full[0:0]
     7/7: $0\Almost_Empty[0:0]
Creating decoders for process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:46$136'.
     1/5: $0\Fifo_Data_in_int[5:0]
     2/5: $0\pop_int[0:0]
     3/5: $0\push_int[0:0]
     4/5: $0\wr_ptr_int[1:0]
     5/5: $0\rd_ptr_int[1:0]
Creating decoders for process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:360$128'.
     1/1: $0\Error_Fifo[0:0]
Creating decoders for process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:323$117'.
     1/3: $1\num_mem[2:0]
     2/3: $0\rd_ptr[1:0]
     3/3: $0\wr_ptr[1:0]
Creating decoders for process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$104'.
     1/7: $0\num_mem[2:0]
     2/7: $0\Fifo_Full[0:0]
     3/7: $0\Fifo_Empty[0:0]
     4/7: $0\Pausa[0:0]
     5/7: $0\Umbral[2:0]
     6/7: $0\Almost_Full[0:0]
     7/7: $0\Almost_Empty[0:0]
Creating decoders for process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:46$102'.
     1/5: $0\Fifo_Data_in_int[5:0]
     2/5: $0\pop_int[0:0]
     3/5: $0\push_int[0:0]
     4/5: $0\wr_ptr_int[1:0]
     5/5: $0\rd_ptr_int[1:0]
Creating decoders for process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:22$99'.
     1/2: $1\oDataOut[5:0]
     2/2: $0\oDataOut[5:0]
Creating decoders for process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$95'.
     1/3: $0$memwr$\Ram$dual_port_memory.v:18$94_EN[5:0]$98
     2/3: $0$memwr$\Ram$dual_port_memory.v:18$94_DATA[5:0]$97
     3/3: $0$memwr$\Ram$dual_port_memory.v:18$94_ADDR[1:0]$96
Creating decoders for process `\PCIE_trans.$proc$PCIE_trans.v:239$84'.
     1/6: $1\pop_vc1[0:0]
     2/6: $1\pop_vc0[0:0]
     3/6: $1\pausaD0D1[0:0]
     4/6: $0\pop_vc1[0:0]
     5/6: $0\pop_vc0[0:0]
     6/6: $0\pausaD0D1[0:0]
Creating decoders for process `\PCIE_trans.$proc$PCIE_trans.v:214$77'.
     1/2: $0\pop_MF[0:0]
     2/2: $0\Pausa_VC_id[0:0]
Creating decoders for process `\demux.$proc$demux.v:33$71'.
     1/4: $0\valid_1[0:0]
     2/4: $0\valid_0[0:0]
     3/4: $0\dataout1[5:0]
     4/4: $0\dataout0[5:0]
Creating decoders for process `\demux.$proc$demux.v:24$69'.
     1/1: $0\selectorL1[0:0]
Creating decoders for process `\Demux_D0_D1.$proc$Demux_D0_D1.v:24$63'.
     1/4: $0\valid_1[0:0]
     2/4: $0\valid_0[0:0]
     3/4: $0\dataout1[5:0]
     4/4: $0\dataout0[5:0]
Creating decoders for process `\Demux_D0_D1.$proc$Demux_D0_D1.v:15$61'.
     1/1: $0\selectorL1[0:0]
Creating decoders for process `\mux.$proc$mux.v:23$56'.
     1/2: $0\valid_out[0:0]
     2/2: $0\dataout[5:0]
Creating decoders for process `\mux.$proc$mux.v:14$53'.
     1/1: $0\selectorL1[0:0]
Creating decoders for process `\fsmControl.$proc$fsm_Control.v:40$43'.
     1/6: $0\nxt_state[4:0]
     2/6: $0\state[4:0]
     3/6: $0\error_out[0:0]
     4/6: $0\idle_out[0:0]
     5/6: $0\active_out[0:0]
     6/6: $0\Umbrales_I[13:0]
Creating decoders for process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:360$234'.
     1/1: $0\Error_Fifo[0:0]
Creating decoders for process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:323$223'.
     1/3: $1\num_mem[2:0]
     2/3: $0\rd_ptr[1:0]
     3/3: $0\wr_ptr[1:0]
Creating decoders for process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$210'.
     1/7: $0\num_mem[2:0]
     2/7: $0\Fifo_Full[0:0]
     3/7: $0\Fifo_Empty[0:0]
     4/7: $0\Pausa[0:0]
     5/7: $0\Umbral[2:0]
     6/7: $0\Almost_Full[0:0]
     7/7: $0\Almost_Empty[0:0]
Creating decoders for process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:46$208'.
     1/5: $0\Fifo_Data_in_int[5:0]
     2/5: $0\pop_int[0:0]
     3/5: $0\push_int[0:0]
     4/5: $0\wr_ptr_int[1:0]
     5/5: $0\rd_ptr_int[1:0]
Creating decoders for process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:360$200'.
     1/1: $0\Error_Fifo[0:0]
Creating decoders for process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:323$189'.
     1/3: $1\num_mem[2:0]
     2/3: $0\rd_ptr[3:0]
     3/3: $0\wr_ptr[3:0]
Creating decoders for process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$176'.
     1/7: $0\num_mem[2:0]
     2/7: $0\Fifo_Full[0:0]
     3/7: $0\Fifo_Empty[0:0]
     4/7: $0\Pausa[0:0]
     5/7: $0\Umbral[4:0]
     6/7: $0\Almost_Full[0:0]
     7/7: $0\Almost_Empty[0:0]
Creating decoders for process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:46$174'.
     1/5: $0\Fifo_Data_in_int[5:0]
     2/5: $0\pop_int[0:0]
     3/5: $0\push_int[0:0]
     4/5: $0\wr_ptr_int[3:0]
     5/5: $0\rd_ptr_int[3:0]

3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.\oDataOut' from process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:22$99'.
No latch inferred for signal `\PCIE_trans.\pausaD0D1' from process `\PCIE_trans.$proc$PCIE_trans.v:239$84'.
No latch inferred for signal `\PCIE_trans.\pop_vc0' from process `\PCIE_trans.$proc$PCIE_trans.v:239$84'.
No latch inferred for signal `\PCIE_trans.\pop_vc1' from process `\PCIE_trans.$proc$PCIE_trans.v:239$84'.
No latch inferred for signal `\PCIE_trans.\Pausa_VC_id' from process `\PCIE_trans.$proc$PCIE_trans.v:214$77'.
No latch inferred for signal `\PCIE_trans.\pop_MF' from process `\PCIE_trans.$proc$PCIE_trans.v:214$77'.
No latch inferred for signal `\demux.\selectorL1' from process `\demux.$proc$demux.v:24$69'.
No latch inferred for signal `\Demux_D0_D1.\selectorL1' from process `\Demux_D0_D1.$proc$Demux_D0_D1.v:15$61'.
No latch inferred for signal `\mux.\selectorL1' from process `\mux.$proc$mux.v:14$53'.

3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\Error_Fifo' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:360$166'.
  created $dff cell `$procdff$1720' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\wr_ptr' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:323$155'.
  created $dff cell `$procdff$1721' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\rd_ptr' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:323$155'.
  created $dff cell `$procdff$1722' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\num_mem' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:323$155'.
  created $dff cell `$procdff$1723' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\Almost_Empty' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$138'.
  created $dff cell `$procdff$1724' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\Almost_Full' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$138'.
  created $dff cell `$procdff$1725' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\Umbral' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$138'.
  created $dff cell `$procdff$1726' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\Pausa' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$138'.
  created $dff cell `$procdff$1727' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\Fifo_Empty' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$138'.
  created $dff cell `$procdff$1728' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\Fifo_Full' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$138'.
  created $dff cell `$procdff$1729' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\num_mem' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$138'.
  created $dff cell `$procdff$1730' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\rd_ptr_int' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:46$136'.
  created $dff cell `$procdff$1731' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\wr_ptr_int' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:46$136'.
  created $dff cell `$procdff$1732' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\push_int' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:46$136'.
  created $dff cell `$procdff$1733' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\pop_int' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:46$136'.
  created $dff cell `$procdff$1734' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\Fifo_Data_in_int' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:46$136'.
  created $dff cell `$procdff$1735' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\Error_Fifo' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:360$128'.
  created $dff cell `$procdff$1736' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\wr_ptr' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:323$117'.
  created $dff cell `$procdff$1737' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\rd_ptr' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:323$117'.
  created $dff cell `$procdff$1738' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\num_mem' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:323$117'.
  created $dff cell `$procdff$1739' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\Almost_Empty' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$104'.
  created $dff cell `$procdff$1740' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\Almost_Full' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$104'.
  created $dff cell `$procdff$1741' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\Umbral' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$104'.
  created $dff cell `$procdff$1742' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\Pausa' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$104'.
  created $dff cell `$procdff$1743' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\Fifo_Empty' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$104'.
  created $dff cell `$procdff$1744' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\Fifo_Full' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$104'.
  created $dff cell `$procdff$1745' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\num_mem' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$104'.
  created $dff cell `$procdff$1746' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\rd_ptr_int' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:46$102'.
  created $dff cell `$procdff$1747' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\wr_ptr_int' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:46$102'.
  created $dff cell `$procdff$1748' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\push_int' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:46$102'.
  created $dff cell `$procdff$1749' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\pop_int' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:46$102'.
  created $dff cell `$procdff$1750' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\Fifo_Data_in_int' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:46$102'.
  created $dff cell `$procdff$1751' with positive edge clock.
Creating register for signal `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memwr$\Ram$dual_port_memory.v:18$94_ADDR' using process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$95'.
  created $dff cell `$procdff$1752' with positive edge clock.
Creating register for signal `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memwr$\Ram$dual_port_memory.v:18$94_DATA' using process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$95'.
  created $dff cell `$procdff$1753' with positive edge clock.
Creating register for signal `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memwr$\Ram$dual_port_memory.v:18$94_EN' using process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$95'.
  created $dff cell `$procdff$1754' with positive edge clock.
Creating register for signal `\demux.\dataout0' using process `\demux.$proc$demux.v:33$71'.
  created $dff cell `$procdff$1755' with positive edge clock.
Creating register for signal `\demux.\dataout1' using process `\demux.$proc$demux.v:33$71'.
  created $dff cell `$procdff$1756' with positive edge clock.
Creating register for signal `\demux.\valid_0' using process `\demux.$proc$demux.v:33$71'.
  created $dff cell `$procdff$1757' with positive edge clock.
Creating register for signal `\demux.\valid_1' using process `\demux.$proc$demux.v:33$71'.
  created $dff cell `$procdff$1758' with positive edge clock.
Creating register for signal `\Demux_D0_D1.\dataout0' using process `\Demux_D0_D1.$proc$Demux_D0_D1.v:24$63'.
  created $dff cell `$procdff$1759' with positive edge clock.
Creating register for signal `\Demux_D0_D1.\dataout1' using process `\Demux_D0_D1.$proc$Demux_D0_D1.v:24$63'.
  created $dff cell `$procdff$1760' with positive edge clock.
Creating register for signal `\Demux_D0_D1.\valid_0' using process `\Demux_D0_D1.$proc$Demux_D0_D1.v:24$63'.
  created $dff cell `$procdff$1761' with positive edge clock.
Creating register for signal `\Demux_D0_D1.\valid_1' using process `\Demux_D0_D1.$proc$Demux_D0_D1.v:24$63'.
  created $dff cell `$procdff$1762' with positive edge clock.
Creating register for signal `\mux.\dataout' using process `\mux.$proc$mux.v:23$56'.
  created $dff cell `$procdff$1763' with positive edge clock.
Creating register for signal `\mux.\valid_out' using process `\mux.$proc$mux.v:23$56'.
  created $dff cell `$procdff$1764' with positive edge clock.
Creating register for signal `\fsmControl.\Umbrales_I' using process `\fsmControl.$proc$fsm_Control.v:40$43'.
  created $dff cell `$procdff$1765' with positive edge clock.
Creating register for signal `\fsmControl.\active_out' using process `\fsmControl.$proc$fsm_Control.v:40$43'.
  created $dff cell `$procdff$1766' with positive edge clock.
Creating register for signal `\fsmControl.\idle_out' using process `\fsmControl.$proc$fsm_Control.v:40$43'.
  created $dff cell `$procdff$1767' with positive edge clock.
Creating register for signal `\fsmControl.\error_out' using process `\fsmControl.$proc$fsm_Control.v:40$43'.
  created $dff cell `$procdff$1768' with positive edge clock.
Creating register for signal `\fsmControl.\state' using process `\fsmControl.$proc$fsm_Control.v:40$43'.
  created $dff cell `$procdff$1769' with positive edge clock.
Creating register for signal `\fsmControl.\nxt_state' using process `\fsmControl.$proc$fsm_Control.v:40$43'.
  created $dff cell `$procdff$1770' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Error_Fifo' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:360$234'.
  created $dff cell `$procdff$1771' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\wr_ptr' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:323$223'.
  created $dff cell `$procdff$1772' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\rd_ptr' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:323$223'.
  created $dff cell `$procdff$1773' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\num_mem' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:323$223'.
  created $dff cell `$procdff$1774' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Almost_Empty' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$210'.
  created $dff cell `$procdff$1775' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Almost_Full' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$210'.
  created $dff cell `$procdff$1776' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Umbral' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$210'.
  created $dff cell `$procdff$1777' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Pausa' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$210'.
  created $dff cell `$procdff$1778' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Fifo_Empty' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$210'.
  created $dff cell `$procdff$1779' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Fifo_Full' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$210'.
  created $dff cell `$procdff$1780' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\num_mem' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$210'.
  created $dff cell `$procdff$1781' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\rd_ptr_int' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:46$208'.
  created $dff cell `$procdff$1782' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\wr_ptr_int' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:46$208'.
  created $dff cell `$procdff$1783' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\push_int' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:46$208'.
  created $dff cell `$procdff$1784' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\pop_int' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:46$208'.
  created $dff cell `$procdff$1785' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Fifo_Data_in_int' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:46$208'.
  created $dff cell `$procdff$1786' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\Error_Fifo' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:360$200'.
  created $dff cell `$procdff$1787' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\wr_ptr' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:323$189'.
  created $dff cell `$procdff$1788' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\rd_ptr' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:323$189'.
  created $dff cell `$procdff$1789' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\num_mem' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:323$189'.
  created $dff cell `$procdff$1790' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\Almost_Empty' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$176'.
  created $dff cell `$procdff$1791' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\Almost_Full' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$176'.
  created $dff cell `$procdff$1792' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\Umbral' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$176'.
  created $dff cell `$procdff$1793' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\Pausa' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$176'.
  created $dff cell `$procdff$1794' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\Fifo_Empty' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$176'.
  created $dff cell `$procdff$1795' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\Fifo_Full' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$176'.
  created $dff cell `$procdff$1796' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\num_mem' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$176'.
  created $dff cell `$procdff$1797' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\rd_ptr_int' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:46$174'.
  created $dff cell `$procdff$1798' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\wr_ptr_int' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:46$174'.
  created $dff cell `$procdff$1799' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\push_int' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:46$174'.
  created $dff cell `$procdff$1800' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\pop_int' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:46$174'.
  created $dff cell `$procdff$1801' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\Fifo_Data_in_int' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:46$174'.
  created $dff cell `$procdff$1802' with positive edge clock.

3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:360$166'.
Removing empty process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:360$166'.
Found and cleaned up 6 empty switches in `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:323$155'.
Removing empty process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:323$155'.
Found and cleaned up 18 empty switches in `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$138'.
Removing empty process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$138'.
Found and cleaned up 1 empty switch in `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:46$136'.
Removing empty process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:46$136'.
Found and cleaned up 2 empty switches in `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:360$128'.
Removing empty process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:360$128'.
Found and cleaned up 6 empty switches in `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:323$117'.
Removing empty process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:323$117'.
Found and cleaned up 14 empty switches in `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$104'.
Removing empty process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$104'.
Found and cleaned up 1 empty switch in `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:46$102'.
Removing empty process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:46$102'.
Found and cleaned up 1 empty switch in `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:22$99'.
Removing empty process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:22$99'.
Found and cleaned up 1 empty switch in `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$95'.
Removing empty process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$95'.
Found and cleaned up 1 empty switch in `\PCIE_trans.$proc$PCIE_trans.v:239$84'.
Removing empty process `PCIE_trans.$proc$PCIE_trans.v:239$84'.
Removing empty process `PCIE_trans.$proc$PCIE_trans.v:214$77'.
Found and cleaned up 7 empty switches in `\demux.$proc$demux.v:33$71'.
Removing empty process `demux.$proc$demux.v:33$71'.
Found and cleaned up 1 empty switch in `\demux.$proc$demux.v:24$69'.
Removing empty process `demux.$proc$demux.v:24$69'.
Found and cleaned up 7 empty switches in `\Demux_D0_D1.$proc$Demux_D0_D1.v:24$63'.
Removing empty process `Demux_D0_D1.$proc$Demux_D0_D1.v:24$63'.
Found and cleaned up 1 empty switch in `\Demux_D0_D1.$proc$Demux_D0_D1.v:15$61'.
Removing empty process `Demux_D0_D1.$proc$Demux_D0_D1.v:15$61'.
Found and cleaned up 3 empty switches in `\mux.$proc$mux.v:23$56'.
Removing empty process `mux.$proc$mux.v:23$56'.
Found and cleaned up 1 empty switch in `\mux.$proc$mux.v:14$53'.
Removing empty process `mux.$proc$mux.v:14$53'.
Found and cleaned up 11 empty switches in `\fsmControl.$proc$fsm_Control.v:40$43'.
Removing empty process `fsmControl.$proc$fsm_Control.v:40$43'.
Found and cleaned up 2 empty switches in `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:360$234'.
Removing empty process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:360$234'.
Found and cleaned up 6 empty switches in `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:323$223'.
Removing empty process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:323$223'.
Found and cleaned up 14 empty switches in `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$210'.
Removing empty process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$210'.
Found and cleaned up 1 empty switch in `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:46$208'.
Removing empty process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:46$208'.
Found and cleaned up 2 empty switches in `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:360$200'.
Removing empty process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:360$200'.
Found and cleaned up 6 empty switches in `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:323$189'.
Removing empty process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:323$189'.
Found and cleaned up 14 empty switches in `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$176'.
Removing empty process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$176'.
Found and cleaned up 1 empty switch in `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:46$174'.
Removing empty process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:46$174'.
Cleaned up 130 empty switches.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Replacing $eq cell `$eq$fifo.v:376$169' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:376$170' (1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$eq$fifo.v:376$170_Y = \pop'.
Replacing $eq cell `$eq$fifo.v:376$172' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with inverter.
Replacing $eq cell `$eq$fifo.v:344$163' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:245$147' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with $logic_not.
Optimizing away select inverter for $mux cell `$procmux$279' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$264' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$293' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $eq cell `$eq$fifo.v:135$140' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with $logic_not.
Optimizing away select inverter for $mux cell `$procmux$352' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$391' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$442' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$482' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$531' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$572' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$575' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$578' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$581' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$584' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$587' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $eq cell `$eq$fifo.v:77$106' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:203$112' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:344$125' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:365$131' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:365$132' (1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$eq$fifo.v:365$132_Y = \pop'.
Replacing $eq cell `$eq$fifo.v:365$134' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with inverter.
Optimizing away select inverter for $mux cell `$procmux$611' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$626' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$640' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$687' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$718' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$756' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$788' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$826' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$859' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$862' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$865' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$868' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$871' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$874' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$ternary$PCIE_trans.v:215$80' in module `PCIE_trans'.
Optimizing away select inverter for $mux cell `$procmux$889' in module `PCIE_trans'.
Optimizing away select inverter for $mux cell `$procmux$892' in module `PCIE_trans'.
Optimizing away select inverter for $mux cell `$procmux$895' in module `PCIE_trans'.
Replacing $eq cell `$eq$demux.v:42$74' in module `demux' with inverter.
Replacing $eq cell `$eq$demux.v:48$75' in module `demux' with inverter.
Replacing $eq cell `$eq$demux.v:51$76' (1) in module `\demux' with constant driver `$eq$demux.v:51$76_Y = \valid_1'.
Optimizing away select inverter for $mux cell `$procmux$961' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$910' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$913' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$925' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$928' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$940' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$943' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$955' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$958' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$908' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$923' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$938' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$953' in module `demux'.
Replacing $eq cell `$eq$Demux_D0_D1.v:33$66' in module `Demux_D0_D1' with inverter.
Replacing $eq cell `$eq$Demux_D0_D1.v:39$67' in module `Demux_D0_D1' with inverter.
Replacing $eq cell `$eq$Demux_D0_D1.v:42$68' (1) in module `\Demux_D0_D1' with constant driver `$eq$Demux_D0_D1.v:42$68_Y = \valid_1'.
Optimizing away select inverter for $mux cell `$procmux$1027' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$976' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$979' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$991' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$994' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$1006' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$1009' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$1021' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$1024' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$974' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$989' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$1004' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$1019' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$1036' in module `mux'.
Optimizing away select inverter for $mux cell `$procmux$1045' in module `mux'.
Replacing $ne cell `$ne$fsm_Control.v:73$45' in module `fsmControl' with $logic_not.
Replacing $ne cell `$ne$fsm_Control.v:84$46' in module `fsmControl' with $logic_not.
Replacing $eq cell `$eq$fsm_Control.v:87$47' in module `fsmControl' with $logic_not.
Replacing $ne cell `$ne$fsm_Control.v:90$48' in module `fsmControl' with $logic_not.
Replacing $ne cell `$ne$fsm_Control.v:98$49' in module `fsmControl' with $logic_not.
Replacing $eq cell `$eq$fsm_Control.v:101$50' in module `fsmControl' with $logic_not.
Replacing $ne cell `$ne$fsm_Control.v:111$51' in module `fsmControl' with $logic_not.
Optimizing away select inverter for $mux cell `$procmux$1054' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$1058' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$1091' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$1094' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$1105' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$1121' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$1137' in module `fsmControl'.
Replacing $eq cell `$eq$fifo.v:77$212' in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:203$218' in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:344$231' in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:365$237' in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:365$238' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$eq$fifo.v:365$238_Y = \pop'.
Replacing $eq cell `$eq$fifo.v:365$240' in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with inverter.
Optimizing away select inverter for $mux cell `$procmux$1168' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1183' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1197' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1244' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1275' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1313' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1345' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1383' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1416' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1419' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1422' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1425' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1428' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1431' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $eq cell `$eq$fifo.v:77$178' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with $logic_not.
Replacing $eq cell `$eq$fifo.v:203$184' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with $logic_not.
Replacing $eq cell `$eq$fifo.v:344$197' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with $logic_not.
Replacing $eq cell `$eq$fifo.v:365$203' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with $logic_not.
Replacing $eq cell `$eq$fifo.v:365$204' (1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$eq$fifo.v:365$204_Y = \pop'.
Replacing $eq cell `$eq$fifo.v:365$206' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with inverter.
Optimizing away select inverter for $mux cell `$procmux$1455' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1470' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1484' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1531' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1562' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1600' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1632' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1670' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1703' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1706' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1709' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1712' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1715' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1718' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:344$163' is identical to cell `$eq$fifo.v:376$169'.
    Redirecting output \Y: $eq$fifo.v:344$163_Y = $eq$fifo.v:376$169_Y
    Removing $logic_not cell `$eq$fifo.v:344$163' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$add$fifo.v:332$159' is identical to cell `$add$fifo.v:349$165'.
    Redirecting output \Y: $add$fifo.v:332$159_Y = $add$fifo.v:349$165_Y
    Removing $add cell `$add$fifo.v:332$159' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$add$fifo.v:331$158' is identical to cell `$add$fifo.v:340$162'.
    Redirecting output \Y: $add$fifo.v:331$158_Y = $add$fifo.v:340$162_Y
    Removing $add cell `$add$fifo.v:331$158' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$logic_and$fifo.v:311$154' is identical to cell `$logic_and$fifo.v:329$157'.
    Redirecting output \Y: $logic_and$fifo.v:311$154_Y = $logic_and$fifo.v:329$157_Y
    Removing $logic_and cell `$logic_and$fifo.v:311$154' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:293$153' is identical to cell `$eq$fifo.v:373$167'.
    Redirecting output \Y: $eq$fifo.v:293$153_Y = $eq$fifo.v:373$167_Y
    Removing $eq cell `$eq$fifo.v:293$153' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:253$148' is identical to cell `$eq$fifo.v:335$160'.
    Redirecting output \Y: $eq$fifo.v:253$148_Y = $eq$fifo.v:335$160_Y
    Removing $eq cell `$eq$fifo.v:253$148' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:245$147' is identical to cell `$eq$fifo.v:376$169'.
    Redirecting output \Y: $eq$fifo.v:245$147_Y = $eq$fifo.v:376$169_Y
    Removing $logic_not cell `$eq$fifo.v:245$147' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:183$146' is identical to cell `$eq$fifo.v:373$167'.
    Redirecting output \Y: $eq$fifo.v:183$146_Y = $eq$fifo.v:373$167_Y
    Removing $eq cell `$eq$fifo.v:183$146' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:175$145' is identical to cell `$eq$fifo.v:285$152'.
    Redirecting output \Y: $eq$fifo.v:175$145_Y = $eq$fifo.v:285$152_Y
    Removing $eq cell `$eq$fifo.v:175$145' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:167$144' is identical to cell `$eq$fifo.v:277$151'.
    Redirecting output \Y: $eq$fifo.v:167$144_Y = $eq$fifo.v:277$151_Y
    Removing $eq cell `$eq$fifo.v:167$144' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:159$143' is identical to cell `$eq$fifo.v:269$150'.
    Redirecting output \Y: $eq$fifo.v:159$143_Y = $eq$fifo.v:269$150_Y
    Removing $eq cell `$eq$fifo.v:159$143' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:151$142' is identical to cell `$eq$fifo.v:261$149'.
    Redirecting output \Y: $eq$fifo.v:151$142_Y = $eq$fifo.v:261$149_Y
    Removing $eq cell `$eq$fifo.v:151$142' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:143$141' is identical to cell `$eq$fifo.v:335$160'.
    Redirecting output \Y: $eq$fifo.v:143$141_Y = $eq$fifo.v:335$160_Y
    Removing $eq cell `$eq$fifo.v:143$141' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:135$140' is identical to cell `$eq$fifo.v:376$169'.
    Redirecting output \Y: $eq$fifo.v:135$140_Y = $eq$fifo.v:376$169_Y
    Removing $logic_not cell `$eq$fifo.v:135$140' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$logic_not$fifo.v:66$139' is identical to cell `$logic_not$fifo.v:324$156'.
    Redirecting output \Y: $logic_not$fifo.v:66$139_Y = $logic_not$fifo.v:324$156_Y
    Removing $logic_not cell `$logic_not$fifo.v:66$139' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$logic_not$fifo.v:47$137' is identical to cell `$logic_not$fifo.v:324$156'.
    Redirecting output \Y: $logic_not$fifo.v:47$137_Y = $logic_not$fifo.v:324$156_Y
    Removing $logic_not cell `$logic_not$fifo.v:47$137' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:344$125' is identical to cell `$eq$fifo.v:365$131'.
    Redirecting output \Y: $eq$fifo.v:344$125_Y = $eq$fifo.v:365$131_Y
    Removing $logic_not cell `$eq$fifo.v:344$125' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:335$122' is identical to cell `$eq$fifo.v:362$129'.
    Redirecting output \Y: $eq$fifo.v:335$122_Y = $eq$fifo.v:362$129_Y
    Removing $eq cell `$eq$fifo.v:335$122' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$add$fifo.v:332$121' is identical to cell `$add$fifo.v:349$127'.
    Redirecting output \Y: $add$fifo.v:332$121_Y = $add$fifo.v:349$127_Y
    Removing $add cell `$add$fifo.v:332$121' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$add$fifo.v:331$120' is identical to cell `$add$fifo.v:340$124'.
    Redirecting output \Y: $add$fifo.v:331$120_Y = $add$fifo.v:340$124_Y
    Removing $add cell `$add$fifo.v:331$120' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$logic_and$fifo.v:311$116' is identical to cell `$logic_and$fifo.v:329$119'.
    Redirecting output \Y: $logic_and$fifo.v:311$116_Y = $logic_and$fifo.v:329$119_Y
    Removing $logic_and cell `$logic_and$fifo.v:311$116' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:228$115' is identical to cell `$eq$fifo.v:362$129'.
    Redirecting output \Y: $eq$fifo.v:228$115_Y = $eq$fifo.v:362$129_Y
    Removing $eq cell `$eq$fifo.v:228$115' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:203$112' is identical to cell `$eq$fifo.v:365$131'.
    Redirecting output \Y: $eq$fifo.v:203$112_Y = $eq$fifo.v:365$131_Y
    Removing $logic_not cell `$eq$fifo.v:203$112' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:109$110' is identical to cell `$eq$fifo.v:362$129'.
    Redirecting output \Y: $eq$fifo.v:109$110_Y = $eq$fifo.v:362$129_Y
    Removing $eq cell `$eq$fifo.v:109$110' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:101$109' is identical to cell `$eq$fifo.v:220$114'.
    Redirecting output \Y: $eq$fifo.v:101$109_Y = $eq$fifo.v:220$114_Y
    Removing $eq cell `$eq$fifo.v:101$109' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:85$107' is identical to cell `$eq$fifo.v:212$113'.
    Redirecting output \Y: $eq$fifo.v:85$107_Y = $eq$fifo.v:212$113_Y
    Removing $eq cell `$eq$fifo.v:85$107' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:77$106' is identical to cell `$eq$fifo.v:365$131'.
    Redirecting output \Y: $eq$fifo.v:77$106_Y = $eq$fifo.v:365$131_Y
    Removing $logic_not cell `$eq$fifo.v:77$106' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$logic_not$fifo.v:66$105' is identical to cell `$logic_not$fifo.v:324$118'.
    Redirecting output \Y: $logic_not$fifo.v:66$105_Y = $logic_not$fifo.v:324$118_Y
    Removing $logic_not cell `$logic_not$fifo.v:66$105' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$logic_not$fifo.v:47$103' is identical to cell `$logic_not$fifo.v:324$118'.
    Redirecting output \Y: $logic_not$fifo.v:47$103_Y = $logic_not$fifo.v:324$118_Y
    Removing $logic_not cell `$logic_not$fifo.v:47$103' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `\PCIE_trans'.
  Cell `$not$PCIE_trans.v:247$88' is identical to cell `$not$PCIE_trans.v:248$90'.
    Redirecting output \Y: $not$PCIE_trans.v:247$88_Y = $not$PCIE_trans.v:248$90_Y
    Removing $not cell `$not$PCIE_trans.v:247$88' from module `\PCIE_trans'.
Finding identical cells in module `\demux'.
  Cell `$logic_not$demux.v:25$70' is identical to cell `$logic_not$demux.v:34$72'.
    Redirecting output \Y: $logic_not$demux.v:25$70_Y = $logic_not$demux.v:34$72_Y
    Removing $logic_not cell `$logic_not$demux.v:25$70' from module `\demux'.
Finding identical cells in module `\Demux_D0_D1'.
  Cell `$logic_not$Demux_D0_D1.v:16$62' is identical to cell `$logic_not$Demux_D0_D1.v:25$64'.
    Redirecting output \Y: $logic_not$Demux_D0_D1.v:16$62_Y = $logic_not$Demux_D0_D1.v:25$64_Y
    Removing $logic_not cell `$logic_not$Demux_D0_D1.v:16$62' from module `\Demux_D0_D1'.
Finding identical cells in module `\mux'.
Finding identical cells in module `\fsmControl'.
  Cell `$procmux$1135_CMP0' is identical to cell `$procmux$1145_CMP0'.
    Redirecting output \Y: $procmux$1135_CMP = $procmux$1145_CMP
    Removing $eq cell `$procmux$1135_CMP0' from module `\fsmControl'.
  Cell `$procmux$1134_CMP0' is identical to cell `$procmux$1144_CMP0'.
    Redirecting output \Y: $procmux$1134_CMP = $procmux$1144_CMP
    Removing $eq cell `$procmux$1134_CMP0' from module `\fsmControl'.
  Cell `$procmux$1119_CMP0' is identical to cell `$procmux$1145_CMP0'.
    Redirecting output \Y: $procmux$1119_CMP = $procmux$1145_CMP
    Removing $eq cell `$procmux$1119_CMP0' from module `\fsmControl'.
  Cell `$procmux$1118_CMP0' is identical to cell `$procmux$1144_CMP0'.
    Redirecting output \Y: $procmux$1118_CMP = $procmux$1144_CMP
    Removing $eq cell `$procmux$1118_CMP0' from module `\fsmControl'.
  Cell `$procmux$1117_CMP0' is identical to cell `$procmux$1133_CMP0'.
    Redirecting output \Y: $procmux$1117_CMP = $procmux$1133_CMP
    Removing $eq cell `$procmux$1117_CMP0' from module `\fsmControl'.
  Cell `$procmux$1110_CMP0' is identical to cell `$procmux$1132_CMP0'.
    Redirecting output \Y: $procmux$1110_CMP = $procmux$1132_CMP
    Removing $eq cell `$procmux$1110_CMP0' from module `\fsmControl'.
  Cell `$procmux$1109_CMP0' is identical to cell `$procmux$1125_CMP0'.
    Redirecting output \Y: $procmux$1109_CMP = $procmux$1125_CMP
    Removing $eq cell `$procmux$1109_CMP0' from module `\fsmControl'.
  Cell `$procmux$1103_CMP0' is identical to cell `$procmux$1145_CMP0'.
    Redirecting output \Y: $procmux$1103_CMP = $procmux$1145_CMP
    Removing $eq cell `$procmux$1103_CMP0' from module `\fsmControl'.
  Cell `$procmux$1102_CMP0' is identical to cell `$procmux$1144_CMP0'.
    Redirecting output \Y: $procmux$1102_CMP = $procmux$1144_CMP
    Removing $eq cell `$procmux$1102_CMP0' from module `\fsmControl'.
  Cell `$procmux$1101_CMP0' is identical to cell `$procmux$1125_CMP0'.
    Redirecting output \Y: $procmux$1101_CMP = $procmux$1125_CMP
    Removing $eq cell `$procmux$1101_CMP0' from module `\fsmControl'.
  Cell `$procmux$1086_CMP0' is identical to cell `$procmux$1145_CMP0'.
    Redirecting output \Y: $procmux$1086_CMP = $procmux$1145_CMP
    Removing $eq cell `$procmux$1086_CMP0' from module `\fsmControl'.
  Cell `$procmux$1085_CMP0' is identical to cell `$procmux$1144_CMP0'.
    Redirecting output \Y: $procmux$1085_CMP = $procmux$1144_CMP
    Removing $eq cell `$procmux$1085_CMP0' from module `\fsmControl'.
  Cell `$procmux$1081_CMP0' is identical to cell `$procmux$1133_CMP0'.
    Redirecting output \Y: $procmux$1081_CMP = $procmux$1133_CMP
    Removing $eq cell `$procmux$1081_CMP0' from module `\fsmControl'.
  Cell `$procmux$1071_CMP0' is identical to cell `$procmux$1132_CMP0'.
    Redirecting output \Y: $procmux$1071_CMP = $procmux$1132_CMP
    Removing $eq cell `$procmux$1071_CMP0' from module `\fsmControl'.
  Cell `$procmux$1064_CMP0' is identical to cell `$procmux$1125_CMP0'.
    Redirecting output \Y: $procmux$1064_CMP = $procmux$1125_CMP
    Removing $eq cell `$procmux$1064_CMP0' from module `\fsmControl'.
  Cell `$ne$fsm_Control.v:98$49' is identical to cell `$ne$fsm_Control.v:111$51'.
    Redirecting output \Y: $ne$fsm_Control.v:98$49_Y = $ne$fsm_Control.v:111$51_Y
    Removing $reduce_bool cell `$ne$fsm_Control.v:98$49' from module `\fsmControl'.
  Cell `$eq$fsm_Control.v:87$47' is identical to cell `$eq$fsm_Control.v:101$50'.
    Redirecting output \Y: $eq$fsm_Control.v:87$47_Y = $eq$fsm_Control.v:101$50_Y
    Removing $logic_not cell `$eq$fsm_Control.v:87$47' from module `\fsmControl'.
  Cell `$ne$fsm_Control.v:84$46' is identical to cell `$ne$fsm_Control.v:111$51'.
    Redirecting output \Y: $ne$fsm_Control.v:84$46_Y = $ne$fsm_Control.v:111$51_Y
    Removing $reduce_bool cell `$ne$fsm_Control.v:84$46' from module `\fsmControl'.
  Cell `$ne$fsm_Control.v:73$45' is identical to cell `$ne$fsm_Control.v:111$51'.
    Redirecting output \Y: $ne$fsm_Control.v:73$45_Y = $ne$fsm_Control.v:111$51_Y
    Removing $reduce_bool cell `$ne$fsm_Control.v:73$45' from module `\fsmControl'.
  Cell `$not$fsm_Control.v:41$44' is identical to cell `$not$fsm_Control.v:114$52'.
    Redirecting output \Y: $not$fsm_Control.v:41$44_Y = $not$fsm_Control.v:114$52_Y
    Removing $not cell `$not$fsm_Control.v:41$44' from module `\fsmControl'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:344$231' is identical to cell `$eq$fifo.v:365$237'.
    Redirecting output \Y: $eq$fifo.v:344$231_Y = $eq$fifo.v:365$237_Y
    Removing $logic_not cell `$eq$fifo.v:344$231' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:335$228' is identical to cell `$eq$fifo.v:362$235'.
    Redirecting output \Y: $eq$fifo.v:335$228_Y = $eq$fifo.v:362$235_Y
    Removing $eq cell `$eq$fifo.v:335$228' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$add$fifo.v:332$227' is identical to cell `$add$fifo.v:349$233'.
    Redirecting output \Y: $add$fifo.v:332$227_Y = $add$fifo.v:349$233_Y
    Removing $add cell `$add$fifo.v:332$227' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$add$fifo.v:331$226' is identical to cell `$add$fifo.v:340$230'.
    Redirecting output \Y: $add$fifo.v:331$226_Y = $add$fifo.v:340$230_Y
    Removing $add cell `$add$fifo.v:331$226' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$logic_and$fifo.v:311$222' is identical to cell `$logic_and$fifo.v:329$225'.
    Redirecting output \Y: $logic_and$fifo.v:311$222_Y = $logic_and$fifo.v:329$225_Y
    Removing $logic_and cell `$logic_and$fifo.v:311$222' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:228$221' is identical to cell `$eq$fifo.v:362$235'.
    Redirecting output \Y: $eq$fifo.v:228$221_Y = $eq$fifo.v:362$235_Y
    Removing $eq cell `$eq$fifo.v:228$221' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:203$218' is identical to cell `$eq$fifo.v:365$237'.
    Redirecting output \Y: $eq$fifo.v:203$218_Y = $eq$fifo.v:365$237_Y
    Removing $logic_not cell `$eq$fifo.v:203$218' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:109$216' is identical to cell `$eq$fifo.v:362$235'.
    Redirecting output \Y: $eq$fifo.v:109$216_Y = $eq$fifo.v:362$235_Y
    Removing $eq cell `$eq$fifo.v:109$216' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:101$215' is identical to cell `$eq$fifo.v:220$220'.
    Redirecting output \Y: $eq$fifo.v:101$215_Y = $eq$fifo.v:220$220_Y
    Removing $eq cell `$eq$fifo.v:101$215' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:85$213' is identical to cell `$eq$fifo.v:212$219'.
    Redirecting output \Y: $eq$fifo.v:85$213_Y = $eq$fifo.v:212$219_Y
    Removing $eq cell `$eq$fifo.v:85$213' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:77$212' is identical to cell `$eq$fifo.v:365$237'.
    Redirecting output \Y: $eq$fifo.v:77$212_Y = $eq$fifo.v:365$237_Y
    Removing $logic_not cell `$eq$fifo.v:77$212' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$logic_not$fifo.v:66$211' is identical to cell `$logic_not$fifo.v:324$224'.
    Redirecting output \Y: $logic_not$fifo.v:66$211_Y = $logic_not$fifo.v:324$224_Y
    Removing $logic_not cell `$logic_not$fifo.v:66$211' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$logic_not$fifo.v:47$209' is identical to cell `$logic_not$fifo.v:324$224'.
    Redirecting output \Y: $logic_not$fifo.v:47$209_Y = $logic_not$fifo.v:324$224_Y
    Removing $logic_not cell `$logic_not$fifo.v:47$209' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:344$197' is identical to cell `$eq$fifo.v:365$203'.
    Redirecting output \Y: $eq$fifo.v:344$197_Y = $eq$fifo.v:365$203_Y
    Removing $logic_not cell `$eq$fifo.v:344$197' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:335$194' is identical to cell `$eq$fifo.v:362$201'.
    Redirecting output \Y: $eq$fifo.v:335$194_Y = $eq$fifo.v:362$201_Y
    Removing $eq cell `$eq$fifo.v:335$194' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$add$fifo.v:332$193' is identical to cell `$add$fifo.v:349$199'.
    Redirecting output \Y: $add$fifo.v:332$193_Y = $add$fifo.v:349$199_Y
    Removing $add cell `$add$fifo.v:332$193' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$add$fifo.v:331$192' is identical to cell `$add$fifo.v:340$196'.
    Redirecting output \Y: $add$fifo.v:331$192_Y = $add$fifo.v:340$196_Y
    Removing $add cell `$add$fifo.v:331$192' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$logic_and$fifo.v:311$188' is identical to cell `$logic_and$fifo.v:329$191'.
    Redirecting output \Y: $logic_and$fifo.v:311$188_Y = $logic_and$fifo.v:329$191_Y
    Removing $logic_and cell `$logic_and$fifo.v:311$188' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:228$187' is identical to cell `$eq$fifo.v:362$201'.
    Redirecting output \Y: $eq$fifo.v:228$187_Y = $eq$fifo.v:362$201_Y
    Removing $eq cell `$eq$fifo.v:228$187' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:203$184' is identical to cell `$eq$fifo.v:365$203'.
    Redirecting output \Y: $eq$fifo.v:203$184_Y = $eq$fifo.v:365$203_Y
    Removing $logic_not cell `$eq$fifo.v:203$184' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:109$182' is identical to cell `$eq$fifo.v:362$201'.
    Redirecting output \Y: $eq$fifo.v:109$182_Y = $eq$fifo.v:362$201_Y
    Removing $eq cell `$eq$fifo.v:109$182' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:101$181' is identical to cell `$eq$fifo.v:220$186'.
    Redirecting output \Y: $eq$fifo.v:101$181_Y = $eq$fifo.v:220$186_Y
    Removing $eq cell `$eq$fifo.v:101$181' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:85$179' is identical to cell `$eq$fifo.v:212$185'.
    Redirecting output \Y: $eq$fifo.v:85$179_Y = $eq$fifo.v:212$185_Y
    Removing $eq cell `$eq$fifo.v:85$179' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:77$178' is identical to cell `$eq$fifo.v:365$203'.
    Redirecting output \Y: $eq$fifo.v:77$178_Y = $eq$fifo.v:365$203_Y
    Removing $logic_not cell `$eq$fifo.v:77$178' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$logic_not$fifo.v:66$177' is identical to cell `$logic_not$fifo.v:324$190'.
    Redirecting output \Y: $logic_not$fifo.v:66$177_Y = $logic_not$fifo.v:324$190_Y
    Removing $logic_not cell `$logic_not$fifo.v:66$177' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$logic_not$fifo.v:47$175' is identical to cell `$logic_not$fifo.v:324$190'.
    Redirecting output \Y: $logic_not$fifo.v:47$175_Y = $logic_not$fifo.v:324$190_Y
    Removing $logic_not cell `$logic_not$fifo.v:47$175' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Removed a total of 78 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$584 (pure)
    Root of a mux tree: $procmux$581 (pure)
    Root of a mux tree: $procmux$578 (pure)
    Root of a mux tree: $procmux$575 (pure)
    Root of a mux tree: $procmux$572 (pure)
    Root of a mux tree: $procmux$531 (pure)
    Root of a mux tree: $procmux$482 (pure)
    Root of a mux tree: $procmux$442 (pure)
    Root of a mux tree: $procmux$391 (pure)
    Root of a mux tree: $procmux$352 (pure)
    Root of a mux tree: $procmux$293 (pure)
    Root of a mux tree: $procmux$279 (pure)
    Root of a mux tree: $procmux$264 (pure)
    Root of a mux tree: $procmux$246 (pure)
    Root of a mux tree: $procmux$587 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$874 (pure)
    Root of a mux tree: $procmux$871 (pure)
    Root of a mux tree: $procmux$868 (pure)
    Root of a mux tree: $procmux$865 (pure)
    Root of a mux tree: $procmux$862 (pure)
    Root of a mux tree: $procmux$859 (pure)
    Root of a mux tree: $procmux$826 (pure)
    Root of a mux tree: $procmux$788 (pure)
    Root of a mux tree: $procmux$756 (pure)
    Root of a mux tree: $procmux$718 (pure)
    Root of a mux tree: $procmux$687 (pure)
    Root of a mux tree: $procmux$640 (pure)
    Root of a mux tree: $procmux$626 (pure)
    Root of a mux tree: $procmux$611 (pure)
    Root of a mux tree: $procmux$593 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$886 (pure)
    Root of a mux tree: $procmux$883 (pure)
    Root of a mux tree: $procmux$880 (pure)
    Root of a mux tree: $procmux$877 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$892 (pure)
    Root of a mux tree: $procmux$889 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:216$83 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:215$80 (pure)
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$895.
    dead port 2/2 on $mux $procmux$895.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$961 (pure)
    Root of a mux tree: $procmux$958 (pure)
    Root of a mux tree: $procmux$943 (pure)
    Root of a mux tree: $procmux$928 (pure)
      Replacing known input bits on port A of cell $procmux$923: \valid_0 -> 1'0
    Root of a mux tree: $procmux$913 (pure)
      Replacing known input bits on port A of cell $procmux$908: \valid_1 -> 1'0
      Replacing known input bits on port A of cell $procmux$905: \valid_1 -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$949.
    dead port 2/2 on $mux $procmux$934.
    dead port 2/2 on $mux $procmux$919.
    dead port 2/2 on $mux $procmux$905.
    dead port 2/2 on $mux $procmux$901.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1027 (pure)
    Root of a mux tree: $procmux$1024 (pure)
    Root of a mux tree: $procmux$1009 (pure)
    Root of a mux tree: $procmux$994 (pure)
      Replacing known input bits on port A of cell $procmux$989: \valid_0 -> 1'0
    Root of a mux tree: $procmux$979 (pure)
      Replacing known input bits on port A of cell $procmux$974: \valid_1 -> 1'0
      Replacing known input bits on port A of cell $procmux$971: \valid_1 -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1015.
    dead port 2/2 on $mux $procmux$1000.
    dead port 2/2 on $mux $procmux$985.
    dead port 2/2 on $mux $procmux$971.
    dead port 2/2 on $mux $procmux$967.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1048 (pure)
    Root of a mux tree: $procmux$1045 (pure)
    Root of a mux tree: $procmux$1036 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1108 (pure)
    Root of a mux tree: $procmux$1105
    Root of a mux tree: $procmux$1143 (pure)
    Root of a mux tree: $procmux$1100 (pure)
    Root of a mux tree: $procmux$1094
    Root of a mux tree: $procmux$1091 (pure)
    Root of a mux tree: $procmux$1063 (pure)
    Root of a mux tree: $procmux$1054
    Root of a mux tree: $procmux$1124 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1431 (pure)
    Root of a mux tree: $procmux$1428 (pure)
    Root of a mux tree: $procmux$1425 (pure)
    Root of a mux tree: $procmux$1422 (pure)
    Root of a mux tree: $procmux$1419 (pure)
    Root of a mux tree: $procmux$1416 (pure)
    Root of a mux tree: $procmux$1383 (pure)
    Root of a mux tree: $procmux$1345 (pure)
    Root of a mux tree: $procmux$1313 (pure)
    Root of a mux tree: $procmux$1275 (pure)
    Root of a mux tree: $procmux$1244 (pure)
    Root of a mux tree: $procmux$1197 (pure)
    Root of a mux tree: $procmux$1183 (pure)
    Root of a mux tree: $procmux$1168 (pure)
    Root of a mux tree: $procmux$1150 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1718 (pure)
    Root of a mux tree: $procmux$1715 (pure)
    Root of a mux tree: $procmux$1712 (pure)
    Root of a mux tree: $procmux$1709 (pure)
    Root of a mux tree: $procmux$1706 (pure)
    Root of a mux tree: $procmux$1703 (pure)
    Root of a mux tree: $procmux$1670 (pure)
    Root of a mux tree: $procmux$1632 (pure)
    Root of a mux tree: $procmux$1600 (pure)
    Root of a mux tree: $procmux$1562 (pure)
    Root of a mux tree: $procmux$1531 (pure)
    Root of a mux tree: $procmux$1484 (pure)
    Root of a mux tree: $procmux$1470 (pure)
    Root of a mux tree: $procmux$1455 (pure)
    Root of a mux tree: $procmux$1437 (pure)
  Analyzing evaluation results.
Removed 12 multiplexer ports.

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
    Consolidated identical input bits for $mux cell $procmux$880:
      Old ports: A=6'000000, B=6'111111, Y=$procmux$880_Y
      New ports: A=1'0, B=1'1, Y=$procmux$880_Y [0]
      New connections: $procmux$880_Y [5:1] = { $procmux$880_Y [0] $procmux$880_Y [0] $procmux$880_Y [0] $procmux$880_Y [0] $procmux$880_Y [0] }
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
    New ctrl vector for $mux cell $procmux$923: { }
    New ctrl vector for $mux cell $procmux$908: { }
  Optimizing cells in module \demux.
  Optimizing cells in module \Demux_D0_D1.
    New ctrl vector for $mux cell $procmux$989: { }
    New ctrl vector for $mux cell $procmux$974: { }
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \mux.
  Optimizing cells in module \fsmControl.
    New ctrl vector for $pmux cell $procmux$1108: { $procmux$1133_CMP $auto$opt_reduce.cc:132:opt_mux$1804 }
    New ctrl vector for $pmux cell $procmux$1100: { $auto$opt_reduce.cc:132:opt_mux$1806 $procmux$1125_CMP }
    New ctrl vector for $pmux cell $procmux$1124: { $procmux$1132_CMP $auto$opt_reduce.cc:132:opt_mux$1808 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1803: { $procmux$1125_CMP $procmux$1132_CMP $procmux$1144_CMP $procmux$1145_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1805: { $procmux$1144_CMP $procmux$1145_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1807: { $procmux$1125_CMP $procmux$1133_CMP $procmux$1144_CMP $procmux$1145_CMP }
  Optimizing cells in module \fsmControl.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
Performed a total of 11 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$545' is identical to cell `$procmux$564'.
    Redirecting output \Y: $procmux$545_Y = $procmux$564_Y
    Removing $mux cell `$procmux$545' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$488' is identical to cell `$procmux$511'.
    Redirecting output \Y: $procmux$488_Y = $procmux$511_Y
    Removing $mux cell `$procmux$488' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$395' is identical to cell `$procmux$419'.
    Redirecting output \Y: $procmux$395_Y = $procmux$419_Y
    Removing $mux cell `$procmux$395' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$368' is identical to cell `$procmux$386'.
    Redirecting output \Y: $procmux$368_Y = $procmux$386_Y
    Removing $mux cell `$procmux$368' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$329' is identical to cell `$procmux$419'.
    Redirecting output \Y: $procmux$329_Y = $procmux$419_Y
    Removing $mux cell `$procmux$329' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$305' is identical to cell `$procmux$419'.
    Redirecting output \Y: $procmux$305_Y = $procmux$419_Y
    Removing $mux cell `$procmux$305' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$548' is identical to cell `$procmux$567'.
    Redirecting output \Y: $procmux$548_Y = $procmux$567_Y
    Removing $mux cell `$procmux$548' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$491' is identical to cell `$procmux$514'.
    Redirecting output \Y: $procmux$491_Y = $procmux$514_Y
    Removing $mux cell `$procmux$491' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$398' is identical to cell `$procmux$422'.
    Redirecting output \Y: $procmux$398_Y = $procmux$422_Y
    Removing $mux cell `$procmux$398' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$308' is identical to cell `$procmux$332'.
    Redirecting output \Y: $procmux$308_Y = $procmux$332_Y
    Removing $mux cell `$procmux$308' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$494' is identical to cell `$procmux$517'.
    Redirecting output \Y: $procmux$494_Y = $procmux$517_Y
    Removing $mux cell `$procmux$494' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$401' is identical to cell `$procmux$425'.
    Redirecting output \Y: $procmux$401_Y = $procmux$425_Y
    Removing $mux cell `$procmux$401' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$311' is identical to cell `$procmux$335'.
    Redirecting output \Y: $procmux$311_Y = $procmux$335_Y
    Removing $mux cell `$procmux$311' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$497' is identical to cell `$procmux$520'.
    Redirecting output \Y: $procmux$497_Y = $procmux$520_Y
    Removing $mux cell `$procmux$497' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$404' is identical to cell `$procmux$428'.
    Redirecting output \Y: $procmux$404_Y = $procmux$428_Y
    Removing $mux cell `$procmux$404' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$314' is identical to cell `$procmux$338'.
    Redirecting output \Y: $procmux$314_Y = $procmux$338_Y
    Removing $mux cell `$procmux$314' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$407' is identical to cell `$procmux$431'.
    Redirecting output \Y: $procmux$407_Y = $procmux$431_Y
    Removing $mux cell `$procmux$407' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$523' is identical to cell `$procmux$500'.
    Redirecting output \Y: $procmux$523_Y = $procmux$500_Y
    Removing $mux cell `$procmux$523' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$317' is identical to cell `$procmux$341'.
    Redirecting output \Y: $procmux$317_Y = $procmux$341_Y
    Removing $mux cell `$procmux$317' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$526' is identical to cell `$procmux$503'.
    Redirecting output \Y: $procmux$526_Y = $procmux$503_Y
    Removing $mux cell `$procmux$526' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$410' is identical to cell `$procmux$434'.
    Redirecting output \Y: $procmux$410_Y = $procmux$434_Y
    Removing $mux cell `$procmux$410' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$320' is identical to cell `$procmux$344'.
    Redirecting output \Y: $procmux$320_Y = $procmux$344_Y
    Removing $mux cell `$procmux$320' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$413' is identical to cell `$procmux$437'.
    Redirecting output \Y: $procmux$413_Y = $procmux$437_Y
    Removing $mux cell `$procmux$413' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$323' is identical to cell `$procmux$347'.
    Redirecting output \Y: $procmux$323_Y = $procmux$347_Y
    Removing $mux cell `$procmux$323' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$834' is identical to cell `$procmux$851'.
    Redirecting output \Y: $procmux$834_Y = $procmux$851_Y
    Removing $mux cell `$procmux$834' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$724' is identical to cell `$procmux$794'.
    Redirecting output \Y: $procmux$724_Y = $procmux$794_Y
    Removing $mux cell `$procmux$724' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$697' is identical to cell `$procmux$713'.
    Redirecting output \Y: $procmux$697_Y = $procmux$713_Y
    Removing $mux cell `$procmux$697' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$667' is identical to cell `$procmux$736'.
    Redirecting output \Y: $procmux$667_Y = $procmux$736_Y
    Removing $mux cell `$procmux$667' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$837' is identical to cell `$procmux$854'.
    Redirecting output \Y: $procmux$837_Y = $procmux$854_Y
    Removing $mux cell `$procmux$837' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$727' is identical to cell `$procmux$797'.
    Redirecting output \Y: $procmux$727_Y = $procmux$797_Y
    Removing $mux cell `$procmux$727' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$670' is identical to cell `$procmux$739'.
    Redirecting output \Y: $procmux$670_Y = $procmux$739_Y
    Removing $mux cell `$procmux$670' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$730' is identical to cell `$procmux$800'.
    Redirecting output \Y: $procmux$730_Y = $procmux$800_Y
    Removing $mux cell `$procmux$730' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$673' is identical to cell `$procmux$742'.
    Redirecting output \Y: $procmux$673_Y = $procmux$742_Y
    Removing $mux cell `$procmux$673' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\mux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1391' is identical to cell `$procmux$1408'.
    Redirecting output \Y: $procmux$1391_Y = $procmux$1408_Y
    Removing $mux cell `$procmux$1391' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1281' is identical to cell `$procmux$1351'.
    Redirecting output \Y: $procmux$1281_Y = $procmux$1351_Y
    Removing $mux cell `$procmux$1281' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1254' is identical to cell `$procmux$1270'.
    Redirecting output \Y: $procmux$1254_Y = $procmux$1270_Y
    Removing $mux cell `$procmux$1254' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1224' is identical to cell `$procmux$1293'.
    Redirecting output \Y: $procmux$1224_Y = $procmux$1293_Y
    Removing $mux cell `$procmux$1224' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1394' is identical to cell `$procmux$1411'.
    Redirecting output \Y: $procmux$1394_Y = $procmux$1411_Y
    Removing $mux cell `$procmux$1394' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1284' is identical to cell `$procmux$1354'.
    Redirecting output \Y: $procmux$1284_Y = $procmux$1354_Y
    Removing $mux cell `$procmux$1284' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1227' is identical to cell `$procmux$1296'.
    Redirecting output \Y: $procmux$1227_Y = $procmux$1296_Y
    Removing $mux cell `$procmux$1227' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1287' is identical to cell `$procmux$1357'.
    Redirecting output \Y: $procmux$1287_Y = $procmux$1357_Y
    Removing $mux cell `$procmux$1287' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1230' is identical to cell `$procmux$1299'.
    Redirecting output \Y: $procmux$1230_Y = $procmux$1299_Y
    Removing $mux cell `$procmux$1230' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1678' is identical to cell `$procmux$1695'.
    Redirecting output \Y: $procmux$1678_Y = $procmux$1695_Y
    Removing $mux cell `$procmux$1678' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1568' is identical to cell `$procmux$1638'.
    Redirecting output \Y: $procmux$1568_Y = $procmux$1638_Y
    Removing $mux cell `$procmux$1568' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1541' is identical to cell `$procmux$1557'.
    Redirecting output \Y: $procmux$1541_Y = $procmux$1557_Y
    Removing $mux cell `$procmux$1541' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1511' is identical to cell `$procmux$1580'.
    Redirecting output \Y: $procmux$1511_Y = $procmux$1580_Y
    Removing $mux cell `$procmux$1511' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1681' is identical to cell `$procmux$1698'.
    Redirecting output \Y: $procmux$1681_Y = $procmux$1698_Y
    Removing $mux cell `$procmux$1681' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1571' is identical to cell `$procmux$1641'.
    Redirecting output \Y: $procmux$1571_Y = $procmux$1641_Y
    Removing $mux cell `$procmux$1571' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1514' is identical to cell `$procmux$1583'.
    Redirecting output \Y: $procmux$1514_Y = $procmux$1583_Y
    Removing $mux cell `$procmux$1514' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1574' is identical to cell `$procmux$1644'.
    Redirecting output \Y: $procmux$1574_Y = $procmux$1644_Y
    Removing $mux cell `$procmux$1574' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1517' is identical to cell `$procmux$1586'.
    Redirecting output \Y: $procmux$1517_Y = $procmux$1586_Y
    Removing $mux cell `$procmux$1517' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Removed a total of 51 cells.

4.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $procdff$1730 ($dff) from module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
Removing $procdff$1746 ($dff) from module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
Removing $procdff$1781 ($dff) from module $paramod\fifo\N=2\ADDR_WIDTH=4.
Removing $procdff$1797 ($dff) from module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
Replaced 4 DFF cells.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  removing unused `$logic_not' cell `$logic_not$fifo.v:324$156'.
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  removing unused `$logic_not' cell `$logic_not$fifo.v:324$118'.
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module \PCIE_trans..
  removing unused `$not' cell `$not$PCIE_trans.v:215$79'.
  removing unused `$logic_not' cell `$logic_not$PCIE_trans.v:240$85'.
  removing unused non-port wire \FIFO_empty.
  removing unused non-port wire \FIFO_error.
  removing unused non-port wire \pausaD0D1.
  removing unused non-port wire \valid_out_D1.
  removing unused non-port wire \valid_out_D0.
  removing unused non-port wire \valid_out_VC1.
  removing unused non-port wire \valid_out_VC0.
  removing unused non-port wire \valid_out_MF.
  removed 8 unused temporary wires.
Finding unused cells or wires in module \demux..
  removing unused `$logic_not' cell `$logic_not$demux.v:34$72'.
  removing unused `$not' cell `$not$demux.v:41$73'.
  removing unused `$not' cell `$eq$demux.v:42$74'.
  removing unused `$not' cell `$eq$demux.v:48$75'.
Finding unused cells or wires in module \Demux_D0_D1..
  removing unused `$logic_not' cell `$logic_not$Demux_D0_D1.v:25$64'.
  removing unused `$not' cell `$not$Demux_D0_D1.v:32$65'.
  removing unused `$not' cell `$eq$Demux_D0_D1.v:33$66'.
  removing unused `$not' cell `$eq$Demux_D0_D1.v:39$67'.
Finding unused cells or wires in module \mux..
  removing unused `$logic_not' cell `$logic_not$mux.v:24$57'.
Finding unused cells or wires in module \fsmControl..
  removing unused `$not' cell `$not$fsm_Control.v:114$52'.
  removing unused non-port wire \nxt_umbral_VC1.
  removing unused non-port wire \nxt_umbral_VC0.
  removed 2 unused temporary wires.
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
  removing unused `$logic_not' cell `$logic_not$fifo.v:324$224'.
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  removing unused `$logic_not' cell `$logic_not$fifo.v:324$190'.

4.8. Executing OPT_EXPR pass (perform const folding).

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$877 (pure)
    Root of a mux tree: $procmux$880 (pure)
    Root of a mux tree: $procmux$883 (pure)
    Root of a mux tree: $procmux$886 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1150 (pure)
    Root of a mux tree: $procmux$1168 (pure)
    Root of a mux tree: $procmux$1183 (pure)
    Root of a mux tree: $procmux$1197 (pure)
    Root of a mux tree: $procmux$1244 (pure)
    Root of a mux tree: $procmux$1270
    Root of a mux tree: $procmux$1275 (pure)
    Root of a mux tree: $procmux$1299
    Root of a mux tree: $procmux$1313 (pure)
    Root of a mux tree: $procmux$1345 (pure)
    Root of a mux tree: $procmux$1357
    Root of a mux tree: $procmux$1383 (pure)
    Root of a mux tree: $procmux$1411
    Root of a mux tree: $procmux$1416 (pure)
    Root of a mux tree: $procmux$1419 (pure)
    Root of a mux tree: $procmux$1422 (pure)
    Root of a mux tree: $procmux$1425 (pure)
    Root of a mux tree: $procmux$1428 (pure)
    Root of a mux tree: $procmux$1431 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$593 (pure)
    Root of a mux tree: $procmux$611 (pure)
    Root of a mux tree: $procmux$626 (pure)
    Root of a mux tree: $procmux$640 (pure)
    Root of a mux tree: $procmux$687 (pure)
    Root of a mux tree: $procmux$713
    Root of a mux tree: $procmux$718 (pure)
    Root of a mux tree: $procmux$742
    Root of a mux tree: $procmux$756 (pure)
    Root of a mux tree: $procmux$788 (pure)
    Root of a mux tree: $procmux$800
    Root of a mux tree: $procmux$826 (pure)
    Root of a mux tree: $procmux$854
    Root of a mux tree: $procmux$859 (pure)
    Root of a mux tree: $procmux$862 (pure)
    Root of a mux tree: $procmux$865 (pure)
    Root of a mux tree: $procmux$868 (pure)
    Root of a mux tree: $procmux$871 (pure)
    Root of a mux tree: $procmux$874 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$246 (pure)
    Root of a mux tree: $procmux$264 (pure)
    Root of a mux tree: $procmux$279 (pure)
    Root of a mux tree: $procmux$293 (pure)
    Root of a mux tree: $procmux$347
    Root of a mux tree: $procmux$352 (pure)
    Root of a mux tree: $procmux$386
    Root of a mux tree: $procmux$391 (pure)
    Root of a mux tree: $procmux$419
    Root of a mux tree: $procmux$437
    Root of a mux tree: $procmux$442 (pure)
    Root of a mux tree: $procmux$482 (pure)
    Root of a mux tree: $procmux$503
    Root of a mux tree: $procmux$531 (pure)
    Root of a mux tree: $procmux$567
    Root of a mux tree: $procmux$572 (pure)
    Root of a mux tree: $procmux$575 (pure)
    Root of a mux tree: $procmux$578 (pure)
    Root of a mux tree: $procmux$581 (pure)
    Root of a mux tree: $procmux$584 (pure)
    Root of a mux tree: $procmux$587 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1437 (pure)
    Root of a mux tree: $procmux$1455 (pure)
    Root of a mux tree: $procmux$1470 (pure)
    Root of a mux tree: $procmux$1484 (pure)
    Root of a mux tree: $procmux$1531 (pure)
    Root of a mux tree: $procmux$1557
    Root of a mux tree: $procmux$1562 (pure)
    Root of a mux tree: $procmux$1586
    Root of a mux tree: $procmux$1600 (pure)
    Root of a mux tree: $procmux$1632 (pure)
    Root of a mux tree: $procmux$1644
    Root of a mux tree: $procmux$1670 (pure)
    Root of a mux tree: $procmux$1698
    Root of a mux tree: $procmux$1703 (pure)
    Root of a mux tree: $procmux$1706 (pure)
    Root of a mux tree: $procmux$1709 (pure)
    Root of a mux tree: $procmux$1712 (pure)
    Root of a mux tree: $procmux$1715 (pure)
    Root of a mux tree: $procmux$1718 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1009 (pure)
    Root of a mux tree: $procmux$1024 (pure)
    Root of a mux tree: $procmux$1027 (pure)
    Root of a mux tree: $procmux$979 (pure)
    Root of a mux tree: $procmux$994 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$889 (pure)
    Root of a mux tree: $procmux$892 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:215$80 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:216$83 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$913 (pure)
    Root of a mux tree: $procmux$928 (pure)
    Root of a mux tree: $procmux$943 (pure)
    Root of a mux tree: $procmux$958 (pure)
    Root of a mux tree: $procmux$961 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1054
    Root of a mux tree: $procmux$1063 (pure)
    Root of a mux tree: $procmux$1091 (pure)
    Root of a mux tree: $procmux$1094
    Root of a mux tree: $procmux$1100 (pure)
    Root of a mux tree: $procmux$1105
    Root of a mux tree: $procmux$1108 (pure)
    Root of a mux tree: $procmux$1124 (pure)
    Root of a mux tree: $procmux$1143 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1036 (pure)
    Root of a mux tree: $procmux$1045 (pure)
    Root of a mux tree: $procmux$1048 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

4.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

4.15. Executing OPT_EXPR pass (perform const folding).

4.16. Finished OPT passes. (There is nothing left to do.)

5. Executing FSM pass (extract and optimize FSM).

5.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memwr$\Ram$dual_port_memory.v:18$94_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking fsmControl.nxt_state as FSM state register:
    Users of register don't seem to benefit from recoding.

5.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

5.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$877 (pure)
    Root of a mux tree: $procmux$880 (pure)
    Root of a mux tree: $procmux$883 (pure)
    Root of a mux tree: $procmux$886 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1150 (pure)
    Root of a mux tree: $procmux$1168 (pure)
    Root of a mux tree: $procmux$1183 (pure)
    Root of a mux tree: $procmux$1197 (pure)
    Root of a mux tree: $procmux$1244 (pure)
    Root of a mux tree: $procmux$1270
    Root of a mux tree: $procmux$1275 (pure)
    Root of a mux tree: $procmux$1299
    Root of a mux tree: $procmux$1313 (pure)
    Root of a mux tree: $procmux$1345 (pure)
    Root of a mux tree: $procmux$1357
    Root of a mux tree: $procmux$1383 (pure)
    Root of a mux tree: $procmux$1411
    Root of a mux tree: $procmux$1416 (pure)
    Root of a mux tree: $procmux$1419 (pure)
    Root of a mux tree: $procmux$1422 (pure)
    Root of a mux tree: $procmux$1425 (pure)
    Root of a mux tree: $procmux$1428 (pure)
    Root of a mux tree: $procmux$1431 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$593 (pure)
    Root of a mux tree: $procmux$611 (pure)
    Root of a mux tree: $procmux$626 (pure)
    Root of a mux tree: $procmux$640 (pure)
    Root of a mux tree: $procmux$687 (pure)
    Root of a mux tree: $procmux$713
    Root of a mux tree: $procmux$718 (pure)
    Root of a mux tree: $procmux$742
    Root of a mux tree: $procmux$756 (pure)
    Root of a mux tree: $procmux$788 (pure)
    Root of a mux tree: $procmux$800
    Root of a mux tree: $procmux$826 (pure)
    Root of a mux tree: $procmux$854
    Root of a mux tree: $procmux$859 (pure)
    Root of a mux tree: $procmux$862 (pure)
    Root of a mux tree: $procmux$865 (pure)
    Root of a mux tree: $procmux$868 (pure)
    Root of a mux tree: $procmux$871 (pure)
    Root of a mux tree: $procmux$874 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$246 (pure)
    Root of a mux tree: $procmux$264 (pure)
    Root of a mux tree: $procmux$279 (pure)
    Root of a mux tree: $procmux$293 (pure)
    Root of a mux tree: $procmux$347
    Root of a mux tree: $procmux$352 (pure)
    Root of a mux tree: $procmux$386
    Root of a mux tree: $procmux$391 (pure)
    Root of a mux tree: $procmux$419
    Root of a mux tree: $procmux$437
    Root of a mux tree: $procmux$442 (pure)
    Root of a mux tree: $procmux$482 (pure)
    Root of a mux tree: $procmux$503
    Root of a mux tree: $procmux$531 (pure)
    Root of a mux tree: $procmux$567
    Root of a mux tree: $procmux$572 (pure)
    Root of a mux tree: $procmux$575 (pure)
    Root of a mux tree: $procmux$578 (pure)
    Root of a mux tree: $procmux$581 (pure)
    Root of a mux tree: $procmux$584 (pure)
    Root of a mux tree: $procmux$587 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1437 (pure)
    Root of a mux tree: $procmux$1455 (pure)
    Root of a mux tree: $procmux$1470 (pure)
    Root of a mux tree: $procmux$1484 (pure)
    Root of a mux tree: $procmux$1531 (pure)
    Root of a mux tree: $procmux$1557
    Root of a mux tree: $procmux$1562 (pure)
    Root of a mux tree: $procmux$1586
    Root of a mux tree: $procmux$1600 (pure)
    Root of a mux tree: $procmux$1632 (pure)
    Root of a mux tree: $procmux$1644
    Root of a mux tree: $procmux$1670 (pure)
    Root of a mux tree: $procmux$1698
    Root of a mux tree: $procmux$1703 (pure)
    Root of a mux tree: $procmux$1706 (pure)
    Root of a mux tree: $procmux$1709 (pure)
    Root of a mux tree: $procmux$1712 (pure)
    Root of a mux tree: $procmux$1715 (pure)
    Root of a mux tree: $procmux$1718 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1009 (pure)
    Root of a mux tree: $procmux$1024 (pure)
    Root of a mux tree: $procmux$1027 (pure)
    Root of a mux tree: $procmux$979 (pure)
    Root of a mux tree: $procmux$994 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$889 (pure)
    Root of a mux tree: $procmux$892 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:215$80 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:216$83 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$913 (pure)
    Root of a mux tree: $procmux$928 (pure)
    Root of a mux tree: $procmux$943 (pure)
    Root of a mux tree: $procmux$958 (pure)
    Root of a mux tree: $procmux$961 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1054
    Root of a mux tree: $procmux$1063 (pure)
    Root of a mux tree: $procmux$1091 (pure)
    Root of a mux tree: $procmux$1094
    Root of a mux tree: $procmux$1100 (pure)
    Root of a mux tree: $procmux$1105
    Root of a mux tree: $procmux$1108 (pure)
    Root of a mux tree: $procmux$1124 (pure)
    Root of a mux tree: $procmux$1143 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1036 (pure)
    Root of a mux tree: $procmux$1045 (pure)
    Root of a mux tree: $procmux$1048 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

6.6. Executing OPT_RMDFF pass (remove dff with constant values).

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

6.8. Executing OPT_EXPR pass (perform const folding).

6.9. Finished OPT passes. (There is nothing left to do.)

7. Executing MEMORY pass.

7.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\Ram$dual_port_memory.v:18$101' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3': merged $dff to cell.
Checking cell `$memrd$\Ram$dual_port_memory.v:24$100' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3': no (compatible) $dff found.

7.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  removing unused `$dff' cell `$procdff$1752'.
  removing unused `$dff' cell `$procdff$1753'.
  removing unused `$dff' cell `$procdff$1754'.
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

7.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

7.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\Ram' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3':
  $memwr$\Ram$dual_port_memory.v:18$101 ($memwr)
  $memrd$\Ram$dual_port_memory.v:24$100 ($memrd)

7.6. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \Ram in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3:
  created 4 $dff cells and 0 static cells of width 6.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1845' (1) in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with constant driver `$auto$rtlil.cc:1641:Eq$1846 = $0$memwr$\Ram$dual_port_memory.v:18$94_ADDR[1:0]$96 [1]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1837' (1) in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with constant driver `$auto$rtlil.cc:1641:Eq$1838 = $0$memwr$\Ram$dual_port_memory.v:18$94_ADDR[1:0]$96 [0]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1827' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1829' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with inverter.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $memory\Ram$wrmux[2][0][0]$1851 (pure)
    Root of a mux tree: $memory\Ram$wrmux[1][0][0]$1843 (pure)
    Root of a mux tree: $memory\Ram$wrmux[0][0][0]$1835 (pure)
    Root of a mux tree: $memory\Ram$wrmux[3][0][0]$1857 (pure)
    Root of a mux tree: $procmux$877 (pure)
    Root of a mux tree: $procmux$880 (pure)
    Root of a mux tree: $procmux$883
    Root of a mux tree: $procmux$886 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1150 (pure)
    Root of a mux tree: $procmux$1168 (pure)
    Root of a mux tree: $procmux$1183 (pure)
    Root of a mux tree: $procmux$1197 (pure)
    Root of a mux tree: $procmux$1244 (pure)
    Root of a mux tree: $procmux$1270
    Root of a mux tree: $procmux$1275 (pure)
    Root of a mux tree: $procmux$1299
    Root of a mux tree: $procmux$1313 (pure)
    Root of a mux tree: $procmux$1345 (pure)
    Root of a mux tree: $procmux$1357
    Root of a mux tree: $procmux$1383 (pure)
    Root of a mux tree: $procmux$1411
    Root of a mux tree: $procmux$1416 (pure)
    Root of a mux tree: $procmux$1419 (pure)
    Root of a mux tree: $procmux$1422 (pure)
    Root of a mux tree: $procmux$1425 (pure)
    Root of a mux tree: $procmux$1428 (pure)
    Root of a mux tree: $procmux$1431 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$593 (pure)
    Root of a mux tree: $procmux$611 (pure)
    Root of a mux tree: $procmux$626 (pure)
    Root of a mux tree: $procmux$640 (pure)
    Root of a mux tree: $procmux$687 (pure)
    Root of a mux tree: $procmux$713
    Root of a mux tree: $procmux$718 (pure)
    Root of a mux tree: $procmux$742
    Root of a mux tree: $procmux$756 (pure)
    Root of a mux tree: $procmux$788 (pure)
    Root of a mux tree: $procmux$800
    Root of a mux tree: $procmux$826 (pure)
    Root of a mux tree: $procmux$854
    Root of a mux tree: $procmux$859 (pure)
    Root of a mux tree: $procmux$862 (pure)
    Root of a mux tree: $procmux$865 (pure)
    Root of a mux tree: $procmux$868 (pure)
    Root of a mux tree: $procmux$871 (pure)
    Root of a mux tree: $procmux$874 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$246 (pure)
    Root of a mux tree: $procmux$264 (pure)
    Root of a mux tree: $procmux$279 (pure)
    Root of a mux tree: $procmux$293 (pure)
    Root of a mux tree: $procmux$347
    Root of a mux tree: $procmux$352 (pure)
    Root of a mux tree: $procmux$386
    Root of a mux tree: $procmux$391 (pure)
    Root of a mux tree: $procmux$419
    Root of a mux tree: $procmux$437
    Root of a mux tree: $procmux$442 (pure)
    Root of a mux tree: $procmux$482 (pure)
    Root of a mux tree: $procmux$503
    Root of a mux tree: $procmux$531 (pure)
    Root of a mux tree: $procmux$567
    Root of a mux tree: $procmux$572 (pure)
    Root of a mux tree: $procmux$575 (pure)
    Root of a mux tree: $procmux$578 (pure)
    Root of a mux tree: $procmux$581 (pure)
    Root of a mux tree: $procmux$584 (pure)
    Root of a mux tree: $procmux$587 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1437 (pure)
    Root of a mux tree: $procmux$1455 (pure)
    Root of a mux tree: $procmux$1470 (pure)
    Root of a mux tree: $procmux$1484 (pure)
    Root of a mux tree: $procmux$1531 (pure)
    Root of a mux tree: $procmux$1557
    Root of a mux tree: $procmux$1562 (pure)
    Root of a mux tree: $procmux$1586
    Root of a mux tree: $procmux$1600 (pure)
    Root of a mux tree: $procmux$1632 (pure)
    Root of a mux tree: $procmux$1644
    Root of a mux tree: $procmux$1670 (pure)
    Root of a mux tree: $procmux$1698
    Root of a mux tree: $procmux$1703 (pure)
    Root of a mux tree: $procmux$1706 (pure)
    Root of a mux tree: $procmux$1709 (pure)
    Root of a mux tree: $procmux$1712 (pure)
    Root of a mux tree: $procmux$1715 (pure)
    Root of a mux tree: $procmux$1718 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1009 (pure)
    Root of a mux tree: $procmux$1024 (pure)
    Root of a mux tree: $procmux$1027 (pure)
    Root of a mux tree: $procmux$979 (pure)
    Root of a mux tree: $procmux$994 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$889 (pure)
    Root of a mux tree: $procmux$892 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:215$80 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:216$83 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$913 (pure)
    Root of a mux tree: $procmux$928 (pure)
    Root of a mux tree: $procmux$943 (pure)
    Root of a mux tree: $procmux$958 (pure)
    Root of a mux tree: $procmux$961 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1054
    Root of a mux tree: $procmux$1063 (pure)
    Root of a mux tree: $procmux$1091 (pure)
    Root of a mux tree: $procmux$1094
    Root of a mux tree: $procmux$1100 (pure)
    Root of a mux tree: $procmux$1105
    Root of a mux tree: $procmux$1108 (pure)
    Root of a mux tree: $procmux$1124 (pure)
    Root of a mux tree: $procmux$1143 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1036 (pure)
    Root of a mux tree: $procmux$1045 (pure)
    Root of a mux tree: $procmux$1048 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

8.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

8.8. Executing OPT_EXPR pass (perform const folding).

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing TECHMAP pass (map to technology primitives).

9.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
Mapping fsmControl.$ne$fsm_Control.v:90$48 ($reduce_bool) with simplemap.
Mapping fsmControl.$eq$fsm_Control.v:101$50 ($logic_not) with simplemap.
Mapping fsmControl.$ne$fsm_Control.v:111$51 ($reduce_bool) with simplemap.
Mapping fsmControl.$auto$opt_reduce.cc:126:opt_mux$1803 ($reduce_or) with simplemap.
Mapping fsmControl.$auto$opt_reduce.cc:126:opt_mux$1805 ($reduce_or) with simplemap.
Mapping fsmControl.$auto$opt_reduce.cc:126:opt_mux$1807 ($reduce_or) with simplemap.
Mapping fsmControl.$procmux$1051 ($mux) with simplemap.
Mapping fsmControl.$procmux$1054 ($mux) with simplemap.
Mapping fsmControl.$procmux$1058 ($mux) with simplemap.
Mapping fsmControl.$procmux$1061 ($mux) with simplemap.

9.2. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 5
Parameter \S_WIDTH = 5
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=5\S_WIDTH=5'.

9.3. Continuing TECHMAP pass.
Mapping fsmControl.$procmux$1063 using $paramod\_90_pmux\WIDTH=5\S_WIDTH=5.
Mapping fsmControl.$procmux$1066 ($mux) with simplemap.
Mapping fsmControl.$procmux$1069 ($mux) with simplemap.
Mapping fsmControl.$procmux$1073 ($mux) with simplemap.
Mapping fsmControl.$procmux$1076 ($mux) with simplemap.
Mapping fsmControl.$procmux$1079 ($mux) with simplemap.
Mapping fsmControl.$procmux$1083 ($mux) with simplemap.
Mapping fsmControl.$procmux$1088 ($mux) with simplemap.
Mapping fsmControl.$procmux$1091 ($mux) with simplemap.
Mapping fsmControl.$procmux$1094 ($mux) with simplemap.
Mapping fsmControl.$procmux$1098 ($mux) with simplemap.

9.4. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 1
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=1\S_WIDTH=2'.

9.5. Continuing TECHMAP pass.
Mapping fsmControl.$procmux$1100 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping fsmControl.$procmux$1105 ($mux) with simplemap.
Mapping fsmControl.$procmux$1108 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping fsmControl.$procmux$1112 ($mux) with simplemap.
Mapping fsmControl.$procmux$1115 ($mux) with simplemap.
Mapping fsmControl.$procmux$1121 ($mux) with simplemap.
Mapping fsmControl.$procmux$1125_CMP0 ($eq) with simplemap.
Mapping fsmControl.$procmux$1124 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping fsmControl.$procmux$1127 ($mux) with simplemap.
Mapping fsmControl.$procmux$1130 ($mux) with simplemap.
Mapping fsmControl.$procmux$1132_CMP0 ($eq) with simplemap.
Mapping fsmControl.$procmux$1133_CMP0 ($eq) with simplemap.
Mapping fsmControl.$procmux$1137 ($mux) with simplemap.
Mapping fsmControl.$procmux$1144_CMP0 ($eq) with simplemap.

9.6. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 14
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=14\S_WIDTH=2'.

9.7. Continuing TECHMAP pass.
Mapping fsmControl.$procmux$1143 using $paramod\_90_pmux\WIDTH=14\S_WIDTH=2.
Mapping fsmControl.$procmux$1145_CMP0 ($eq) with simplemap.
Mapping fsmControl.$procdff$1765 ($dff) with simplemap.
Mapping fsmControl.$procdff$1766 ($dff) with simplemap.
Mapping fsmControl.$procdff$1767 ($dff) with simplemap.
Mapping fsmControl.$procdff$1768 ($dff) with simplemap.
Mapping fsmControl.$procdff$1769 ($dff) with simplemap.
Mapping fsmControl.$procdff$1770 ($dff) with simplemap.
Mapping fsmControl.$techmap$procmux$1063.$reduce_or$<techmap.v>:445$1957 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1063.$ternary$<techmap.v>:445$1958 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$1063.$and$<techmap.v>:434$1959 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1063.$and$<techmap.v>:434$1960 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1063.$and$<techmap.v>:434$1961 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1063.$and$<techmap.v>:434$1962 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1063.$and$<techmap.v>:434$1963 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1124.$reduce_or$<techmap.v>:445$2011 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1124.$ternary$<techmap.v>:445$2012 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$1124.$and$<techmap.v>:434$2013 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1124.$reduce_or$<techmap.v>:441$2015 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1124.$and$<techmap.v>:434$2014 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1143.$reduce_or$<techmap.v>:445$2108 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1143.$ternary$<techmap.v>:445$2109 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$1143.$and$<techmap.v>:434$2110 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1143.$and$<techmap.v>:434$2111 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2112 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2113 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2114 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2115 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2116 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2117 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2118 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2119 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2120 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2121 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2122 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2123 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2124 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2125 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1108.$reduce_or$<techmap.v>:445$2011 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1108.$ternary$<techmap.v>:445$2012 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$1108.$and$<techmap.v>:434$2013 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1108.$reduce_or$<techmap.v>:441$2015 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1108.$and$<techmap.v>:434$2014 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1100.$reduce_or$<techmap.v>:445$2011 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1100.$ternary$<techmap.v>:445$2012 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$1100.$and$<techmap.v>:434$2013 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1100.$reduce_or$<techmap.v>:441$2015 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1100.$and$<techmap.v>:434$2014 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1063.$reduce_or$<techmap.v>:441$1964 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1063.$reduce_or$<techmap.v>:441$1965 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1063.$reduce_or$<techmap.v>:441$1966 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1063.$reduce_or$<techmap.v>:441$1968 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1063.$reduce_or$<techmap.v>:441$1967 ($reduce_or) with simplemap.
Mapping mux.$logic_not$mux.v:15$54 ($logic_not) with simplemap.
Mapping mux.$logic_and$mux.v:15$55 ($logic_and) with simplemap.
Mapping mux.$logic_not$mux.v:28$58 ($logic_not) with simplemap.
Mapping mux.$logic_and$mux.v:28$59 ($logic_and) with simplemap.
Mapping mux.$logic_and$mux.v:32$60 ($logic_and) with simplemap.
Mapping mux.$procmux$1030 ($mux) with simplemap.
Mapping mux.$procmux$1033 ($mux) with simplemap.
Mapping mux.$procmux$1036 ($mux) with simplemap.
Mapping mux.$procmux$1039 ($mux) with simplemap.
Mapping mux.$procmux$1042 ($mux) with simplemap.
Mapping mux.$procmux$1045 ($mux) with simplemap.
Mapping mux.$procmux$1048 ($mux) with simplemap.
Mapping mux.$procdff$1763 ($dff) with simplemap.
Mapping mux.$procdff$1764 ($dff) with simplemap.
Mapping Demux_D0_D1.$procmux$965 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$976 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$979 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$983 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$991 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$994 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$998 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$1004 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$1006 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$1009 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$1013 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$1019 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$1021 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$1024 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$1027 ($mux) with simplemap.
Mapping Demux_D0_D1.$procdff$1759 ($dff) with simplemap.
Mapping Demux_D0_D1.$procdff$1760 ($dff) with simplemap.
Mapping Demux_D0_D1.$procdff$1761 ($dff) with simplemap.
Mapping Demux_D0_D1.$procdff$1762 ($dff) with simplemap.
Mapping demux.$procmux$899 ($mux) with simplemap.
Mapping demux.$procmux$910 ($mux) with simplemap.
Mapping demux.$procmux$913 ($mux) with simplemap.
Mapping demux.$procmux$917 ($mux) with simplemap.
Mapping demux.$procmux$925 ($mux) with simplemap.
Mapping demux.$procmux$928 ($mux) with simplemap.
Mapping demux.$procmux$932 ($mux) with simplemap.
Mapping demux.$procmux$938 ($mux) with simplemap.
Mapping demux.$procmux$940 ($mux) with simplemap.
Mapping demux.$procmux$943 ($mux) with simplemap.
Mapping demux.$procmux$947 ($mux) with simplemap.
Mapping demux.$procmux$953 ($mux) with simplemap.
Mapping demux.$procmux$955 ($mux) with simplemap.
Mapping demux.$procmux$958 ($mux) with simplemap.
Mapping demux.$procmux$961 ($mux) with simplemap.
Mapping demux.$procdff$1755 ($dff) with simplemap.
Mapping demux.$procdff$1756 ($dff) with simplemap.
Mapping demux.$procdff$1757 ($dff) with simplemap.
Mapping demux.$procdff$1758 ($dff) with simplemap.
Mapping PCIE_trans.$or$PCIE_trans.v:215$78 ($or) with simplemap.
Mapping PCIE_trans.$ternary$PCIE_trans.v:215$80 ($mux) with simplemap.
Mapping PCIE_trans.$not$PCIE_trans.v:216$81 ($not) with simplemap.
Mapping PCIE_trans.$and$PCIE_trans.v:216$82 ($and) with simplemap.
Mapping PCIE_trans.$ternary$PCIE_trans.v:216$83 ($mux) with simplemap.
Mapping PCIE_trans.$or$PCIE_trans.v:246$86 ($or) with simplemap.
Mapping PCIE_trans.$not$PCIE_trans.v:247$87 ($not) with simplemap.
Mapping PCIE_trans.$and$PCIE_trans.v:247$89 ($and) with simplemap.
Mapping PCIE_trans.$not$PCIE_trans.v:248$90 ($not) with simplemap.
Mapping PCIE_trans.$and$PCIE_trans.v:248$91 ($and) with simplemap.
Mapping PCIE_trans.$not$PCIE_trans.v:248$92 ($not) with simplemap.
Mapping PCIE_trans.$and$PCIE_trans.v:248$93 ($and) with simplemap.
Mapping PCIE_trans.$procmux$889 ($mux) with simplemap.
Mapping PCIE_trans.$procmux$892 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram[0]$1810 ($dff) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram[1]$1812 ($dff) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$procmux$877 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$procmux$880 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$procmux$883 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$procmux$886 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram[3]$1816 ($dff) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram[2]$1814 ($dff) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wrmux[3][0][0]$1857 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wren[3][0][0]$1855 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:70:addr_decode$1853 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wrmux[2][0][0]$1851 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wren[2][0][0]$1849 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:70:addr_decode$1847 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wrmux[1][0][0]$1843 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wren[1][0][0]$1841 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:70:addr_decode$1839 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wrmux[0][0][0]$1835 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wren[0][0][0]$1833 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:70:addr_decode$1831 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:65:addr_decode$1829 ($not) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:65:addr_decode$1827 ($not) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$rdmux[0][1][1]$1824 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$rdmux[0][1][0]$1821 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$rdmux[0][0][0]$1818 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$eq$fifo.v:93$108 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$eq$fifo.v:118$111 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$eq$fifo.v:212$113 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$eq$fifo.v:220$114 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$logic_and$fifo.v:329$119 ($logic_and) with simplemap.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.8. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $add ($add).
  creating $alu model for $macc $add.
  creating $alu cell for $add: $auto$alumacc.cc:470:replace_alu$2728
  created 1 $alu and 0 $macc cells.

9.9. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$add$fifo.v:339$123 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.10. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $add ($add).
  creating $alu model for $macc $add.
  creating $alu cell for $add: $auto$alumacc.cc:470:replace_alu$2731
  created 1 $alu and 0 $macc cells.

9.11. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$add$fifo.v:340$124 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $sub ($sub).
  creating $alu model for $macc $sub.
  creating $alu cell for $sub: $auto$alumacc.cc:470:replace_alu$2734
  created 1 $alu and 0 $macc cells.

9.13. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$sub$fifo.v:348$126 using $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$add$fifo.v:349$127 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$eq$fifo.v:362$129 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$logic_and$fifo.v:362$130 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$eq$fifo.v:365$131 ($logic_not) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$logic_and$fifo.v:365$133 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$eq$fifo.v:365$134 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$logic_and$fifo.v:365$135 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$590 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$593 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$597 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$599 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$603 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$605 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$608 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$611 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$615 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$617 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$620 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$623 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$626 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$632 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$634 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$637 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$640 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$652 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$655 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$658 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$661 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$663 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$676 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$679 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$682 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$684 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$687 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$699 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$713 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$715 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$718 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$732 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$736 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$739 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$742 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$745 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$748 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$751 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$753 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$756 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$759 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$770 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$785 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$788 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$794 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$797 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$800 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$802 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$806 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$809 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$812 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$815 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$818 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$821 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$823 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$826 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$839 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$851 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$854 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$856 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$859 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$862 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$865 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$868 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$871 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$874 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1736 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1737 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1738 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1739 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1740 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1741 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1742 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1743 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1744 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1745 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1747 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1748 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1749 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1750 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1751 ($dff) with simplemap.

9.14. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 3
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32'.

9.15. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32.

9.16. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 2
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32'.

9.17. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891 ($and) with simplemap.

9.18. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=32'.

9.19. Executing PROC pass (convert processes to netlists).

9.19.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.19.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

9.19.3. Executing PROC_INIT pass (extract init attributes).

9.19.4. Executing PROC_ARST pass (detect async resets in processes).

9.19.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$3063'.
     1/64: $0\p[31:0] [30]
     2/64: $0\g[31:0] [30]
     3/64: $0\p[31:0] [28]
     4/64: $0\g[31:0] [28]
     5/64: $0\p[31:0] [26]
     6/64: $0\g[31:0] [26]
     7/64: $0\p[31:0] [24]
     8/64: $0\g[31:0] [24]
     9/64: $0\p[31:0] [22]
    10/64: $0\g[31:0] [22]
    11/64: $0\p[31:0] [20]
    12/64: $0\g[31:0] [20]
    13/64: $0\p[31:0] [18]
    14/64: $0\g[31:0] [18]
    15/64: $0\p[31:0] [16]
    16/64: $0\g[31:0] [16]
    17/64: $0\p[31:0] [14]
    18/64: $0\g[31:0] [14]
    19/64: $0\p[31:0] [12]
    20/64: $0\g[31:0] [12]
    21/64: $0\p[31:0] [10]
    22/64: $0\g[31:0] [10]
    23/64: $0\p[31:0] [8]
    24/64: $0\g[31:0] [8]
    25/64: $0\p[31:0] [6]
    26/64: $0\g[31:0] [6]
    27/64: $0\p[31:0] [4]
    28/64: $0\g[31:0] [4]
    29/64: $0\p[31:0] [2]
    30/64: $0\g[31:0] [2]
    31/64: $0\p[31:0] [29]
    32/64: $0\g[31:0] [29]
    33/64: $0\p[31:0] [25]
    34/64: $0\g[31:0] [25]
    35/64: $0\p[31:0] [21]
    36/64: $0\g[31:0] [21]
    37/64: $0\p[31:0] [17]
    38/64: $0\g[31:0] [17]
    39/64: $0\p[31:0] [13]
    40/64: $0\g[31:0] [13]
    41/64: $0\p[31:0] [9]
    42/64: $0\g[31:0] [9]
    43/64: $0\p[31:0] [5]
    44/64: $0\g[31:0] [5]
    45/64: $0\p[31:0] [27]
    46/64: $0\g[31:0] [27]
    47/64: $0\p[31:0] [19]
    48/64: $0\g[31:0] [19]
    49/64: $0\p[31:0] [11]
    50/64: $0\g[31:0] [11]
    51/64: $0\p[31:0] [23]
    52/64: $0\g[31:0] [23]
    53/64: $0\p[31:0] [31]
    54/64: $0\g[31:0] [31]
    55/64: $0\p[31:0] [15]
    56/64: $0\g[31:0] [15]
    57/64: $0\p[31:0] [7]
    58/64: $0\g[31:0] [7]
    59/64: $0\p[31:0] [3]
    60/64: $0\g[31:0] [3]
    61/64: $0\p[31:0] [1]
    62/64: $0\g[31:0] [1]
    63/64: $0\g[31:0] [0]
    64/64: $0\p[31:0] [0]

9.19.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=32.\g' from process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$3063'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=32.\p' from process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$3063'.

9.19.7. Executing PROC_DFF pass (convert process syncs to FFs).

9.19.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$3063'.
Cleaned up 0 empty switches.

9.20. Executing OPT pass (performing simple optimizations).

9.20.1. Executing OPT_EXPR pass (perform const folding).

9.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=32'.
Removed a total of 0 cells.

9.20.3. Executing OPT_RMDFF pass (remove dff with constant values).

9.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=32..
  removing unused `$and' cell `$and$<techmap.v>:222$3068'.
  removing unused `$and' cell `$and$<techmap.v>:222$3116'.
  removing unused `$and' cell `$and$<techmap.v>:222$3140'.
  removing unused `$and' cell `$and$<techmap.v>:222$3152'.
  removing unused `$and' cell `$and$<techmap.v>:222$3158'.
  removing unused `$and' cell `$and$<techmap.v>:230$3161'.
  removing unused `$and' cell `$and$<techmap.v>:230$3164'.
  removing unused `$and' cell `$and$<techmap.v>:230$3167'.
  removing unused `$and' cell `$and$<techmap.v>:230$3170'.
  removing unused `$and' cell `$and$<techmap.v>:230$3173'.
  removing unused `$and' cell `$and$<techmap.v>:230$3176'.
  removing unused `$and' cell `$and$<techmap.v>:230$3179'.
  removing unused `$and' cell `$and$<techmap.v>:230$3182'.
  removing unused `$and' cell `$and$<techmap.v>:230$3185'.
  removing unused `$and' cell `$and$<techmap.v>:230$3188'.
  removing unused `$and' cell `$and$<techmap.v>:230$3191'.
  removing unused `$and' cell `$and$<techmap.v>:230$3194'.
  removing unused `$and' cell `$and$<techmap.v>:230$3197'.
  removing unused `$and' cell `$and$<techmap.v>:230$3200'.
  removing unused `$and' cell `$and$<techmap.v>:230$3203'.
  removing unused `$and' cell `$and$<techmap.v>:230$3206'.
  removing unused `$and' cell `$and$<techmap.v>:230$3209'.
  removing unused `$and' cell `$and$<techmap.v>:230$3212'.
  removing unused `$and' cell `$and$<techmap.v>:230$3215'.
  removing unused `$and' cell `$and$<techmap.v>:230$3218'.
  removing unused `$and' cell `$and$<techmap.v>:230$3221'.
  removing unused `$and' cell `$and$<techmap.v>:230$3224'.
  removing unused `$and' cell `$and$<techmap.v>:230$3227'.
  removing unused `$and' cell `$and$<techmap.v>:230$3230'.
  removing unused `$and' cell `$and$<techmap.v>:230$3233'.
  removing unused `$and' cell `$and$<techmap.v>:230$3236'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

9.20.5. Finished fast OPT passes.

9.21. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3118 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3115 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3160 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3157 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3154 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3151 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3148 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3145 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3142 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3139 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3136 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3133 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3130 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3127 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3216 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3213 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3210 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3207 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3204 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3201 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3198 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3195 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3192 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3189 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3186 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3183 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3180 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3177 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3174 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3171 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3168 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3165 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3162 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3159 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3155 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3149 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3146 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3143 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3137 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3134 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3131 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3128 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3125 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3122 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3119 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3113 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3110 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3107 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3104 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3101 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3098 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3095 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3092 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3089 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3086 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3083 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3080 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3077 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3074 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3071 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3156 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3153 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3150 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3147 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3144 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3141 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3138 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3135 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3132 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3129 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3126 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3123 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3120 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3117 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3114 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3111 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3108 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3105 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3102 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3099 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3096 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3093 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3090 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3087 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3084 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3081 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3078 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3075 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3072 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3066 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:212$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3112 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3109 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3106 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3103 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3124 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3121 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3217 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3100 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3214 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3211 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3208 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3205 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3202 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3199 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3196 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3193 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3190 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3187 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3184 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3181 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3178 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3175 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3097 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3235 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3232 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3094 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3091 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3088 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3085 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3082 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3079 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3076 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3073 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3070 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3067 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:212$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3234 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3231 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3228 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3225 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3222 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3219 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3172 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3169 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3166 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3163 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3229 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3226 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3223 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3220 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:212$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3066 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3072 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3075 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3078 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3081 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3084 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3087 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3090 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3093 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3096 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3099 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3102 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3105 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3108 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3111 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3114 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3117 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3120 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3123 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3126 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3129 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3132 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3135 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3138 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3141 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3144 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3147 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3150 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3153 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3156 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3071 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3074 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3077 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3080 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3083 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3086 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3089 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3092 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3095 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3098 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3101 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3104 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3107 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3110 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3113 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3119 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3122 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3125 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3128 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3131 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3134 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3137 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3143 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3146 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3149 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3155 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3159 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3162 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3165 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3168 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3171 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3174 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3177 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3180 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3183 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3186 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3189 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3192 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3195 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3198 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3201 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3204 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3207 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3210 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3213 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3216 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3219 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3222 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3225 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3228 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3231 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3234 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:212$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3067 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3070 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3073 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3076 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3079 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3082 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3085 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3088 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3091 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3094 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3097 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3100 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3103 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3106 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3109 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3112 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3115 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3118 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3121 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3124 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3127 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3130 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3133 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3136 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3139 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3142 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3145 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3148 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3151 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3154 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3157 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3160 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3163 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3166 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3169 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3172 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3175 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3178 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3181 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3184 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3187 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3190 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3193 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3196 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3199 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3202 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3205 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3208 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3211 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3214 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3217 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3220 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3223 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3226 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3229 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3232 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3235 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:212$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3066 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3072 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3075 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3078 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3081 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3084 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3087 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3090 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3093 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3096 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3099 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3102 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3105 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3108 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3111 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3114 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3117 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3120 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3123 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3126 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3129 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3132 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3135 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3138 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3141 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3144 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3147 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3150 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3153 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3156 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3071 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3074 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3077 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3080 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3083 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3086 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3089 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3092 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3095 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3098 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3101 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3104 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3107 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3110 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3113 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3119 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3122 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3125 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3128 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3131 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3134 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3137 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3143 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3146 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3149 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3155 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3159 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3162 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3165 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3168 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3171 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3174 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3177 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3180 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3183 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3186 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3189 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3192 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3195 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3198 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3201 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3204 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3207 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3210 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3213 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3216 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3219 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3222 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3225 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3228 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3231 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3234 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:212$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3067 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3070 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3073 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3076 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3079 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3082 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3085 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3088 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3091 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3094 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3097 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3100 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3103 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3106 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3109 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3112 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3115 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3118 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3121 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3124 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3127 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3130 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3133 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3136 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3139 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3142 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3145 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3148 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3151 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3154 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3157 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3160 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3163 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3166 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3169 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3172 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3175 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3178 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3181 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3184 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3187 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3190 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3193 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3196 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3199 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3202 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3205 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3208 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3211 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3214 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3217 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3220 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3223 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3226 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3229 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3232 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3235 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:212$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3066 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3072 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3075 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3078 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3081 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3084 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3087 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3090 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3093 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3096 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3099 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3102 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3105 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3108 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3111 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3114 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3117 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3120 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3123 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3126 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3129 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3132 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3135 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3138 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3141 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3144 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3147 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3150 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3153 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3156 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3071 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3074 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3077 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3080 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3083 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3086 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3089 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3092 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3095 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3098 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3101 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3104 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3107 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3110 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3113 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3119 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3122 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3125 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3128 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3131 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3134 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3137 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3143 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3146 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3149 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3155 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3159 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3162 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3165 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3168 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3171 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3174 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3177 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3180 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3183 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3186 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3189 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3192 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3195 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3198 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3201 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3204 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3207 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3210 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3213 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3216 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3219 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3222 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3225 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3228 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3231 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3234 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:212$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3067 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3070 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3073 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3076 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3079 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3082 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3085 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3088 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3091 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3094 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3097 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3100 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3103 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3106 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3109 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3112 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3115 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3118 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3121 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3124 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3127 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3130 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3133 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3136 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3139 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3142 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3145 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3148 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3151 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3154 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3157 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3160 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3163 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3166 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3169 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3172 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3175 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3178 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3181 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3184 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3187 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3190 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3193 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3196 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3199 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3202 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3205 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3208 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3211 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3214 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3217 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3220 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3223 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3226 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3229 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3232 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3235 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$246 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$252 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$243 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$250 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$285 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$279 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$276 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$273 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$270 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$325 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$268 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$264 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$293 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$261 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$290 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$258 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$287 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$256 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$eq$fifo.v:261$149 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$eq$fifo.v:269$150 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$eq$fifo.v:277$151 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$eq$fifo.v:285$152 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$logic_and$fifo.v:329$157 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$eq$fifo.v:335$160 ($eq) with simplemap.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.22. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$add:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $add ($add).
  creating $alu model for $macc $add.
  creating $alu cell for $add: $auto$alumacc.cc:470:replace_alu$4494
  created 1 $alu and 0 $macc cells.

9.23. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$add$fifo.v:339$161 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$add$fifo.v:340$162 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.24. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $sub ($sub).
  creating $alu model for $macc $sub.
  creating $alu cell for $sub: $auto$alumacc.cc:470:replace_alu$4497
  created 1 $alu and 0 $macc cells.

9.25. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$sub$fifo.v:348$164 using $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$add$fifo.v:349$165 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$eq$fifo.v:373$167 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$logic_and$fifo.v:373$168 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$eq$fifo.v:376$169 ($logic_not) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$logic_and$fifo.v:376$171 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$eq$fifo.v:376$172 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$logic_and$fifo.v:376$173 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$332 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$335 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$338 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$341 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$344 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$347 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$349 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$352 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$370 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$386 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$388 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$391 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$415 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$419 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$422 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$425 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$428 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$431 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$434 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$437 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$439 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$442 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$445 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$462 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$479 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$482 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$500 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$503 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$505 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$511 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$514 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$517 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$520 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$528 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$531 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$550 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$564 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$567 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$569 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$572 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$575 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$578 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$581 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$584 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$587 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1721 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1720 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1722 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1723 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1724 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1725 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1726 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1727 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1728 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1729 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1731 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1732 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1733 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1734 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1735 ($dff) with simplemap.

9.26. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 5
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=32\Y_WIDTH=32'.

9.27. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:212$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3066 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3072 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3075 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3078 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3081 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3084 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3087 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3090 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3093 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3096 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3099 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3102 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3105 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3108 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3111 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3114 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3117 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3120 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3123 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3126 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3129 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3132 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3135 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3138 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3141 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3144 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3147 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3150 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3153 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3156 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3071 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3074 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3077 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3080 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3083 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3086 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3089 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3092 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3095 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3098 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3101 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3104 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3107 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3110 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3113 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3119 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3122 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3125 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3128 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3131 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3134 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3137 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3143 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3146 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3149 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3155 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3159 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3162 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3165 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3168 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3171 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3174 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3177 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3180 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3183 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3186 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3189 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3192 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3195 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3198 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3201 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3204 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3207 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3210 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3213 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3216 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3219 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3222 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3225 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3228 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3231 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3234 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:212$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3067 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3070 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3073 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3076 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3079 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3082 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3085 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3088 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3091 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3094 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3097 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3100 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3103 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3106 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3109 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3112 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3115 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3118 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3121 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3124 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3127 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3130 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3133 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3136 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3139 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3142 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3145 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3148 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3151 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3154 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3157 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3160 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3163 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3166 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3169 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3172 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3175 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3178 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3181 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3184 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3187 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3190 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3193 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3196 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3199 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3202 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3205 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3208 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3211 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3214 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3217 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3220 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3223 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3226 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3229 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3232 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:229$3235 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:212$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3066 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3072 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3075 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3078 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3081 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3084 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3087 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3090 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3093 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3096 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3099 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3102 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3105 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3108 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3111 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3114 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3117 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3120 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3123 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3126 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3129 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3132 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3135 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3138 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3141 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3144 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3147 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3150 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3153 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3156 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3071 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3074 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3077 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3080 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3083 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3086 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3089 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3092 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3095 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3098 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3101 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3104 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3107 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3110 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3113 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3119 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3122 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3125 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3128 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3131 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3134 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3137 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3143 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3146 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3149 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3155 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3159 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3162 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3165 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3168 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3171 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3174 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3177 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3180 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3183 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3186 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3189 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3192 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3195 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3198 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3201 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3204 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3207 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3210 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3213 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3216 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3219 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3222 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3225 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3228 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3231 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3234 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:212$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3067 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3070 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3073 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3076 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3079 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3082 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3085 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3088 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3091 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3094 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3097 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3100 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3103 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3106 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3109 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3112 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3115 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3118 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3121 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3124 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3127 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3130 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3133 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3136 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3139 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3142 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3145 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3148 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3151 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3154 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3157 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3160 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3163 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3166 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3169 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3172 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3175 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3178 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3181 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3184 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3187 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3190 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3193 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3196 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3199 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3202 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3205 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3208 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3211 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3214 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3217 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3220 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3223 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3226 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3229 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3232 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3235 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:212$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3066 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3072 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3075 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3078 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3081 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3084 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3087 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3090 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3093 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3096 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3099 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3102 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3105 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3108 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3111 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3114 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3117 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3120 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3123 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3126 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3129 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3132 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3135 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3138 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3141 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3144 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3147 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3150 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3153 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3156 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3071 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3074 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3077 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3080 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3083 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3086 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3089 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3092 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3095 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3098 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3101 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3104 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3107 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3110 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3113 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3119 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3122 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3125 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3128 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3131 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3134 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3137 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3143 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3146 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3149 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3155 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3159 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3162 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3165 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3168 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3171 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3174 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3177 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3180 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3183 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3186 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3189 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3192 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3195 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3198 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3201 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3204 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3207 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3210 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3213 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3216 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3219 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3222 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3225 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3228 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3231 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3234 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:212$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3067 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3070 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3073 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3076 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3079 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3082 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3085 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3088 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3091 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3094 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3097 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3100 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3103 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3106 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3109 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3112 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3115 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3118 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3121 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3124 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3127 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3130 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3133 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3136 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3139 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3142 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3145 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3148 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3151 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3154 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3157 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3160 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3163 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3166 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3169 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3172 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3175 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3178 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3181 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3184 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3187 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3190 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3193 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3196 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3199 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3202 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3205 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3208 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3211 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3214 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3217 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3220 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3223 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3226 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3229 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3232 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:229$3235 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:212$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3066 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3072 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3075 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3078 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3081 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3084 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3087 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3090 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3093 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3096 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3099 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3102 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3105 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3108 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3111 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3114 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3117 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3120 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3123 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3126 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3129 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3132 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3135 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3138 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3141 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3144 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3147 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3150 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3153 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3156 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3071 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3074 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3077 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3080 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3083 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3086 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3089 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3092 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3095 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3098 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3101 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3104 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3107 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3110 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3113 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3119 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3122 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3125 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3128 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3131 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3134 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3137 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3143 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3146 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3149 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3155 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3159 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3162 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3165 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3168 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3171 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3174 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3177 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3180 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3183 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3186 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3189 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3192 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3195 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3198 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3201 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3204 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3207 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3210 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3213 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3216 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3219 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3222 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3225 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3228 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3231 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3234 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:212$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3067 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3070 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3073 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3076 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3079 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3082 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3085 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3088 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3091 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3094 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3097 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3100 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3103 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3106 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3109 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3112 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3115 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3118 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3121 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3124 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3127 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3130 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3133 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3136 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3139 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3142 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3145 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3148 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3151 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3154 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3157 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3160 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3163 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3166 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3169 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3172 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3175 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3178 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3181 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3184 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3187 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3190 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3193 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3196 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3199 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3202 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3205 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3208 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3211 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3214 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3217 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3220 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3223 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3226 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3229 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3232 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3235 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$eq$fifo.v:93$180 ($eq) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$eq$fifo.v:118$183 ($eq) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$eq$fifo.v:212$185 ($eq) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$eq$fifo.v:220$186 ($eq) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$logic_and$fifo.v:329$191 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$add$fifo.v:339$195 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.28. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $add ($add).
  creating $alu model for $macc $add.
  creating $alu cell for $add: $auto$alumacc.cc:470:replace_alu$5890
  created 1 $alu and 0 $macc cells.

9.29. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$add$fifo.v:340$196 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$sub$fifo.v:348$198 using $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$add$fifo.v:349$199 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$eq$fifo.v:362$201 ($eq) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$logic_and$fifo.v:362$202 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$eq$fifo.v:365$203 ($logic_not) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$logic_and$fifo.v:365$205 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$eq$fifo.v:365$206 ($not) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$logic_and$fifo.v:365$207 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1434 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1437 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1441 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1443 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1447 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1449 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1452 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1455 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1459 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1461 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1464 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1467 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1470 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1476 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1478 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1481 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1484 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1496 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1499 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1502 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1505 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1507 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1520 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1523 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1526 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1528 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1531 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1543 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1557 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1559 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1562 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1576 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1580 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1583 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1586 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1589 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1592 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1595 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1597 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1600 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1603 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1614 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1629 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1632 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1638 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1641 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1644 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1646 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1650 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1653 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1656 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1659 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1662 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1665 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1667 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1670 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1683 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1695 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1698 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1700 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1703 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1706 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1709 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1712 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1715 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1718 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1787 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1788 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1789 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1790 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1791 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1792 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1793 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1794 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1795 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1796 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1798 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1799 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1800 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1801 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1802 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32.

9.30. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 4
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=32\Y_WIDTH=32'.

9.31. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889 ($not) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085 ($not) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889 ($not) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085 ($not) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:212$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3066 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3072 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3075 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3078 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3081 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3084 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3087 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3090 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3093 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3096 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3099 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3102 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3105 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3108 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3111 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3114 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3117 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3120 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3123 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3126 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3129 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3132 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3135 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3138 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3141 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3144 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3147 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3150 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3153 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3156 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3071 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3074 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3077 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3080 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3083 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3086 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3089 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3092 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3095 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3098 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3101 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3104 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3107 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3110 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3113 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3119 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3122 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3125 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3128 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3131 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3134 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3137 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3143 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3146 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3149 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3155 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3159 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3162 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3165 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3168 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3171 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3174 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3177 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3180 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3183 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3186 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3189 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3192 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3195 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3198 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3201 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3204 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3207 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3210 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3213 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3216 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3219 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3222 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3225 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3228 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3231 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3234 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:212$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3067 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3070 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3073 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3076 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3079 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3082 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3085 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3088 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3091 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3094 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3097 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3100 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3103 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3106 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3109 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3112 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3115 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3118 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3121 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3124 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3127 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3130 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3133 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3136 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3139 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3142 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3145 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3148 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3151 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3154 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3157 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3160 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3163 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3166 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3169 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3172 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3175 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3178 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3181 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3184 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3187 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3190 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3193 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3196 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3199 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3202 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3205 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3208 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3211 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3214 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3217 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3220 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3223 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3226 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3229 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3232 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3235 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:212$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3066 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3072 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3075 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3078 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3081 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3084 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3087 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3090 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3093 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3096 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3099 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3102 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3105 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3108 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3111 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3114 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3117 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3120 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3123 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3126 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3129 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3132 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3135 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3138 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3141 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3144 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3147 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3150 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3153 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3156 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3071 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3074 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3077 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3080 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3083 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3086 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3089 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3092 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3095 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3098 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3101 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3104 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3107 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3110 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3113 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3119 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3122 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3125 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3128 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3131 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3134 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3137 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3143 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3146 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3149 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3155 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3159 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3162 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3165 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3168 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3171 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3174 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3177 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3180 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3183 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3186 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3189 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3192 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3195 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3198 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3201 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3204 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3207 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3210 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3213 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3216 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3219 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3222 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3225 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3228 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3231 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3234 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:212$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3067 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3070 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3073 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3076 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3079 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3082 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3085 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3088 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3091 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3094 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3097 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3100 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3103 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3106 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3109 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3112 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3115 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3118 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3121 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3124 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3127 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3130 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3133 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3136 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3139 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3142 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3145 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3148 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3151 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3154 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3157 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3160 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3163 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3166 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3169 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3172 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3175 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3178 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3181 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3184 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3187 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3190 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3193 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3196 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3199 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3202 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3205 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3208 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3211 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3214 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3217 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3220 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3223 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3226 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3229 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3232 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3235 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:212$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3066 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3072 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3075 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3078 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3081 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3084 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3087 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3090 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3093 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3096 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3099 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3102 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3105 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3108 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3111 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3114 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3117 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3120 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3123 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3126 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3129 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3132 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3135 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3138 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3141 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3144 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3147 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3150 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3153 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3156 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3071 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3074 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3077 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3080 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3083 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3086 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3089 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3092 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3095 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3098 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3101 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3104 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3107 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3110 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3113 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3119 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3122 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3125 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3128 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3131 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3134 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3137 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3143 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3146 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3149 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3155 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3159 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3162 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3165 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3168 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3171 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3174 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3177 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3180 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3183 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3186 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3189 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3192 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3195 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3198 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3201 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3204 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3207 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3210 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3213 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3216 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3219 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3222 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3225 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3228 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3231 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3234 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:212$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3067 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3070 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3073 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3076 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3079 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3082 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3085 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3088 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3091 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3094 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3097 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3100 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3103 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3106 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3109 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3112 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3115 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3118 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3121 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3124 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3127 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3130 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3133 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3136 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3139 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3142 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3145 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3148 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3151 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3154 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3157 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3160 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3163 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3166 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3169 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3172 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3175 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3178 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3181 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3184 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3187 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3190 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3193 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3196 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3199 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3202 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3205 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3208 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3211 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3214 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3217 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3220 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3223 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3226 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3229 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3232 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3235 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:212$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3066 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3072 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3075 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3078 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3081 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3084 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3087 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3090 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3093 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3096 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3099 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3102 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3105 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3108 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3111 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3114 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3117 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3120 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3123 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3126 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3129 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3132 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3135 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3138 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3141 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3144 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3147 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3150 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3153 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3156 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3071 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3074 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3077 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3080 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3083 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3086 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3089 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3092 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3095 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3098 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3101 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3104 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3107 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3110 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3113 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3119 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3122 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3125 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3128 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3131 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3134 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3137 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3143 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3146 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3149 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3155 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3159 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3162 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3165 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3168 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3171 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3174 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3177 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3180 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3183 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3186 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3189 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3192 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3195 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3198 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3201 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3204 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3207 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3210 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3213 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3216 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3219 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3222 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3225 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3228 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3231 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3234 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:212$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3067 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3070 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3073 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3076 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3079 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3082 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3085 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3088 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3091 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3094 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3097 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3100 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3103 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3106 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3109 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3112 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3115 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3118 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3121 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3124 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3127 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3130 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3133 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3136 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3139 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3142 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3145 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3148 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3151 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3154 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3157 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3160 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3163 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3166 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3169 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3172 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3175 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3178 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3181 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3184 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3187 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3190 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3193 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3196 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3199 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3202 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3205 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3208 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3211 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3214 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3217 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3220 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3223 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3226 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3229 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3232 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:229$3235 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:93$214 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:118$217 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:212$219 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:220$220 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$logic_and$fifo.v:329$225 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$add$fifo.v:339$229 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$add$fifo.v:340$230 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$sub$fifo.v:348$232 using $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$add$fifo.v:349$233 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:362$235 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$logic_and$fifo.v:362$236 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:365$237 ($logic_not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$logic_and$fifo.v:365$239 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:365$240 ($not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$logic_and$fifo.v:365$241 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1147 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1150 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1154 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1156 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1160 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1162 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1165 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1168 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1172 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1174 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1177 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1180 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1183 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1189 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1191 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1194 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1197 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1209 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1212 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1215 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1218 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1220 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1233 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1236 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1239 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1241 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1244 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1256 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1270 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1272 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1275 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1289 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1293 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1296 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1299 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1302 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1305 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1308 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1310 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1313 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1316 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1327 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1342 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1345 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1351 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1354 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1357 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1359 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1363 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1366 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1369 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1372 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1375 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1378 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1380 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1383 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1396 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1408 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1411 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1413 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1416 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1419 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1422 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1425 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1428 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1431 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1771 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1772 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1773 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1774 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1775 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1776 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1777 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1778 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1779 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1780 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1782 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1783 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1784 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1785 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1786 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889 ($not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894 ($not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889 ($not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894 ($not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:212$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3066 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3072 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3075 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3078 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3081 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3084 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3087 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3090 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3093 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3096 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3099 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3102 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3105 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3108 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3111 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3114 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3117 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3120 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3123 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3126 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3129 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3132 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3135 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3138 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3141 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3144 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3147 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3150 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3153 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3156 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3071 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3074 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3077 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3080 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3083 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3086 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3089 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3092 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3095 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3098 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3101 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3104 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3107 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3110 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3113 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3119 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3122 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3125 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3128 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3131 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3134 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3137 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3143 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3146 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3149 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3155 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3159 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3162 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3165 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3168 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3171 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3174 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3177 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3180 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3183 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3186 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3189 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3192 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3195 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3198 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3201 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3204 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3207 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3210 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3213 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3216 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3219 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3222 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3225 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3228 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3231 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3234 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:212$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3067 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3070 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3073 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3076 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3079 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3082 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3085 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3088 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3091 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3094 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3097 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3100 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3103 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3106 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3109 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3112 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3115 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3118 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3121 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3124 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3127 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3130 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3133 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3136 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3139 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3142 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3145 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3148 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3151 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3154 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3157 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3160 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3163 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3166 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3169 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3172 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3175 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3178 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3181 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3184 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3187 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3190 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3193 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3196 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3199 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3202 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3205 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3208 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3211 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3214 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3217 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3220 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3223 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3226 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3229 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3232 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:229$3235 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:212$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3066 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3072 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3075 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3078 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3081 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3084 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3087 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3090 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3093 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3096 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3099 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3102 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3105 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3108 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3111 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3114 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3117 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3120 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3123 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3126 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3129 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3132 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3135 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3138 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3141 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3144 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3147 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3150 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3153 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3156 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3071 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3074 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3077 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3080 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3083 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3086 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3089 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3092 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3095 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3098 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3101 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3104 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3107 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3110 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3113 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3119 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3122 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3125 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3128 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3131 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3134 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3137 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3143 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3146 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3149 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3155 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3159 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3162 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3165 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3168 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3171 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3174 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3177 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3180 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3183 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3186 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3189 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3192 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3195 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3198 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3201 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3204 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3207 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3210 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3213 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3216 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3219 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3222 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3225 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3228 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3231 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3234 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:212$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3067 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3070 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3073 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3076 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3079 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3082 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3085 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3088 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3091 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3094 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3097 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3100 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3103 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3106 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3109 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3112 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3115 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3118 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3121 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3124 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3127 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3130 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3133 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3136 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3139 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3142 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3145 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3148 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3151 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3154 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3157 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3160 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3163 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3166 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3169 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3172 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3175 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3178 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3181 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3184 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3187 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3190 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3193 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3196 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3199 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3202 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3205 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3208 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3211 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3214 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3217 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3220 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3223 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3226 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3229 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3232 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3235 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:212$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3066 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3072 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3075 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3078 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3081 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3084 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3087 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3090 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3093 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3096 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3099 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3102 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3105 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3108 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3111 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3114 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3117 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3120 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3123 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3126 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3129 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3132 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3135 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3138 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3141 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3144 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3147 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3150 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3153 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3156 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3071 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3074 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3077 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3080 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3083 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3086 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3089 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3092 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3095 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3098 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3101 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3104 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3107 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3110 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3113 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3119 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3122 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3125 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3128 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3131 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3134 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3137 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3143 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3146 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3149 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3155 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3159 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3162 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3165 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3168 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3171 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3174 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3177 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3180 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3183 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3186 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3189 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3192 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3195 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3198 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3201 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3204 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3207 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3210 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3213 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3216 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3219 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3222 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3225 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3228 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3231 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3234 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:212$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3067 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3070 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3073 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3076 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3079 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3082 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3085 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3088 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3091 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3094 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3097 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3100 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3103 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3106 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3109 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3112 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3115 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3118 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3121 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3124 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3127 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3130 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3133 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3136 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3139 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3142 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3145 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3148 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3151 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3154 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3157 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3160 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3163 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3166 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3169 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3172 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3175 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3178 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3181 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3184 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3187 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3190 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3193 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3196 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3199 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3202 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3205 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3208 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3211 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3214 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3217 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3220 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3223 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3226 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3229 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3232 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:229$3235 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:212$3064 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3066 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3069 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3072 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3075 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3078 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3081 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3084 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3087 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3090 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3093 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3096 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3099 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3102 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3105 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3108 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3111 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3114 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3117 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3120 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3123 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3126 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3129 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3132 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3135 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3138 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3141 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3144 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3147 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3150 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3153 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3156 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3071 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3074 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3077 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3080 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3083 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3086 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3089 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3092 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3095 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3098 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3101 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3104 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3107 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3110 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3113 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3119 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3122 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3125 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3128 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3131 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3134 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3137 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3143 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3146 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3149 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3155 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3159 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3162 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3165 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3168 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3171 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3174 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3177 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3180 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3183 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3186 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3189 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3192 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3195 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3198 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3201 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3204 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3207 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3210 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3213 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3216 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3219 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3222 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3225 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3228 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3231 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3234 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:212$3065 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3067 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3070 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3073 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3076 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3079 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3082 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3085 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3088 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3091 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3094 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3097 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3100 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3103 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3106 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3109 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3112 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3115 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3118 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3121 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3124 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3127 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3130 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3133 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3136 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3139 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3142 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3145 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3148 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3151 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3154 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3157 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3160 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3163 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3166 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3169 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3172 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3175 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3178 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3181 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3184 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3187 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3190 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3193 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3196 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3199 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3202 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3205 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3208 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3211 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3214 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3217 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3220 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3223 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3226 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3229 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3232 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:229$3235 ($or) with simplemap.
No more expansions possible.

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2602' (01?) in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with constant driver `$0$memwr$\Ram$dual_port_memory.v:18$94_EN[5:0]$98 [5] = \iWriteEnable'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7304' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7302 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7306' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7302 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7318' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7315 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7331' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7328 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7332' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7328 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7345' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7341 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7357' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7355 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7358' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7355 [1] = \num_mem [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7862' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7894' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7861' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7893' (101) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7829' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7925' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8435' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:212$3064_Y = \num_mem [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8519' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7380' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7377' (01?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$procmux$1147_Y = $logic_and$fifo.v:365$241_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7379' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7863' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7895' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7830' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [1] = \num_mem [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7381' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7540' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7572' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7604' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [1] = \num_mem [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7539' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7571' (100) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7507' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8151' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:212$3064_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8235' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7386' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7635' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [0] = $techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7385' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7541' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7573' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7605' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [2] = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7508' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8236' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [1] = $techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3066_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7387' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8023' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8055' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8087' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [1] = \rd_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8022' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8054' (100) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7990' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [0] = \rd_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8577' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:212$3064_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8661' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [0] = \rd_ptr [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7398' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8118' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [0] = $techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7397' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7701' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7733' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7765' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [1] = \wr_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7700' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7732' (100) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7668' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [0] = \wr_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8293' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:212$3064_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8377' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [0] = \wr_ptr [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7408' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7796' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [0] = $techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7407' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7415' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7416' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7417' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7418' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7430' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7431' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7432' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7420' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7421' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7422' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7426' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7450' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7451' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7452' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7433' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7434' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7435' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7454' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7455' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7456' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7457' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7458' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7459' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7463' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7464' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7509' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7542' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7574' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7510' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7543' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7575' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7511' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7544' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7576' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7512' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7545' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7577' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7513' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7546' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7578' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7514' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7547' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7579' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7515' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7548' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7580' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7516' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7549' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7581' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7517' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7550' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7582' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7518' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7551' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7583' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7519' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7552' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7584' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7520' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7553' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7585' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7521' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7554' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7586' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7522' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7555' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7587' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7523' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7556' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7588' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7524' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7557' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7589' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7525' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7558' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7590' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7526' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7559' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7591' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7527' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7560' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7592' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7528' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7561' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7593' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7529' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7562' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7594' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7530' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7563' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7595' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7531' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7564' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7596' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7532' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7565' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7597' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7533' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7566' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7598' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7534' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7567' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7599' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7535' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7568' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7600' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7536' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7569' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7601' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7537' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7570' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7602' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7538' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7606' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7607' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7608' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7609' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7610' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7611' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7612' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7613' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7614' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7615' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7616' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7617' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7618' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7619' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7620' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7621' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7622' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7623' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7624' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7625' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7626' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7627' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7628' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7629' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7630' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7631' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7632' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7633' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7634' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8278' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [2] = $techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3192_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7638' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [3] = $techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3192_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8183' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3071_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8168' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3114_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8153' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3069_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8237' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3070_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8252' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7639' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8221' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3195_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8279' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7640' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8184' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3074_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8213' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3171_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8154' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3072_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8238' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3073_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8271' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7641' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8222' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3198_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8280' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7642' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8185' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3077_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8198' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3119_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8176' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3138_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8169' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3117_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8155' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3075_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8239' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3076_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8253' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8260' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7643' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8223' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3201_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8281' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7644' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8186' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3080_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8214' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3174_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8156' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3078_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8240' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3079_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8272' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7645' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8224' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3204_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8282' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7646' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8187' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3083_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8199' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3122_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8210' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3162_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8170' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3120_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8157' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3081_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8241' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3082_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8254' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8268' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7647' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8225' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3207_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8283' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7648' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8188' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3086_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8215' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3177_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8158' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3084_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8242' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3085_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8273' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7649' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8226' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3210_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8284' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7650' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8189' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3089_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8200' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3125_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8205' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3143_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8180' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3150_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8177' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3141_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8171' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3123_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8159' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3087_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8243' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3088_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8255' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8261' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8264' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7651' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8227' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3213_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8285' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7652' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8190' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3092_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8216' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3180_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8160' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3090_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8244' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3091_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8274' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7653' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8228' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3216_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8286' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7654' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8191' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3095_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8201' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3128_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8211' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3165_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8172' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3126_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8161' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3093_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8245' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3094_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8256' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8269' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7655' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8229' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3219_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8287' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7656' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8192' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3098_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8217' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3183_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8162' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3096_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8246' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3097_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8275' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7657' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8230' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3222_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8288' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7658' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8193' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3101_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8202' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3131_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8206' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3146_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8209' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3159_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8178' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3144_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8173' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3129_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8163' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3099_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8247' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3100_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8257' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8262' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8267' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7659' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8231' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3225_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8289' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7660' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8194' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3104_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8218' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3186_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8164' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3102_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8248' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3103_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8276' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7661' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8232' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3228_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8290' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7662' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8195' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3107_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8203' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3134_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8212' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3168_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8174' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3132_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8165' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3105_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8249' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3106_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8258' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8270' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7663' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8233' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3231_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8291' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7664' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8196' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3110_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8219' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3189_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8166' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3108_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8250' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8277' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7665' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8234' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3234_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8292' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7666' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8197' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3113_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8204' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3137_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8207' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3149_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8208' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3155_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8182' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3156_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8181' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3153_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8179' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3147_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8175' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3135_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8167' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3111_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8251' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8259' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8263' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8265' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3154_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8266' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$229.$auto$alumacc.cc:484:replace_alu$2730 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7667' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [32] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7669' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [1] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7702' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7734' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7670' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7703' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7735' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7671' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7704' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7736' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7672' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7705' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7737' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7673' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7706' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7738' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7674' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7707' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7739' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7675' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7708' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7740' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7676' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7709' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7741' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7677' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7710' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7742' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7678' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7711' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7743' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7679' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7712' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7744' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7680' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7713' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7745' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7681' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7714' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7746' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7682' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7715' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7747' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7683' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7716' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7748' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7684' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7717' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7749' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7685' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7718' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7750' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7686' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7719' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7751' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7687' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7720' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7752' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7688' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7721' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7753' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7689' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7722' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7754' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7690' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7723' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7755' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7691' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7724' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7756' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7692' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7725' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7757' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7693' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7726' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7758' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7694' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7727' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7759' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7695' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7728' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7760' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7696' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7729' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7761' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7697' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7730' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7762' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7698' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7731' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7763' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7699' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7766' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7767' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7768' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7769' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7770' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7771' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7772' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7773' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7774' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7775' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7776' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7777' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7778' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7779' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7780' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7781' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7782' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7783' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7784' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7785' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7786' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7787' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7788' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7789' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7790' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7791' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7792' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7793' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7794' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7795' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8378' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [1] = $techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3066_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7798' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [2] = $techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3066_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8362' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3192_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8420' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7799' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8325' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3071_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8310' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3114_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8295' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3069_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8379' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3070_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8394' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7800' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8363' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3195_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8421' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7801' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8326' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3074_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8355' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3171_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8296' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3072_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8380' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3073_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8413' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7802' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8364' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3198_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8422' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7803' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8327' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3077_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8340' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3119_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8318' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3138_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8311' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3117_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8297' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3075_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8381' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3076_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8395' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8402' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7804' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8365' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3201_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8423' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7805' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8328' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3080_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8356' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3174_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8298' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3078_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8382' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3079_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8414' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7806' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8366' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3204_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8424' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7807' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8329' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3083_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8341' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3122_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8352' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3162_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8312' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3120_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8299' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3081_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8383' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3082_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8396' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8410' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7808' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8367' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3207_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8425' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7809' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8330' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3086_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8357' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3177_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8300' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3084_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8384' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3085_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8415' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7810' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8368' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3210_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8426' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7811' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8331' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3089_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8342' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3125_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8347' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3143_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8322' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3150_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8319' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3141_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8313' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3123_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8301' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3087_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8385' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3088_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8397' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8403' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8406' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7812' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8369' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3213_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8427' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7813' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8332' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3092_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8358' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3180_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8302' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3090_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8386' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3091_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8416' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7814' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8370' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3216_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8428' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7815' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8333' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3095_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8343' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3128_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8353' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3165_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8314' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3126_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8303' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3093_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8387' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3094_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8398' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8411' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7816' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8371' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3219_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8429' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7817' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8334' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3098_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8359' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3183_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8304' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3096_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8388' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3097_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8417' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7818' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8372' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3222_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8430' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7819' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8335' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3101_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8344' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3131_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8348' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3146_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8351' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3159_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8320' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3144_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8315' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3129_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8305' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3099_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8389' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3100_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8399' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8404' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8409' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7820' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8373' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3225_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8431' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7821' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8336' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3104_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8360' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3186_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8306' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3102_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8390' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3103_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8418' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7822' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8374' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3228_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8432' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7823' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8337' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3107_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8345' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3134_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8354' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3168_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8316' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3132_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8307' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3105_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8391' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3106_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8400' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8412' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7824' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8375' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3231_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8433' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7825' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8338' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3110_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8361' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3189_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8308' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3108_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8392' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8419' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7826' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8376' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3234_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8434' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7827' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8339' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3113_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8346' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3137_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8349' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3149_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8350' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3155_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8324' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3156_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8323' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3153_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8321' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3147_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8317' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3135_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8309' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3111_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8393' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8401' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8405' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8407' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3154_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8408' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$230.$auto$alumacc.cc:484:replace_alu$2733 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7828' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$230.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [32] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7831' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [2] = \num_mem [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7864' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7896' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7832' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7865' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7897' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7833' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7866' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7898' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7834' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7867' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7899' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7835' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7868' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7900' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7836' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7869' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7901' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7837' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7870' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7902' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7838' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7871' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7903' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7839' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7872' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7904' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7840' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7873' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7905' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7841' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7874' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7906' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7842' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7875' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7907' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7843' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7876' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7908' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7844' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7877' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7909' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [16] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7845' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7878' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7910' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7846' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7879' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7911' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [18] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7847' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7880' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7912' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7848' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7881' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7913' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [20] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7849' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7882' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7914' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7850' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7883' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7915' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [22] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7851' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7884' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7916' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7852' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7885' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7917' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [24] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7853' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7886' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7918' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7854' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7887' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7919' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [26] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7855' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7888' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7920' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7856' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7889' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7921' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [28] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7857' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7890' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7922' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7858' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7891' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7923' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [30] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7859' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7892' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7924' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7860' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7928' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [3] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7929' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [4] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7930' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [5] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7931' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [6] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7932' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [7] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7933' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [8] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7934' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7935' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7936' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7937' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7938' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7939' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7940' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7941' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7942' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7943' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7944' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7945' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7946' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7947' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7948' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7949' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7950' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7951' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7952' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7953' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7954' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7955' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7956' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8467' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3071_Y = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8437' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3069_Y = \num_mem [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8521' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3070_Y = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8505' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3195_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8563' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [4] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8468' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3074_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8497' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3171_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8438' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3072_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8522' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3073_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8555' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [5] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8506' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3198_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8564' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [6] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8469' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3077_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8482' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3119_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8460' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3138_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8453' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3117_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8439' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3075_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8523' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3076_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8537' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8544' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [7] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8507' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3201_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8565' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [8] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8470' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3080_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8498' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3174_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8440' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3078_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8524' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3079_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8556' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [9] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8508' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3204_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8566' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [10] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8471' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3083_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8483' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3122_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8494' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3162_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8454' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3120_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8441' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3081_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8525' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3082_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8538' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8552' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [11] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8509' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3207_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8567' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [12] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8472' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3086_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8499' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3177_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8442' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3084_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8526' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3085_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8557' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [13] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8510' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3210_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8568' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [14] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8473' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3089_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8484' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3125_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8489' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3143_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8464' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3150_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8461' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3141_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8455' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3123_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8443' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3087_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8527' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3088_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8539' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8545' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8548' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [15] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8511' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3213_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8569' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [16] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8474' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3092_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8500' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3180_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8444' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3090_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8528' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3091_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8558' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [17] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8512' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3216_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8570' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [18] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8475' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3095_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8485' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3128_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8495' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3165_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8456' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3126_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8445' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3093_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8529' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3094_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8540' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8553' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [19] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8513' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3219_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8571' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [20] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8476' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3098_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8501' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3183_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8446' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3096_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8530' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3097_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8559' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [21] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8514' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3222_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8572' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [22] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8477' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3101_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8486' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3131_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8490' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3146_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8493' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3159_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8462' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3144_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8457' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3129_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8447' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3099_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8531' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3100_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8541' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8546' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8551' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [23] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8515' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3225_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8573' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [24] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8478' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3104_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8502' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3186_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8448' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3102_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8532' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3103_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8560' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [25] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8516' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3228_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8574' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [26] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8479' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3107_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8487' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3134_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8496' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3168_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8458' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3132_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8449' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3105_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8533' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3106_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8542' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8554' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [27] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8517' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3231_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8575' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [28] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8480' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3110_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8503' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3189_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8450' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3108_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8534' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8561' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [29] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8518' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3234_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8576' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [30] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8481' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3113_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8488' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3137_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8491' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3149_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8492' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3155_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8466' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3156_Y = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8465' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3153_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8463' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3147_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8459' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3135_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8451' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3111_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8535' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8543' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8547' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8549' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3154_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8550' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [31] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7989' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [32] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7991' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [1] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8024' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8056' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7992' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8025' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8057' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7993' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8026' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8058' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7994' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8027' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8059' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7995' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8028' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8060' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7996' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8029' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8061' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7997' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8030' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8062' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7998' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8031' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8063' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7999' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8032' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8064' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8000' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8033' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8065' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8001' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8034' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8066' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8002' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8035' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8067' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8003' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8036' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8068' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8004' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8037' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8069' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8005' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8038' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8070' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8006' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8039' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8071' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8007' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8040' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8072' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8008' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8041' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8073' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8009' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8042' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8074' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8010' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8043' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8075' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8011' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8044' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8076' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8012' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8045' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8077' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8013' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8046' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8078' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8014' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8047' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8079' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8015' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8048' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8080' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8016' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8049' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8081' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8017' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8050' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8082' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8018' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8051' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8083' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8019' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8052' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8084' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8020' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$8053' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$8085' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8021' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8088' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8089' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8090' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8091' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8092' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8093' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8094' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8095' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8096' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8097' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8098' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8099' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8100' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8101' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8102' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8103' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8104' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8105' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8106' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8107' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8108' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8109' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8110' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8111' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8112' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8113' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8114' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8115' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8116' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8117' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8662' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [1] = $techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3066_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8120' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [2] = $techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3066_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8646' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3192_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8704' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8121' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8609' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3071_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8594' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3114_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8579' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3069_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8663' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3070_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8678' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8122' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8647' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3195_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8705' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8123' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8610' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3074_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8639' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3171_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8580' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3072_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8664' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3073_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8697' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8124' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8648' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3198_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8706' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8125' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8611' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3077_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8624' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3119_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8602' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3138_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8595' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3117_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8581' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3075_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8665' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3076_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8679' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8686' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8126' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8649' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3201_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8707' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8127' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8612' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3080_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8640' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3174_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8582' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3078_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8666' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3079_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8698' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8128' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8650' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3204_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8708' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8129' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8613' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3083_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8625' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3122_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8636' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3162_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8596' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3120_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8583' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3081_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8667' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3082_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8680' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8694' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8130' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8651' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3207_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8709' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8131' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8614' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3086_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8641' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3177_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8584' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3084_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8668' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3085_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8699' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8132' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8652' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3210_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8710' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8133' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8615' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3089_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8626' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3125_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8631' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3143_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8606' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3150_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8603' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3141_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8597' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3123_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8585' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3087_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8669' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3088_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8681' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8687' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8690' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8134' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8653' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3213_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8711' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8135' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8616' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3092_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8642' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3180_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8586' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3090_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8670' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3091_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8700' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8136' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8654' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3216_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8712' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8137' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8617' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3095_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8627' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3128_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8637' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3165_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8598' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3126_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8587' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3093_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8671' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3094_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8682' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8695' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8138' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8655' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3219_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8713' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8139' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8618' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3098_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8643' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3183_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8588' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3096_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8672' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3097_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8701' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8140' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8656' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3222_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8714' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8141' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8619' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3101_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8628' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3131_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8632' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3146_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8635' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3159_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8604' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3144_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8599' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3129_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8589' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3099_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8673' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3100_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8683' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8688' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8693' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8142' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8657' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3225_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8715' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8143' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8620' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3104_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8644' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3186_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8590' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3102_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8674' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3103_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8702' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8144' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8658' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3228_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8716' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8145' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8621' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3107_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8629' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3134_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8638' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3168_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8600' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3132_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8591' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3105_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8675' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3106_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8684' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8696' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8146' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8659' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3231_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8717' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8147' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8622' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3110_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8645' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3189_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8592' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3108_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8676' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8703' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8148' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8660' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3234_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8718' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8149' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8623' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3113_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8630' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3137_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8633' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3149_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8634' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3155_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8608' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3156_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8607' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3153_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8605' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3147_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8601' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3135_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8593' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3111_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8677' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8685' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8689' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8691' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3154_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8692' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$233.$auto$alumacc.cc:484:replace_alu$2733 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8150' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$233.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [32] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3441' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3409' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3312' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3440' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3408' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3311' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3439' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3407' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3310' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3438' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3406' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3309' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3437' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3405' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3308' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3452' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3420' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3323' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3451' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3419' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3322' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3450' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3418' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3321' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3967' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3098_Y = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3447' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3415' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3318' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3446' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3414' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3317' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3965' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3092_Y = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3449' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3417' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3320' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3448' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3416' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3319' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3966' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3095_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3976' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3128_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3961' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3080_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3962' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3083_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3974' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3122_Y = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3443' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3411' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3314' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3442' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3410' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3313' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3963' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3086_Y = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3445' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3413' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3316' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3444' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3412' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3315' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3964' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3089_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3975' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3125_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3980' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3143_Y = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3435' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3403' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3306' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3434' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3402' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3305' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3959' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3074_Y = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3436' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3404' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3307' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3960' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3077_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3973' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3119_Y = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3433' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3401' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3304' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3432' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3400' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3303' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3958' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3071_Y = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3431' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3399' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3367' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3302' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [1] = \wr_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3430' (1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3398' (100) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3366' (?1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [0] = \wr_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3926' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:212$3064_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4010' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [0] = \wr_ptr [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4011' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [1] = $techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3066_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3943' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3114_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3369' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3368' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3928' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3069_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4012' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3070_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4027' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3951' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3138_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3371' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3370' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3929' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3072_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4013' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3073_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3944' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3117_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3373' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3372' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3930' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3075_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4014' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3076_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4028' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4035' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3955' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3150_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3375' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3374' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3931' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3078_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4015' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3079_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3945' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3120_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3377' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3376' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3932' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3081_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4016' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3082_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4029' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3121_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3952' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3141_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3379' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3378' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3933' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3084_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4017' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3085_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3946' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3123_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3381' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3380' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3934' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3087_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4018' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3088_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4030' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4036' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4039' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3986' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3165_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3383' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3382' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3935' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3090_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4019' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3091_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3947' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3126_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3385' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3384' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3936' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3093_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4020' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3094_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4031' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4044' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3992' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3183_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3387' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3386' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3937' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3096_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4021' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3097_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4050' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3355' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4004' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3219_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4062' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3354' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3353' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3299' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3267' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3298' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3266' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3297' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3265' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3296' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3264' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3295' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3263' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3991' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3180_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4049' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4003' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3216_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4061' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3352' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3300' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [31] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3294' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [25] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3293' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3292' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [23] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3291' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3290' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [21] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3289' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3288' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [19] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3287' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3286' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [17] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3285' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3284' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [15] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3283' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3282' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [13] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3281' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3280' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [11] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3279' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3278' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [9] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3277' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3276' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3275' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [6] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3274' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3273' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3253' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [16] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3252' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3251' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3250' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3351' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [18] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3249' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3248' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3247' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3246' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3245' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3244' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3243' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4002' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3213_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4060' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3350' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [17] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3242' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3241' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3262' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [25] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3261' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [24] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3260' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [23] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3259' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [22] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3258' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [21] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3257' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [20] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3256' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3272' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [3] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3349' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3271' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3985' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3162_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4043' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3990' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3177_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4048' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4001' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3210_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4059' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3348' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3269' (1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3347' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3270' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4000' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3207_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4058' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3346' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3268' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3345' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3989' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3174_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4047' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3999' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3204_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4057' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3344' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3343' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3998' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3201_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4056' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3342' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3341' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3988' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3171_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4046' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3997' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3198_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4055' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3340' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3339' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3996' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3195_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4054' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3338' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3337' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3995' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3192_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4053' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3336' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3335' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [2] = $techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3066_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3333' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [0] = $techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3461' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3429' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3332' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [31] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3460' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3428' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3331' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3459' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3427' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3330' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3458' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3426' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3329' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3457' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3425' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3328' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3456' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3424' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3327' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3455' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3423' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3326' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3454' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3422' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3325' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3453' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3421' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3324' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [23] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3238' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3237' (100) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3239' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3240' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3255' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [18] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3254' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2677' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2675 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2679' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2675 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2691' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2688 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2704' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2701 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2705' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2701 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2718' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2714 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2739' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2737 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2740' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2737 [1] = \num_mem [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3592' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3560' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3591' (1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3559' (101) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3527' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3462' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4068' (?1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:212$3064_Y = \num_mem [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4152' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2762' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2759' (01?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$procmux$590_Y = $logic_and$fifo.v:365$135_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2761' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3593' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3561' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3528' (?1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [1] = \num_mem [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2763' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2900' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [1] = \num_mem [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2964' (?1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3875' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:212$3064_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3911' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2768' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2931' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [0] = $techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2767' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2901' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [2] = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2965' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3910' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [1] = $techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3066_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2769' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3753' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3721' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3624' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [1] = \rd_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3752' (1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3720' (100) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3688' (?1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [0] = \rd_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4210' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:212$3064_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4294' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [0] = \rd_ptr [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2780' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3655' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [0] = $techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2779' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2790' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2789' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2797' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2798' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2799' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2800' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2812' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2813' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2814' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2802' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2803' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2804' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2808' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2832' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2833' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2834' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2815' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2816' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2817' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2836' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2837' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2838' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2839' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2840' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2841' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2845' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2846' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2902' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2903' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2904' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2905' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2906' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2907' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2908' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2909' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2910' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2911' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2912' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2913' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2914' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2915' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2916' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2917' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2918' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2919' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2920' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2921' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2922' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2923' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2924' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2925' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2926' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2927' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2928' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2929' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2930' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2966' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3891' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [2] = $techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3192_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2934' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [3] = $techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3192_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3843' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3071_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3858' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3114_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2967' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3873' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3069_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3909' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3070_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3785' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2935' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2968' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3805' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3195_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3890' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2936' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3842' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3074_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3813' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3171_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2969' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3872' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3072_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3908' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3073_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3918' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2937' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2970' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3804' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3198_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3889' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2938' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3841' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3077_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3857' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3117_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2971' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3871' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3075_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3907' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3076_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3784' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3118_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3828' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3119_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3850' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3138_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3793' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2939' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2972' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3803' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3201_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3888' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2940' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3840' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3080_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3812' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3174_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2973' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3870' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3078_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3906' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3079_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3897' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2941' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2974' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3802' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3204_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3887' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2942' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3839' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3083_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3827' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3122_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3816' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3162_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3856' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3120_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2975' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3869' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3081_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3905' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3082_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3881' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3921' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2943' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2976' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3801' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3207_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3886' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2944' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3838' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3086_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3811' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3177_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2977' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3868' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3084_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3904' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3085_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3896' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2945' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2978' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3800' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3210_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3885' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2946' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3837' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3089_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3826' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3125_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3849' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3141_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3855' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3123_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2979' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3867' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3087_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3903' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3088_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3880' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3792' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3142_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3821' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3143_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3846' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3150_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3789' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2947' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2980' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3799' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3213_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3884' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2948' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3836' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3092_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3810' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3180_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2981' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3866' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3090_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3902' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3091_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3895' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2949' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2982' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3798' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3216_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3882' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2950' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3835' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3095_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3854' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3126_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2983' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3865' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3093_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3901' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3094_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3797' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3127_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3825' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3128_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3815' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3165_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3920' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2951' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2984' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3917' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3219_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3925' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2952' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3834' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3098_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3809' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3183_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2985' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3864' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3096_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3898' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3097_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3894' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2953' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2986' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3916' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3222_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3924' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2954' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3833' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3101_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3853' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3129_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2987' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3863' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3099_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3883' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3100_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3796' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3130_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3824' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3131_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3848' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3144_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3791' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3145_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3820' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3146_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3817' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3159_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3786' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2955' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2988' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3915' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3225_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3923' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2956' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3832' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3104_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3808' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3186_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2989' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3862' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3102_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3879' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3103_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3893' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2957' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2990' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3914' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3228_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3922' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2958' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3831' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3107_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3852' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3132_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2991' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3861' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3105_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3878' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3106_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3795' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3133_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3823' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3134_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3814' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3168_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3919' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2959' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2992' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3913' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3231_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3900' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2960' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3830' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3110_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3807' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3189_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2993' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3860' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3108_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3877' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3892' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2961' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2994' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3912' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3234_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3899' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2962' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3829' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3113_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3851' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3135_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2995' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3859' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3111_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3876' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3794' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3136_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3822' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3137_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3847' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3147_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3790' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3148_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3819' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3149_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3845' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3153_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3788' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3154_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3818' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3155_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3844' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3156_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3787' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$123.$auto$alumacc.cc:484:replace_alu$2730 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2963' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [32] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3388' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4005' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3222_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4063' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3356' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3968' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3101_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3977' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3131_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3981' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3146_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3984' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3159_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3953' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3144_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3948' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3129_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3389' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3938' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3099_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4022' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3100_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4032' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4037' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4042' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3357' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3390' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4006' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3225_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4064' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3358' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3969' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3104_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3993' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3186_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3391' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3939' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3102_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4023' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3103_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4051' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3359' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3392' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4007' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3228_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4065' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3360' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3970' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3107_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3978' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3134_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3987' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3168_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3949' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3132_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3393' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3940' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3105_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4024' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3106_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4033' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4045' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3361' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3394' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4008' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3231_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4066' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3362' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3971' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3110_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3994' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3189_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3395' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3941' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3108_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4025' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4052' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3363' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3396' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4009' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3234_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4067' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3364' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3972' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3113_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3979' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3137_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3982' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3149_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3983' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3155_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3957' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3156_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3956' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3153_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3954' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3147_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3950' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3135_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3397' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3942' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3111_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4026' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4034' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4038' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4040' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3154_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4041' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$124.$auto$alumacc.cc:484:replace_alu$2733 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3365' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$124.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [32] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3594' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3562' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [3] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3465' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3595' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3563' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [4] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3466' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3596' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3564' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [5] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3467' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3597' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3565' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [6] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3468' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [6] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3598' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3566' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [7] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3469' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3599' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3567' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [8] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3470' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3600' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3568' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3471' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [9] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3601' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3569' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3472' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3602' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3570' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3473' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [11] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3603' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3571' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3474' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3604' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3572' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3475' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [13] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3605' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3573' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3476' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3606' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3574' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3477' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [15] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3607' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3575' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3478' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3608' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3576' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3479' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [17] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3609' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3577' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3480' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3610' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3578' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3481' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [19] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3611' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3579' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3482' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3612' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3580' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3483' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [21] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3613' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3581' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3484' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3614' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3582' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3485' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [23] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3615' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3583' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3486' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3616' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3584' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3487' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [25] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3617' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3585' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3488' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3618' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3586' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3489' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [27] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3619' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3587' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3490' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3620' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3588' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3491' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [29] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3621' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3589' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3492' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3622' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3590' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3493' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3529' (?1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [2] = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4100' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3071_Y = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3530' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4070' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3069_Y = \num_mem [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4154' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3070_Y = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3531' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4138' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3195_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4196' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [4] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4101' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3074_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4130' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3171_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3532' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4071' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3072_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4155' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3073_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4188' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [5] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3533' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4139' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3198_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4197' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [6] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4102' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3077_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4115' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3119_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4093' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3138_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4086' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3117_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3534' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4072' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3075_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4156' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3076_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4170' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4177' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [7] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3535' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4140' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3201_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4198' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [8] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4103' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3080_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4131' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3174_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3536' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4073' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3078_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4157' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3079_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4189' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [9] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3537' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4141' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3204_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4199' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [10] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4104' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3083_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4116' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3122_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4127' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3162_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4087' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3120_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3538' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4074' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3081_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4158' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3082_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4171' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4185' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [11] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3539' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4142' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3207_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4200' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [12] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4105' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3086_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4132' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3177_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3540' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4075' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3084_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4159' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3085_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4190' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [13] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3541' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4143' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3210_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4201' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [14] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4106' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3089_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4117' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3125_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4122' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3143_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4097' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3150_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4094' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3141_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4088' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3123_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3542' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4076' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3087_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4160' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3088_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4172' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4178' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4181' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [15] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3543' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4144' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3213_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4202' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [16] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4107' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3092_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4133' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3180_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3544' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4077' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3090_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4161' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3091_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4191' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [17] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3545' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4145' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3216_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4203' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [18] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4108' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3095_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4118' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3128_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4128' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3165_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4089' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3126_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3546' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4078' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3093_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4162' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3094_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4173' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4186' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [19] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3547' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4146' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3219_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4204' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [20] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4109' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3098_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4134' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3183_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3548' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4079' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3096_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4163' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3097_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4192' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [21] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3549' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4147' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3222_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4205' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [22] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4110' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3101_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4119' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3131_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4123' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3146_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4126' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3159_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4095' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3144_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4090' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3129_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3550' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4080' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3099_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4164' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3100_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4174' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4179' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4184' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [23] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3551' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4148' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3225_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4206' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [24] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4111' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3104_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4135' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3186_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3552' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4081' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3102_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4165' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3103_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4193' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [25] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3553' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4149' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3228_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4207' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [26] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4112' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3107_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4120' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3134_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4129' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3168_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4091' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3132_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3554' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4082' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3105_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4166' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3106_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4175' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4187' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [27] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3555' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4150' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3231_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4208' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [28] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4113' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3110_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4136' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3189_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3556' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4083' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3108_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4167' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4194' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [29] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3557' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4151' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3234_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4209' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [30] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4114' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3113_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4121' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3137_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4124' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3149_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4125' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3155_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4099' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3156_Y = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4098' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3153_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4096' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3147_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4092' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3135_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3558' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4084' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3111_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4168' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4176' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4180' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4182' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3154_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4183' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [31] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3526' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [32] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3754' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3722' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3625' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3755' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3723' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3626' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3756' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3724' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3627' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3757' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3725' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3628' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3758' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3726' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3629' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3759' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3727' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3630' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3760' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3728' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3631' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3761' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3729' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3632' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3762' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3730' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3633' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3763' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3731' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3634' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3764' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3732' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3635' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3765' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3733' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3636' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3766' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3734' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3637' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3767' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3735' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3638' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3768' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3736' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3639' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3769' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3737' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3640' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3770' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3738' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3641' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3771' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3739' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3642' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3772' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3740' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3643' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3773' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3741' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3644' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3774' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3742' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3645' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3775' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3743' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3646' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3776' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3744' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3647' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3777' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3745' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3648' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3778' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3746' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3649' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3779' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3747' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3650' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3780' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3748' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3651' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3781' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3749' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3652' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3782' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3750' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3653' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3783' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3751' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3654' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3689' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4295' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [1] = $techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3066_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3657' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [2] = $techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3066_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3690' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4279' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3192_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4337' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3658' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4242' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3071_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4227' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3114_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3691' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4212' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3069_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4296' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3070_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4311' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3659' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3692' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4280' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3195_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4338' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3660' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4243' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3074_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4272' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3171_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3693' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4213' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3072_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4297' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3073_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4330' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3661' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3694' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4281' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3198_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4339' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3662' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4244' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3077_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4257' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3119_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4235' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3138_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4228' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3117_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3695' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4214' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3075_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4298' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3076_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4312' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4319' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3663' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3696' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4282' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3201_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4340' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3664' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4245' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3080_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4273' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3174_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3697' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4215' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3078_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4299' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3079_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4331' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3665' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3698' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4283' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3204_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4341' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3666' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4246' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3083_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4258' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3122_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4269' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3162_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4229' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3120_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3699' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4216' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3081_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4300' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3082_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4313' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4327' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3667' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3700' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4284' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3207_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4342' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3668' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4247' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3086_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4274' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3177_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3701' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4217' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3084_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4301' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3085_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4332' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3669' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3702' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4285' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3210_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4343' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3670' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4248' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3089_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4259' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3125_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4264' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3143_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4239' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3150_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4236' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3141_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4230' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3123_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3703' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4218' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3087_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4302' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3088_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4314' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4320' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4323' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3671' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3704' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4286' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3213_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4344' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3672' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4249' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3092_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4275' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3180_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3705' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4219' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3090_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4303' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3091_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4333' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3673' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3706' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4287' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3216_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4345' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3674' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4250' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3095_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4260' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3128_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4270' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3165_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4231' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3126_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3707' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4220' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3093_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4304' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3094_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4315' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4328' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3675' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3708' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4288' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3219_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4346' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3676' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4251' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3098_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4276' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3183_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3709' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4221' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3096_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4305' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3097_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4334' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3677' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3710' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4289' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3222_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4347' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3678' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4252' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3101_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4261' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3131_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4265' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3146_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4268' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3159_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4237' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3144_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4232' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3129_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3711' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4222' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3099_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4306' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3100_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4316' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4321' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4326' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3679' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3712' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4290' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3225_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4348' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3680' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4253' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3104_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4277' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3186_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3713' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4223' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3102_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4307' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3103_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4335' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3681' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3714' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4291' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3228_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4349' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3682' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4254' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3107_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4262' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3134_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4271' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3168_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4233' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3132_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3715' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4224' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3105_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4308' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3106_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4317' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4329' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3683' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3716' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4292' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3231_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4350' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3684' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4255' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3110_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4278' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3189_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3717' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4225' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3108_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4309' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4336' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3685' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3718' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4293' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3234_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4351' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3686' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4256' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3113_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4263' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3137_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4266' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3149_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4267' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3155_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4241' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3156_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4240' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3153_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4238' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3147_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4234' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3135_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3719' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4226' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3111_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4310' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4318' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4322' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4324' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3154_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4325' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$127.$auto$alumacc.cc:484:replace_alu$2733 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3687' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$127.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [32] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5077' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5045' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5076' (1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5044' (101) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5012' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4980' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5553' (?1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:212$3064_Y = \num_mem [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5637' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4360' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4358' (01?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$procmux$243_Y = $logic_and$fifo.v:376$173_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4502' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4500 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4503' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4500 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4504' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4500 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4505' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4500 [3] = \num_mem [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4359' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5078' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5046' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5013' (?1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [1] = \num_mem [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4361' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5079' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5047' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5014' (?1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [2] = \num_mem [2]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4362' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5080' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5048' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5015' (?1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [3] = \num_mem [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4363' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4482' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4476 [4] = \num_mem [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4478' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4476 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4479' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4476 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4481' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4476 [3] = \num_mem [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4819' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4851' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4883' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [1] = \wr_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4818' (1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4850' (100) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4786' (?1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [0] = \wr_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5411' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:212$3064_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5495' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [0] = \wr_ptr [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4365' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4914' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [0] = $techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4364' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5141' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5173' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5205' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [1] = \rd_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5140' (1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5172' (100) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5108' (?1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [0] = \rd_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5695' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:212$3064_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5779' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [0] = \rd_ptr [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4376' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5236' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [0] = $techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4375' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4409' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4403 [4] = \num_mem [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4405' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4403 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4406' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4403 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4427' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4421 [4] = \num_mem [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4424' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4421 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4445' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4439 [4] = \num_mem [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4441' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4439 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4463' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4457 [4] = \num_mem [4]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4543' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4530' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4531' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4532' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4533' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4534' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4535' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4755' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4723' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4659' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [1] = \num_mem [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4754' (1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4722' (100) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4690' (?1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5269' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:212$3064_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5353' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4399' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4625' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [0] = $techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4398' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4756' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4724' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4660' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [2] = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4691' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5354' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [1] = $techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3066_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4400' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4757' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4725' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4661' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [3] = \num_mem [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4692' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5396' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [2] = $techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3192_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4401' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4758' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4726' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4662' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [4] = \num_mem [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4693' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5271' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3069_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5355' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3070_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5370' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [3] = $techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3114_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4402' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4539' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4544' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4545' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4546' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4547' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4548' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4549' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4567' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4568' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4569' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4570' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4564' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4565' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4574' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4575' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4759' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4727' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4663' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4694' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5397' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [4] = $techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3195_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4630' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [5] = $techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3195_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4760' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4728' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4664' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5302' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3074_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5331' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3171_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4695' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5272' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3072_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5356' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3073_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5389' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4631' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4761' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4729' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4665' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4696' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5340' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3198_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5398' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4632' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4762' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4730' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4666' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5303' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3077_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5316' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3119_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5294' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3138_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5287' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3117_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4697' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5273' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3075_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5357' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3076_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5371' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5378' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4633' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4763' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4731' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4667' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4698' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5341' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3201_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5399' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4634' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4764' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4732' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4668' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5304' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3080_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5332' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3174_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4699' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5274' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3078_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5358' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3079_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5390' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4635' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4765' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4733' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4669' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4700' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5342' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3204_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5400' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4636' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4766' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4734' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4670' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5305' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3083_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5317' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3122_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5328' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3162_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5288' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3120_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4701' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5275' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3081_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5359' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3082_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5372' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5386' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4637' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4767' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4735' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4671' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4702' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5343' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3207_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5401' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4638' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4768' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4736' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4672' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5306' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3086_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5333' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3177_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4703' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5276' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3084_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5360' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3085_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5391' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4639' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4769' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4737' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4673' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4704' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5344' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3210_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5402' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4640' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4770' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4738' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4674' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5307' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3089_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5318' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3125_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5323' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3143_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5298' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3150_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5295' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3141_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5289' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3123_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4705' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5277' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3087_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5361' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3088_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5373' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5379' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5382' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4641' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4771' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4739' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4675' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4706' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5345' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3213_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5403' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4642' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4772' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4740' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4676' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5308' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3092_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5334' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3180_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4707' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5278' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3090_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5362' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3091_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5392' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4643' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4773' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4741' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4677' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4708' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5346' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3216_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5404' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4644' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4774' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4742' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4678' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5309' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3095_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5319' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3128_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5329' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3165_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5290' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3126_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4709' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5279' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3093_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5363' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3094_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5374' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5387' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4645' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4775' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4743' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4679' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4710' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5347' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3219_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5405' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4646' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4776' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4744' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4680' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5310' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3098_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5335' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3183_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4711' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5280' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3096_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5364' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3097_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5393' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4647' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4777' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4745' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4681' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4712' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5348' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3222_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5406' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4648' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4778' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4746' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4682' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5311' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3101_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5320' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3131_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5324' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3146_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5327' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3159_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5296' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3144_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5291' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3129_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4713' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5281' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3099_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5365' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3100_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5375' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5380' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5385' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4649' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4779' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4747' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4683' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4714' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5349' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3225_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5407' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4650' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4780' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4748' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4684' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5312' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3104_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5336' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3186_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4715' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5282' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3102_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5366' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3103_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5394' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4651' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4781' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4749' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4685' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4716' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5350' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3228_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5408' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4652' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4782' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4750' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4686' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5313' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3107_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5321' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3134_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5330' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3168_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5292' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3132_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4717' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5283' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3105_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5367' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3106_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5376' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5388' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4653' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4783' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4751' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4687' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4718' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5351' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3231_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5409' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4654' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4784' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4752' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4688' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5314' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3110_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5337' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3189_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4719' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5284' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3108_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5368' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5395' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4655' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4785' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$not$<techmap.v>:258$4620_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4753' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$ternary$<techmap.v>:258$4621_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4689' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4720' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5352' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:229$3234_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5410' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4656' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5315' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3113_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5322' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3137_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5325' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3149_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5326' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:222$3155_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5300' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3156_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5299' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3153_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5297' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3147_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5293' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3135_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4721' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$and$<techmap.v>:260$4622_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5285' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$and$<techmap.v>:221$3111_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5369' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5377' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5381' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5383' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.lcu.$or$<techmap.v>:221$3154_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5384' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$161.$auto$alumacc.cc:484:replace_alu$4496 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4657' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:263$4624_Y [32] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4787' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [1] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4820' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4852' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4788' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4821' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4853' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4789' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4822' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4854' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4790' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4823' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4855' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4791' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4824' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4856' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4792' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4825' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4857' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4793' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4826' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4858' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4794' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4827' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4859' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4795' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4828' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4860' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4796' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4829' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4861' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4797' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4830' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4862' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4798' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4831' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4863' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4799' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4832' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4864' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4800' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4833' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4865' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4801' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4834' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4866' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4802' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4835' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4867' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4803' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4836' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4868' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4804' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4837' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4869' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4805' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4838' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4870' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4806' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4839' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4871' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4807' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4840' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4872' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4808' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4841' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4873' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4809' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4842' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4874' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4810' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4843' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4875' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4811' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4844' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4876' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4812' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4845' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4877' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4813' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4846' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4878' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4814' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4847' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4879' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4815' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4848' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4880' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4816' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4849' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4881' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4817' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4884' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4885' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4886' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4887' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4888' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4889' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4890' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4891' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4892' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4893' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4894' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4895' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4896' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4897' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4898' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4899' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4900' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4901' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4902' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4903' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4904' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4905' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4906' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4907' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4908' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4909' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4910' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4911' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4912' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4913' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5496' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [1] = $techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3066_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4916' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [2] = $techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3066_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5480' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3192_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5538' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4917' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5443' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3071_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5428' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3114_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5413' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3069_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5497' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3070_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5512' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4918' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5481' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3195_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5539' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4919' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5444' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3074_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5473' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3171_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5414' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3072_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5498' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3073_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5531' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4920' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5482' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3198_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5540' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4921' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5445' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3077_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5458' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3119_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5436' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3138_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5429' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3117_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5415' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3075_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5499' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3076_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5513' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5520' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4922' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5483' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3201_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5541' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4923' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5446' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3080_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5474' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3174_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5416' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3078_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5500' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3079_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5532' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4924' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5484' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3204_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5542' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4925' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5447' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3083_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5459' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3122_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5470' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3162_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5430' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3120_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5417' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3081_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5501' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3082_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5514' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5528' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4926' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5485' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3207_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5543' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4927' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5448' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3086_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5475' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3177_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5418' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3084_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5502' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3085_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5533' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4928' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5486' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3210_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5544' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4929' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5449' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3089_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5460' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3125_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5465' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3143_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5440' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3150_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5437' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3141_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5431' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3123_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5419' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3087_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5503' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3088_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5515' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5521' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5524' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4930' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5487' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3213_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5545' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4931' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5450' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3092_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5476' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3180_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5420' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3090_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5504' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3091_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5534' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4932' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5488' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3216_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5546' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4933' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5451' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3095_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5461' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3128_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5471' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3165_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5432' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3126_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5421' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3093_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5505' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3094_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5516' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5529' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4934' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5489' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3219_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5547' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4935' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5452' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3098_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5477' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3183_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5422' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3096_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5506' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3097_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5535' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4936' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5490' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3222_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5548' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4937' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5453' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3101_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5462' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3131_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5466' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3146_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5469' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3159_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5438' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3144_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5433' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3129_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5423' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3099_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5507' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3100_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5517' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5522' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5527' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4938' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5491' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3225_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5549' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4939' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5454' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3104_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5478' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3186_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5424' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3102_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5508' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3103_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5536' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4940' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5492' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3228_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5550' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4941' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5455' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3107_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5463' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3134_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5472' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3168_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5434' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3132_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5425' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3105_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5509' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3106_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5518' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5530' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4942' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5493' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3231_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5551' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4943' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5456' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3110_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5479' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3189_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5426' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3108_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5510' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5537' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4944' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5494' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3234_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5552' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4945' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5457' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3113_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5464' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3137_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5467' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3149_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5468' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3155_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5442' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3156_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5441' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3153_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5439' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3147_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5435' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3135_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5427' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3111_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5511' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5519' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5523' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5525' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3154_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5526' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$162.$auto$alumacc.cc:484:replace_alu$2733 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4946' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$162.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [32] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5081' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5049' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [5] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4985' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5016' (?1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [4] = \num_mem [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5082' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5050' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [6] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4986' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5586' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3074_Y = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5017' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5556' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3072_Y = \num_mem [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5640' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3073_Y = \num_mem [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5083' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5051' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [7] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4987' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5018' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5624' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3198_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [5]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5682' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [6] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [5]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5084' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5052' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [8] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4988' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5587' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3077_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5600' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3119_Y = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5571' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3117_Y = \num_mem [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5019' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5557' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3075_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5641' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3076_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5655' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3118_Y = \num_mem [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5085' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5053' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4989' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5020' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5625' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3201_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5683' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [8] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5086' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5054' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4990' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5588' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3080_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5616' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3174_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5021' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5558' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3078_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5642' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3079_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5674' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [9] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5087' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5055' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4991' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5022' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5626' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3204_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5684' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [10] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5088' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5056' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4992' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5589' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3083_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5601' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3122_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5612' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3162_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5572' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3120_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5023' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5559' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3081_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5643' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3082_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5656' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5670' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [11] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5089' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5057' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4993' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5024' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5627' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3207_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5685' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [12] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5090' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5058' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4994' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5590' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3086_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5617' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3177_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5025' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5560' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3084_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5644' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3085_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5675' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [13] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5091' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5059' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4995' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5026' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5628' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3210_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5686' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [14] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5092' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5060' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4996' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [16] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5591' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3089_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5602' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3125_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5607' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3143_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5582' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3150_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5579' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3141_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5573' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3123_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5027' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5561' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3087_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5645' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3088_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5657' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5663' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5666' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [15] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5093' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5061' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4997' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5028' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5629' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3213_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5687' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [16] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5094' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5062' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4998' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [18] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5592' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3092_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5618' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3180_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5029' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5562' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3090_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5646' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3091_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5676' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [17] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5095' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5063' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4999' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5030' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5630' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3216_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5688' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [18] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5096' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5064' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5000' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [20] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5593' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3095_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5603' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3128_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5613' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3165_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5574' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3126_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5031' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5563' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3093_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5647' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3094_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5658' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5671' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [19] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5097' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5065' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5001' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5032' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5631' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3219_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5689' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [20] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5098' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5066' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5002' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [22] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5594' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3098_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5619' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3183_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5033' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5564' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3096_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5648' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3097_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5677' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [21] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5099' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5067' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5003' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5034' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5632' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3222_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5690' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [22] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5100' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5068' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5004' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [24] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5595' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3101_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5604' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3131_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5608' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3146_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5611' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3159_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5580' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3144_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5575' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3129_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5035' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5565' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3099_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5649' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3100_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5659' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5664' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5669' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [23] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5101' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5069' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5005' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5036' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5633' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3225_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5691' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [24] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5102' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5070' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5006' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [26] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5596' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3104_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5620' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3186_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5037' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5566' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3102_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5650' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3103_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5678' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [25] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5103' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5071' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5007' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5038' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5634' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3228_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5692' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [26] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5104' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5072' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5008' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [28] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5597' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3107_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5605' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3134_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5614' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3168_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5576' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3132_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5039' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5567' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3105_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5651' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3106_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5660' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5672' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [27] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5105' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5073' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5009' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5040' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5635' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3231_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5693' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [28] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5106' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5074' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5010' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [30] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5598' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3110_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5621' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3189_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5041' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5568' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3108_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5652' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5679' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [29] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5107' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$not$<techmap.v>:258$4620_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5075' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$ternary$<techmap.v>:258$4621_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5011' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5042' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5636' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3234_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5694' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [30] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5599' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3113_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5606' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3137_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5609' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3149_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5610' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:222$3155_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5584' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3156_Y = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5583' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3153_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5581' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3147_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5577' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3135_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5043' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$and$<techmap.v>:260$4622_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5569' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3111_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5653' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5661' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5665' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5667' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$or$<techmap.v>:221$3154_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5668' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [31] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4979' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [32] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5109' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [1] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5142' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5174' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5110' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5143' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5175' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5111' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5144' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5176' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5112' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5145' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5177' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5113' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5146' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5178' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5114' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5147' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5179' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5115' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5148' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5180' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5116' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5149' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5181' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5117' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5150' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5182' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5118' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5151' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5183' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5119' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5152' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5184' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5120' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5153' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5185' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5121' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5154' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5186' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5122' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5155' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5187' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5123' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5156' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5188' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5124' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5157' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5189' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5125' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5158' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5190' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5126' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5159' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5191' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5127' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5160' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5192' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5128' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5161' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5193' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5129' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5162' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5194' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5130' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5163' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5195' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5131' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5164' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5196' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5132' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5165' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5197' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5133' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5166' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5198' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5134' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5167' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5199' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5135' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5168' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5200' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5136' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5169' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5201' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5137' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5170' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5202' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5138' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5171' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$not$<techmap.v>:258$2894_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5203' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$ternary$<techmap.v>:258$2895_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5139' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$and$<techmap.v>:260$2896_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5206' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5207' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5208' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5209' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5210' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5211' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5212' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5213' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5214' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5215' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5216' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5217' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5218' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5219' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5220' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5221' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5222' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5223' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5224' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5225' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5226' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5227' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5228' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5229' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5230' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5231' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5232' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5233' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5234' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5235' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:262$2897_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5780' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [1] = $techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3066_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5238' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [2] = $techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3066_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5764' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3192_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5822' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5239' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5727' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3071_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5712' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3114_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5697' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3069_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5781' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3070_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5796' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5240' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5765' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3195_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5823' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5241' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5728' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3074_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5757' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3171_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5698' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3072_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5782' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3073_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5815' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5242' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5766' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3198_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5824' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5243' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5729' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3077_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5742' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3119_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5720' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3138_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5713' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3117_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5699' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3075_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5783' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3076_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5797' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5804' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5244' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5767' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3201_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5825' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5245' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5730' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3080_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5758' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3174_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5700' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3078_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5784' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3079_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5816' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5246' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5768' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3204_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5826' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5247' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5731' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3083_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5743' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3122_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5754' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3162_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5714' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3120_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5701' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3081_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5785' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3082_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5798' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5812' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5248' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5769' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3207_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5827' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5249' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5732' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3086_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5759' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3177_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5702' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3084_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5786' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3085_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5817' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5250' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5770' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3210_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5828' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5251' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5733' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3089_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5744' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3125_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5749' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3143_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5724' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3150_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5721' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3141_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5715' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3123_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5703' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3087_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5787' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3088_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5799' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5805' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5808' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5252' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5771' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3213_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5829' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5253' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5734' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3092_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5760' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3180_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5704' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3090_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5788' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3091_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5818' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5254' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5772' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3216_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5830' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5255' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5735' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3095_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5745' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3128_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5755' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3165_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5716' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3126_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5705' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3093_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5789' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3094_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5800' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5813' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5256' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5773' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3219_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5831' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5257' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5736' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3098_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5761' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3183_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5706' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3096_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5790' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3097_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5819' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5258' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5774' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3222_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5832' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5259' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5737' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3101_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5746' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3131_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5750' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3146_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5753' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3159_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5722' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3144_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5717' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3129_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5707' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3099_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5791' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3100_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5801' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5806' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5811' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5260' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5775' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3225_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5833' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5261' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5738' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3104_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5762' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3186_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5708' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3102_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5792' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3103_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5820' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5262' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5776' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3228_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5834' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5263' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5739' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3107_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5747' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3134_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5756' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3168_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5718' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3132_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5709' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3105_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5793' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3106_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5802' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5814' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5264' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5777' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3231_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5835' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5265' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5740' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3110_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5763' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3189_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5710' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3108_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5794' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5821' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5266' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5778' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:229$3234_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5836' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5267' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5741' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3113_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5748' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3137_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5751' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3149_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5752' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:222$3155_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5726' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3156_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5725' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3153_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5723' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3147_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5719' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3135_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5711' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$and$<techmap.v>:221$3111_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5795' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5803' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5807' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5809' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.lcu.$or$<techmap.v>:221$3154_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5810' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$165.$auto$alumacc.cc:484:replace_alu$2733 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5268' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$165.$auto$alumacc.cc:470:replace_alu$2731.$xor$<techmap.v>:263$2898_Y [32] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5839' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5837 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5841' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5837 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5853' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5850 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5866' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5863 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5867' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5863 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5880' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5876 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5895' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5893 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5896' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5893 [1] = \num_mem [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6445' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6477' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6444' (1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6476' (101) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6412' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6508' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7018' (?1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:212$3064_Y = \num_mem [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7102' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5918' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5915' (01?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$procmux$1434_Y = $logic_and$fifo.v:365$207_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5917' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6446' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6478' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6413' (?1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [1] = \num_mem [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5919' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6123' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6155' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6187' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [1] = \num_mem [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6122' (1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6154' (100) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6090' (?1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6734' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:212$3064_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6818' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5924' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6218' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [0] = $techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5923' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6124' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6156' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6188' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [2] = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6091' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6819' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [1] = $techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3066_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5925' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6703' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6671' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6607' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [1] = \rd_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6702' (1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6670' (100) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6638' (?1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [0] = \rd_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7160' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:212$3064_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7244' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [0] = \rd_ptr [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5936' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6573' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [0] = $techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5935' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6704' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6672' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6608' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [2] = \rd_ptr [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6639' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7245' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [1] = $techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3066_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5937' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6705' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6673' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6609' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [3] = \rd_ptr [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6640' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7287' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [2] = $techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3192_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5938' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6381' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6349' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6285' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [1] = \wr_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6380' (1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6348' (100) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6316' (?1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [0] = \wr_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6876' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:212$3064_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6960' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [0] = \wr_ptr [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5956' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6251' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [0] = $techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5955' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6382' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6350' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6286' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [2] = \wr_ptr [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6317' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6961' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [1] = $techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3066_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5957' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6383' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6351' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6287' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [3] = \wr_ptr [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6318' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7003' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [2] = $techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3192_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5958' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5971' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5972' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5973' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5974' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5986' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5987' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5988' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5976' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5977' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5978' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5982' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6014' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6015' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6016' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5989' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5990' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5991' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6018' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6019' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6020' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6021' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6022' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6023' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6027' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6028' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6092' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6125' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6157' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6093' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6126' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6158' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6094' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6127' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6159' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6095' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6128' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6160' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6096' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6129' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6161' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6097' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6130' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6162' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6098' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6131' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6163' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6099' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6132' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6164' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6100' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6133' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6165' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6101' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6134' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6166' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6102' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6135' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6167' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6103' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6136' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6168' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6104' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6137' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6169' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6105' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6138' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6170' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6106' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6139' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6171' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6107' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6140' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6172' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6108' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6141' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6173' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6109' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6142' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6174' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6110' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6143' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6175' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6111' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6144' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6176' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6112' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6145' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6177' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6113' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6146' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6178' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6114' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6147' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6179' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6115' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6148' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6180' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6116' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6149' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6181' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6117' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6150' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6182' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6118' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6151' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6183' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6119' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6152' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6184' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6120' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6153' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$not$<techmap.v>:258$2889_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6185' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$ternary$<techmap.v>:258$2890_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6121' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$and$<techmap.v>:260$2891_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6189' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6190' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6191' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6192' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6193' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6194' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6195' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6196' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6197' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6198' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6199' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6200' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6201' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6202' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6203' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6204' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6205' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6206' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6207' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6208' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6209' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6210' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6211' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6212' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6213' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6214' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6215' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6216' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6217' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6861' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [2] = $techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3192_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6221' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [3] = $techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3192_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6766' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3071_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6751' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3114_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6736' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3069_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6820' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3070_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6835' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6222' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6804' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3195_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6862' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6223' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6767' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3074_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6796' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3171_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6737' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3072_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6821' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3073_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6854' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6224' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6805' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3198_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6863' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6225' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6768' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3077_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6781' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3119_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6759' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3138_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6752' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3117_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6738' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3075_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6822' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3076_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6836' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6843' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6226' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6806' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3201_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6864' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6227' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6769' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3080_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6797' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3174_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6739' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3078_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6823' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3079_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6855' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6228' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6807' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3204_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6865' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6229' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6770' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3083_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6782' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3122_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6793' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3162_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6753' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3120_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6740' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3081_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6824' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3082_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6837' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6851' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6230' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6808' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3207_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6866' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6231' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6771' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3086_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6798' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3177_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6741' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3084_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6825' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3085_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6856' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6232' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6809' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3210_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6867' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6233' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6772' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3089_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6783' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3125_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6788' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3143_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6763' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3150_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6760' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3141_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6754' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3123_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6742' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3087_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6826' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3088_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6838' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6844' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6847' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6234' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6810' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3213_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6868' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6235' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6773' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3092_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6799' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3180_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6743' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3090_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6827' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3091_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6857' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6236' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6811' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3216_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6869' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6237' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6774' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3095_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6784' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3128_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6794' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3165_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6755' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3126_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6744' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3093_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6828' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3094_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6839' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6852' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6238' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6812' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3219_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6870' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6239' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6775' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3098_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6800' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3183_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6745' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3096_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6829' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3097_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6858' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6240' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6813' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3222_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6871' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6241' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6776' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3101_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6785' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3131_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6789' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3146_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6792' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3159_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6761' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3144_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6756' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3129_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6746' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3099_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6830' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3100_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6840' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6845' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6850' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6242' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6814' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3225_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6872' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6243' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6777' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3104_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6801' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3186_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6747' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3102_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6831' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3103_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6859' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6244' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6815' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3228_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6873' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6245' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6778' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3107_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6786' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3134_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6795' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3168_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6757' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3132_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6748' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3105_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6832' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3106_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6841' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6853' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6246' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6816' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3231_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6874' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6247' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6779' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3110_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6802' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3189_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6749' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3108_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6833' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6860' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6248' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6817' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:229$3234_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6875' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6249' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6780' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3113_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6787' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3137_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6790' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3149_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6791' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:222$3155_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6765' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3156_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6764' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3153_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6762' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3147_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6758' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3135_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6750' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$and$<techmap.v>:221$3111_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6834' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6842' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6846' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6848' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.lcu.$or$<techmap.v>:221$3154_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6849' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$195.$auto$alumacc.cc:484:replace_alu$2730 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6250' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:263$2893_Y [32] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6384' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6352' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6288' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6319' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6878' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3069_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6962' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3070_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6977' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [3] = $techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3114_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6255' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [4] = $techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3114_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6385' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6353' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6289' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6320' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6946' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3195_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7004' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6256' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6386' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6354' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6290' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6909' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3074_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6938' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3171_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6321' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6879' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3072_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6963' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3073_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6996' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6257' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6387' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6355' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6291' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6322' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6947' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3198_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7005' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6258' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6388' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6356' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6292' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6910' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3077_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6923' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3119_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6901' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3138_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6894' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3117_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6323' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6880' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3075_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6964' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3076_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6978' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6985' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6259' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6389' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6357' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6293' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6324' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6948' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3201_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7006' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6260' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6390' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6358' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6294' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6911' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3080_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6939' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3174_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6325' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6881' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3078_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6965' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3079_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6997' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6261' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6391' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6359' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6295' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6326' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6949' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3204_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7007' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6262' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6392' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6360' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6296' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6912' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3083_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6924' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3122_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6935' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3162_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6895' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3120_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6327' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6882' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3081_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6966' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3082_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6979' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6993' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6263' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6393' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6361' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6297' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6328' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6950' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3207_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7008' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6264' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6394' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6362' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6298' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6913' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3086_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6940' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3177_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6329' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6883' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3084_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6967' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3085_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6998' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6265' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6395' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6363' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6299' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6330' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6951' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3210_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7009' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6266' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6396' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6364' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6300' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6914' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3089_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6925' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3125_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6930' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3143_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6905' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3150_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6902' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3141_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6896' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3123_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6331' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6884' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3087_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6968' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3088_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6980' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6986' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6989' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6267' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6397' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6365' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6301' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6332' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6952' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3213_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7010' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6268' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6398' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6366' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6302' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6915' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3092_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6941' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3180_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6333' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6885' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3090_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6969' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3091_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6999' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6269' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6399' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6367' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6303' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6334' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6953' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3216_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7011' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6270' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6400' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6368' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6304' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6916' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3095_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6926' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3128_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6936' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3165_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6897' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3126_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6335' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6886' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3093_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6970' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3094_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6981' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6994' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6271' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6401' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6369' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6305' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6336' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6954' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3219_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7012' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6272' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6402' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6370' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6306' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6917' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3098_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6942' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3183_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6337' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6887' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3096_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6971' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3097_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7000' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6273' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6403' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6371' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6307' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6338' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6955' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3222_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7013' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6274' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6404' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6372' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6308' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6918' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3101_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6927' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3131_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6931' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3146_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6934' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3159_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6903' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3144_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6898' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3129_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6339' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6888' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3099_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6972' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3100_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6982' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6987' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6992' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6275' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6405' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6373' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6309' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6340' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6956' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3225_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7014' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6276' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6406' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6374' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6310' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6919' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3104_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6943' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3186_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6341' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6889' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3102_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6973' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3103_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7001' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6277' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6407' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6375' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6311' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6342' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6957' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3228_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7015' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6278' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6408' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6376' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6312' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6920' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3107_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6928' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3134_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6937' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3168_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6899' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3132_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6343' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6890' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3105_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6974' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3106_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6983' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6995' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6279' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6409' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6377' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6313' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6344' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6958' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3231_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7016' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6280' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6410' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6378' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6314' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6921' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3110_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6944' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3189_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6345' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6891' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3108_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6975' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7002' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6281' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6411' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6379' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6315' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6346' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6959' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3234_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7017' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6282' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6922' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3113_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6929' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3137_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6932' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3149_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6933' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3155_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6907' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3156_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6906' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3153_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6904' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3147_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6900' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3135_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6347' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6892' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3111_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6976' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6984' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6988' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6990' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3154_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6991' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$196.$auto$alumacc.cc:484:replace_alu$5892 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6283' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$196.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [32] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6414' (?1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [2] = \num_mem [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6447' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6479' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6415' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6448' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6480' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6416' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6449' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6481' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6417' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6450' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6482' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6418' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6451' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6483' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6419' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6452' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6484' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6420' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6453' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6485' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6421' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6454' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6486' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6422' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6455' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6487' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6423' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6456' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6488' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6424' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6457' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6489' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6425' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6458' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6490' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6426' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6459' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6491' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6427' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6460' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6492' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [16] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6428' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6461' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6493' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6429' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6462' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6494' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [18] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6430' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6463' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6495' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6431' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6464' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6496' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [20] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6432' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6465' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6497' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6433' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6466' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6498' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [22] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6434' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6467' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6499' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6435' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6468' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6500' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [24] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6436' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6469' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6501' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6437' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6470' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6502' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [26] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6438' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6471' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6503' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6439' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6472' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6504' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [28] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6440' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6473' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6505' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6441' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6474' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6506' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [30] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6442' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6475' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$not$<techmap.v>:258$2889_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6507' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$ternary$<techmap.v>:258$2890_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6443' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$and$<techmap.v>:260$2891_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6511' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [3] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6512' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [4] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6513' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [5] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6514' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [6] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6515' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [7] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6516' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [8] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6517' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6518' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6519' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6520' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6521' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6522' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6523' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6524' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6525' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6526' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6527' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6528' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6529' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6530' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6531' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6532' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6533' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6534' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6535' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6536' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6537' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6538' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6539' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7050' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3071_Y = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7020' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3069_Y = \num_mem [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7104' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3070_Y = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7088' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3195_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7146' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [4] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7051' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3074_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7080' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3171_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7021' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3072_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7105' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3073_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7138' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [5] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7089' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3198_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7147' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [6] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7052' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3077_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7065' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3119_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7043' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3138_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7036' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3117_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7022' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3075_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7106' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3076_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7120' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7127' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [7] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7090' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3201_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7148' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [8] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7053' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3080_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7081' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3174_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7023' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3078_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7107' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3079_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7139' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [9] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7091' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3204_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7149' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [10] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7054' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3083_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7066' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3122_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7077' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3162_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7037' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3120_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7024' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3081_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7108' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3082_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7121' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7135' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [11] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7092' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3207_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7150' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [12] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7055' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3086_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7082' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3177_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7025' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3084_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7109' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3085_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7140' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [13] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7093' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3210_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7151' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [14] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7056' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3089_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7067' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3125_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7072' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3143_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7047' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3150_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7044' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3141_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7038' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3123_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7026' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3087_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7110' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3088_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7122' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7128' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7131' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [15] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7094' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3213_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7152' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [16] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7057' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3092_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7083' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3180_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7027' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3090_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7111' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3091_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7141' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [17] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7095' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3216_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7153' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [18] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7058' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3095_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7068' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3128_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7078' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3165_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7039' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3126_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7028' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3093_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7112' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3094_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7123' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7136' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [19] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7096' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3219_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7154' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [20] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7059' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3098_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7084' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3183_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7029' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3096_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7113' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3097_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7142' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [21] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7097' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3222_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7155' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [22] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7060' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3101_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7069' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3131_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7073' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3146_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7076' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3159_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7045' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3144_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7040' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3129_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7030' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3099_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7114' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3100_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7124' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7129' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7134' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [23] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7098' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3225_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7156' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [24] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7061' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3104_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7085' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3186_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7031' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3102_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7115' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3103_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7143' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [25] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7099' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3228_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7157' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [26] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7062' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3107_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7070' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3134_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7079' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3168_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7041' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3132_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7032' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3105_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7116' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3106_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7125' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7137' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [27] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7100' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3231_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7158' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [28] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7063' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3110_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7086' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3189_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7033' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3108_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7117' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7144' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [29] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7101' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3234_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7159' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [30] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7064' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3113_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7071' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3137_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7074' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3149_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7075' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:222$3155_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7049' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3156_Y = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7048' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3153_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7046' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3147_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7042' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3135_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7034' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3111_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7118' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7126' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7130' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7132' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$or$<techmap.v>:221$3154_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7133' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [31] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6572' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [32] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6706' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6674' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6610' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6641' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7162' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3069_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7246' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3070_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7261' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [3] = $techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3114_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6577' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [4] = $techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3114_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6707' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6675' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6611' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6642' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7230' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3195_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7288' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6578' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6708' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6676' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6612' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7193' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3074_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7222' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3171_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6643' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7163' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3072_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7247' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3073_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7280' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6579' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6709' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6677' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6613' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6644' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7231' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3198_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7289' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6580' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6710' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6678' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6614' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7194' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3077_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7207' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3119_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7185' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3138_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7178' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3117_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6645' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7164' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3075_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7248' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3076_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7262' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3118_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7269' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6581' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6711' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6679' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6615' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6646' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7232' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3201_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7290' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6582' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6712' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6680' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6616' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7195' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3080_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7223' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3174_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6647' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7165' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3078_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7249' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3079_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7281' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6583' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6713' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6681' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6617' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6648' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7233' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3204_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7291' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6584' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6714' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6682' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6618' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7196' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3083_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7208' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3122_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7219' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3162_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7179' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3120_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6649' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7166' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3081_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7250' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3082_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7263' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3121_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7277' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6585' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6715' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6683' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6619' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6650' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7234' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3207_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7292' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6586' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6716' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6684' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6620' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7197' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3086_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7224' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3177_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6651' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7167' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3084_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7251' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3085_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7282' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6587' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6717' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6685' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6621' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6652' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7235' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3210_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7293' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6588' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6718' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6686' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6622' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7198' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3089_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7209' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3125_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7214' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3143_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7189' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3150_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7186' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3141_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7180' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3123_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6653' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7168' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3087_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7252' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3088_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7264' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3124_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7270' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3142_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7273' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6589' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6719' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6687' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6623' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6654' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7236' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3213_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7294' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6590' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6720' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6688' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6624' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7199' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3092_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7225' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3180_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6655' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7169' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3090_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7253' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3091_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7283' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6591' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6721' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6689' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6625' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6656' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7237' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3216_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7295' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6592' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6722' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6690' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6626' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7200' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3095_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7210' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3128_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7220' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3165_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7181' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3126_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6657' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7170' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3093_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7254' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3094_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7265' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3127_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7278' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6593' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6723' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6691' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6627' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6658' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7238' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3219_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7296' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6594' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6724' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6692' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6628' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7201' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3098_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7226' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3183_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6659' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7171' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3096_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7255' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3097_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7284' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6595' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6725' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6693' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6629' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6660' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7239' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3222_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7297' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6596' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6726' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6694' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6630' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7202' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3101_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7211' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3131_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7215' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3146_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7218' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3159_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7187' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3144_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7182' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3129_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6661' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7172' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3099_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7256' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3100_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7266' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3130_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7271' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3145_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7276' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6597' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6727' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6695' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6631' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6662' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7240' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3225_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7298' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6598' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6728' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6696' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6632' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7203' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3104_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7227' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3186_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6663' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7173' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3102_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7257' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3103_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7285' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6599' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6729' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6697' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6633' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6664' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7241' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3228_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7299' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6600' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6730' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6698' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6634' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7204' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3107_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7212' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3134_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7221' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3168_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7183' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3132_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6665' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7174' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3105_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7258' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3106_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7267' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3133_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7279' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6601' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6731' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6699' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6635' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6666' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7242' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3231_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7300' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6602' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6732' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6700' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6636' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7205' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3110_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7228' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3189_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6667' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7175' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3108_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7259' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3109_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7286' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6603' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6733' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$not$<techmap.v>:258$6085_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6701' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$ternary$<techmap.v>:258$6086_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6637' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:262$6088_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6668' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7243' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:229$3234_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7301' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6604' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7206' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3113_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7213' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3137_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7216' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3149_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7217' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:222$3155_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7191' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3156_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7190' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3153_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7188' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3147_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7184' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3135_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6669' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$and$<techmap.v>:260$6087_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7176' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$and$<techmap.v>:221$3111_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7260' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3112_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7268' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3136_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7272' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3148_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7274' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.lcu.$or$<techmap.v>:221$3154_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7275' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$199.$auto$alumacc.cc:484:replace_alu$5892 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6605' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$199.$auto$alumacc.cc:470:replace_alu$5890.$xor$<techmap.v>:263$6089_Y [32] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2370' (01?) in module `\Demux_D0_D1' with constant driver `$procmux$965_Y = \selectorL1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2510' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2511' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2512' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2513' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2514' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2515' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2516' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2517' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2518' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2519' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2520' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2521' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2522' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2523' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2524' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2525' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [16] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2526' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [17] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2527' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [18] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2528' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [19] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2529' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [20] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2530' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [21] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2531' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [22] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2532' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [23] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2533' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [24] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2534' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [25] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2535' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [26] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2536' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [27] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2537' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2538' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2539' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2540' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$80_Y [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2544' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2543' (01?) in module `\PCIE_trans' with constant driver `\pop_MF = $and$PCIE_trans.v:216$82_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2545' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2546' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2547' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2548' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2549' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2550' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2551' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2552' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2553' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2554' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2555' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2556' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2557' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2558' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2559' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [16] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2560' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [17] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2561' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [18] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2562' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [19] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2563' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [20] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2564' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [21] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2565' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [22] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2566' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [23] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2567' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [24] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2568' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [25] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2569' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [26] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2570' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [27] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2571' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2572' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2573' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2574' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$83_Y [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2439' (01?) in module `\demux' with constant driver `$procmux$899_Y = \selectorL1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2130' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2126 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2131' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2126 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2129' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2126 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2132' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2126 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2095' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2090 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2094' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2090 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2092' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2090 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2096' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2090 [4] = \state [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2249' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$and$<techmap.v>:434$2111_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2268' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2116_Y = $techmap$procmux$1143.$and$<techmap.v>:434$2110_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2251' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$and$<techmap.v>:434$2111_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2272' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2118_Y = $techmap$procmux$1143.$and$<techmap.v>:434$2110_Y [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2252' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$and$<techmap.v>:434$2111_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2274' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2119_Y = $techmap$procmux$1143.$and$<techmap.v>:434$2110_Y [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2253' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$and$<techmap.v>:434$2111_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2276' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2120_Y = $techmap$procmux$1143.$and$<techmap.v>:434$2110_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2046' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2040 [4] = \state [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2044' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2040 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2043' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2040 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2042' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2040 [0] = \state [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2250' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$and$<techmap.v>:434$2111_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2270' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2117_Y = $techmap$procmux$1143.$and$<techmap.v>:434$2110_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2063' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2058 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2060' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2058 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2061' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2058 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2064' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2058 [4] = \state [4]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1988' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1987' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1986' in module `fsmControl'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1995' (00?) in module `\fsmControl' with constant driver `$procmux$1083_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2199' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1063.$and$<techmap.v>:434$1962_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2025' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2020 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2024' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2020 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2023' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2020 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2022' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2020 [0] = \state [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2211' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1124.$and$<techmap.v>:434$2013_Y = 1'0'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2038' in module `fsmControl'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2213' (0?) in module `\fsmControl' with constant driver `$techmap$procmux$1124.$reduce_or$<techmap.v>:441$2015_Y = $techmap$procmux$1124.$and$<techmap.v>:434$2014_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1994' (00?) in module `\fsmControl' with constant driver `$procmux$1083_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2198' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1063.$and$<techmap.v>:434$1962_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2254' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$and$<techmap.v>:434$2111_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2278' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2121_Y = $techmap$procmux$1143.$and$<techmap.v>:434$2110_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1997' (00?) in module `\fsmControl' with constant driver `$procmux$1083_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2201' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1063.$and$<techmap.v>:434$1962_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2257' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$and$<techmap.v>:434$2111_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2284' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2124_Y = $techmap$procmux$1143.$and$<techmap.v>:434$2110_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1998' (01?) in module `\fsmControl' with constant driver `$procmux$1083_Y [4] = $ne$fsm_Control.v:111$51_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2204' (1?) in module `\fsmControl' with constant driver `$techmap$procmux$1063.$and$<techmap.v>:434$1963_Y [1] = $procmux$1086_CMP'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2290' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1108.$and$<techmap.v>:434$2013_Y = 1'0'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2017' in module `fsmControl'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2292' (0?) in module `\fsmControl' with constant driver `$techmap$procmux$1108.$reduce_or$<techmap.v>:441$2015_Y = $techmap$procmux$1108.$and$<techmap.v>:434$2014_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2203' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1063.$and$<techmap.v>:434$1963_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2246' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$and$<techmap.v>:434$2111_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2262' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2113_Y = $techmap$procmux$1143.$and$<techmap.v>:434$2110_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2205' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1063.$and$<techmap.v>:434$1963_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2206' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1063.$and$<techmap.v>:434$1963_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2245' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$and$<techmap.v>:434$2111_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2260' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2112_Y = $techmap$procmux$1143.$and$<techmap.v>:434$2110_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2207' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1063.$and$<techmap.v>:434$1963_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2247' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$and$<techmap.v>:434$2111_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2264' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2114_Y = $techmap$procmux$1143.$and$<techmap.v>:434$2110_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2248' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$and$<techmap.v>:434$2111_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2266' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2115_Y = $techmap$procmux$1143.$and$<techmap.v>:434$2110_Y [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1973' in module `fsmControl'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1951' (01?) in module `\fsmControl' with constant driver `$procmux$1058_Y [4] = \reset_L'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2328' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1063.$reduce_or$<techmap.v>:441$1968_Y = $auto$simplemap.cc:127:simplemap_reduce$2325'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1972' in module `fsmControl'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1950' (00?) in module `\fsmControl' with constant driver `$procmux$1058_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1955' (00?) in module `\fsmControl' with constant driver `$procmux$1061_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2186' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1063.$and$<techmap.v>:434$1959_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2330' (0?) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2329 [0] = $techmap$procmux$1063.$and$<techmap.v>:434$1960_Y [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1970' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1984' in module `fsmControl'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2258' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$and$<techmap.v>:434$2111_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2286' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2125_Y = $techmap$procmux$1143.$and$<techmap.v>:434$2110_Y [13]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2256' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$and$<techmap.v>:434$2111_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2282' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2123_Y = $techmap$procmux$1143.$and$<techmap.v>:434$2110_Y [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2255' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$and$<techmap.v>:434$2111_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2280' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1143.$reduce_or$<techmap.v>:441$2122_Y = $techmap$procmux$1143.$and$<techmap.v>:434$2110_Y [10]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1969' in module `fsmControl'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2300' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1100.$and$<techmap.v>:434$2014_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2303' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2301 [1] = $techmap$procmux$1063.$and$<techmap.v>:434$1961_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2307' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1063.$reduce_or$<techmap.v>:441$1964_Y = $auto$simplemap.cc:127:simplemap_reduce$2304'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1948' (00?) in module `\fsmControl' with constant driver `$procmux$1058_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1953' (00?) in module `\fsmControl' with constant driver `$procmux$1061_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2184' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1063.$and$<techmap.v>:434$1959_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2309' (0?) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2308 [0] = $techmap$procmux$1063.$and$<techmap.v>:434$1960_Y [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1985' in module `fsmControl'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2310' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2308 [1] = $techmap$procmux$1063.$and$<techmap.v>:434$1961_Y [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1971' in module `fsmControl'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1949' (00?) in module `\fsmControl' with constant driver `$procmux$1058_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1954' (00?) in module `\fsmControl' with constant driver `$procmux$1061_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2185' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1063.$and$<techmap.v>:434$1959_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2316' (0?) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2315 [0] = $techmap$procmux$1063.$and$<techmap.v>:434$1960_Y [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2321' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1063.$reduce_or$<techmap.v>:441$1966_Y = $auto$simplemap.cc:127:simplemap_reduce$2318'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2331' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2329 [1] = $techmap$procmux$1063.$and$<techmap.v>:434$1961_Y [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2335' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1063.$reduce_or$<techmap.v>:441$1967_Y = $auto$simplemap.cc:127:simplemap_reduce$2332'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2299' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1100.$reduce_or$<techmap.v>:441$2015_Y = $techmap$procmux$1100.$and$<techmap.v>:434$2013_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2038' (01?) in module `\fsmControl' with constant driver `$procmux$1127_Y = $auto$simplemap.cc:168:logic_reduce$1915'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2362' (01?) in module `\mux' with constant driver `\selectorL1 = $logic_and$mux.v:15$55_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2341' (01?) in module `\mux' with constant driver `$procmux$1030_Y = $logic_and$mux.v:32$60_Y'.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7986' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [29] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7986' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7971' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [14] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7971' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7974' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7974' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7968' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [11] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7968' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7985' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [28] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7985' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7976' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [19] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7976' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7961' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [4] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7961' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7973' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [16] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7973' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7969' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [12] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7969' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7987' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [30] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7987' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7988' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [31] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7988' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7962' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [5] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7962' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7957' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7603'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [0] = $techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7957' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7963' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [6] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7963' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7983' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [26] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7983' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7966' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [9] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7966' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7977' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [20] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7977' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7975' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [18] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7975' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7967' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7967' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7981' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [24] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7981' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8504' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8452'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3192_Y = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3114_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8504' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7979' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [22] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7979' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7965' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [8] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7965' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7363' is identical to cell `$auto$simplemap.cc:177:logic_reduce$7370'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7362 = $auto$simplemap.cc:168:logic_reduce$7369
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7363' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7970' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [13] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7970' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7359' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7927'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7355 [2] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7359' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7344' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7926'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7341 [1] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7344' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7343' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7603'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7341 [0] = $techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7343' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7984' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [27] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7984' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7330' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7603'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7328 [0] = $techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7330' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7317' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7603'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7315 [0] = $techmap$techmap$add$fifo.v:339$229.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7317' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7319' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7927'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7315 [2] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7319' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7305' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7926'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7302 [1] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7305' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8562' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8536'.
    Redirecting output \Y: $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [2] = $techmap$sub$fifo.v:348$232.$auto$alumacc.cc:484:replace_alu$2736 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8562' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7964' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [7] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7964' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7980' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [23] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7980' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7972' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [15] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7972' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$7415' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$7367'.
    Redirecting output \Y: $procmux$1209_Y = $eq$fifo.v:109$216_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$7415' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$7426' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$7373'.
    Redirecting output \Y: $procmux$1254_Y = $eq$fifo.v:203$218_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$7426' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$7430' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$7327'.
    Redirecting output \Y: $procmux$1224_Y = $eq$fifo.v:118$217_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$7430' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$7450' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$7353'.
    Redirecting output \Y: $procmux$1281_Y = $eq$fifo.v:101$215_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$7450' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$7463' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$7340'.
    Redirecting output \Y: $procmux$1391_Y = $eq$fifo.v:212$219_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$7463' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7982' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [25] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7982' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7960' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [3] = $techmap$techmap$sub$fifo.v:348$232.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7960' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7323' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7336'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7322 = $auto$simplemap.cc:127:simplemap_reduce$7335
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7323' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3505' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [11] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3505' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4137' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4085'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3192_Y = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3114_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4137' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3494' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2899'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [0] = $techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3494' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3525' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [31] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3525' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3508' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [14] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3508' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3514' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [20] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3514' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3515' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3515' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3523' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [29] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3523' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3501' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [7] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3501' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3500' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [6] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3500' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3503' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [9] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3503' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3521' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [27] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3521' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3509' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [15] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3509' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3519' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [25] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3519' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3524' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [30] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3524' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3507' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [13] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3507' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3506' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [12] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3506' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3522' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [28] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3522' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3516' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [22] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3516' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3512' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [18] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3512' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3502' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [8] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3502' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3499' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [5] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3499' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2745' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2752'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2744 = $auto$simplemap.cc:168:logic_reduce$2751
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2745' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3518' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [24] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3518' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2741' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3464'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2737 [2] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2741' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2717' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3463'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2714 [1] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2717' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2716' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2899'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2714 [0] = $techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2716' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3511' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3511' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2703' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2899'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2701 [0] = $techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2703' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3498' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [4] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3498' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2690' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2899'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2688 [0] = $techmap$techmap$add$fifo.v:339$123.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2690' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2692' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3464'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2688 [2] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2692' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2678' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3463'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2675 [1] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2678' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3517' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [23] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3517' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3513' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [19] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3513' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3520' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [26] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3520' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2797' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$2749'.
    Redirecting output \Y: $procmux$652_Y = $eq$fifo.v:109$110_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$2797' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2808' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$2755'.
    Redirecting output \Y: $procmux$697_Y = $eq$fifo.v:203$112_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$2808' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2812' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$2700'.
    Redirecting output \Y: $procmux$667_Y = $eq$fifo.v:118$111_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$2812' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2832' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$2726'.
    Redirecting output \Y: $procmux$724_Y = $eq$fifo.v:101$109_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$2832' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2845' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$2713'.
    Redirecting output \Y: $procmux$834_Y = $eq$fifo.v:212$113_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$2845' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3510' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [16] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3510' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4195' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4169'.
    Redirecting output \Y: $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [2] = $techmap$sub$fifo.v:348$126.$auto$alumacc.cc:484:replace_alu$2736 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4195' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2696' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2709'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2695 = $auto$simplemap.cc:127:simplemap_reduce$2708
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2696' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3497' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [3] = $techmap$techmap$sub$fifo.v:348$126.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3497' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4963' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4974'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [16] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4963' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4970' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4974'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [23] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4970' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4978' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4974'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [31] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4978' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4962' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4974'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [15] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4962' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4956' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4974'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [9] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4956' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4958' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4974'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [11] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4958' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4955' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4974'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [8] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4955' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4967' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4974'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [20] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4967' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4966' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4974'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [19] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4966' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4971' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4974'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [24] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4971' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4954' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4953'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [7] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4954' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4961' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4974'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [14] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4961' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4977' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4974'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [30] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4977' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4960' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4974'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [13] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4960' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4511' is identical to cell `$auto$simplemap.cc:177:logic_reduce$4521'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4509 [1] = $auto$simplemap.cc:168:logic_reduce$4519 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4511' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4510' is identical to cell `$auto$simplemap.cc:177:logic_reduce$4520'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4509 [0] = $auto$simplemap.cc:168:logic_reduce$4519 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4510' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4968' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4974'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [21] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4968' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4965' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4974'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [18] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4965' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4506' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4984'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4500 [4] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4506' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4486' is identical to cell `$auto$simplemap.cc:177:logic_reduce$4520'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4485 [0] = $auto$simplemap.cc:168:logic_reduce$4519 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4486' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4972' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4974'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [25] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4972' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4480' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4982'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4476 [2] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4480' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5578' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5615'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:221$3138_Y = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3171_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5578' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4959' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4974'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [12] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4959' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4975' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4974'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [28] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4975' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4462' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4983'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4457 [3] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4462' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4461' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4982'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4457 [2] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4461' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4460' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4981'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4457 [1] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4460' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4459' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4947'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4457 [0] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4459' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4444' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4983'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4439 [3] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4444' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4443' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4982'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4439 [2] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4443' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4442' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4981'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4439 [1] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4442' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4969' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4974'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [22] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4969' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4658' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4947'.
    Redirecting output \Y: $techmap$techmap$add$fifo.v:339$161.$auto$alumacc.cc:470:replace_alu$4494.$xor$<techmap.v>:262$4623_Y [0] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4658' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4426' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4983'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4421 [3] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4426' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4425' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4982'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4421 [2] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4425' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4423' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4947'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4421 [0] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4423' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4413' is identical to cell `$auto$simplemap.cc:177:logic_reduce$4520'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4412 [0] = $auto$simplemap.cc:168:logic_reduce$4519 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4413' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4408' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4983'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4403 [3] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4408' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4407' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4982'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4403 [2] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:262$4623_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4407' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4957' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4974'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [10] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4957' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4973' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4974'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [26] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4973' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4964' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4974'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [17] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4964' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5623' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5615'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3195_Y = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.lcu.$and$<techmap.v>:229$3171_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5623' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$4539' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$4526'.
    Redirecting output \Y: $procmux$368_Y = $eq$fifo.v:135$140_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$4539' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$4543' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$4517'.
    Redirecting output \Y: $procmux$305_Y = $eq$fifo.v:183$146_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$4543' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$4567' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$4474'.
    Redirecting output \Y: $procmux$488_Y = $eq$fifo.v:175$145_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$4567' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$4574' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$4493'.
    Redirecting output \Y: $procmux$545_Y = $eq$fifo.v:143$141_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$4574' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4976' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4974'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [29] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4976' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4513' is identical to cell `$auto$simplemap.cc:177:logic_reduce$4523'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4512 = $auto$simplemap.cc:168:logic_reduce$4522
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4513' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4450' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4468'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4448 [1] = $auto$simplemap.cc:127:simplemap_reduce$4466 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4450' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4432' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4468'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4430 [1] = $auto$simplemap.cc:127:simplemap_reduce$4466 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4432' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5662' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5673'.
    Redirecting output \Y: $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [7] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5662' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5681' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5673'.
    Redirecting output \Y: $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [4] = $techmap$sub$fifo.v:348$164.$auto$alumacc.cc:484:replace_alu$4499 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5681' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4414' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4468'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4412 [1] = $auto$simplemap.cc:127:simplemap_reduce$4466 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4414' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4952' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4953'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [5] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4952' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4974' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4953'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [27] = $techmap$techmap$sub$fifo.v:348$164.$auto$alumacc.cc:470:replace_alu$4497.$xor$<techmap.v>:263$4624_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4974' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6544' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [4] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6544' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6551' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [11] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6551' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6545' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [5] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6545' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6547' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [7] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6547' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6560' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [20] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6560' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6556' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [16] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6556' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6554' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [14] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6554' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6564' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [24] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6564' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6563' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [23] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6563' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6546' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [6] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6546' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6553' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [13] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6553' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6570' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [30] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6570' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6571' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [31] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6571' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6186' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6540'.
    Redirecting output \Y: $techmap$techmap$add$fifo.v:339$195.$auto$alumacc.cc:470:replace_alu$2728.$xor$<techmap.v>:262$2892_Y [0] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6186' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7087' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7035'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:229$3192_Y = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.lcu.$and$<techmap.v>:221$3114_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7087' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6550' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [10] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6550' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6549' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [9] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6549' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6559' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [19] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6559' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6558' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [18] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6558' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6548' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [8] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6548' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6569' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [29] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6569' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6561' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [21] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6561' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6566' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [26] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6566' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5901' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5908'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5900 = $auto$simplemap.cc:168:logic_reduce$5907
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5901' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6555' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [15] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6555' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5897' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6510'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5893 [2] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5897' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5879' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6509'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5876 [1] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5879' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5878' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6540'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5876 [0] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5878' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5865' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6540'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5863 [0] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5865' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6567' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [27] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6567' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6562' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [22] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6562' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5852' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6540'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5850 [0] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5852' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5854' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6510'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5850 [2] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5854' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5840' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6509'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5837 [1] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:262$2892_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5840' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6552' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [12] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6552' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6565' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [25] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6565' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6568' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [28] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6568' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$5971' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$5905'.
    Redirecting output \Y: $procmux$1496_Y = $eq$fifo.v:109$182_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$5971' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$5982' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$5911'.
    Redirecting output \Y: $procmux$1541_Y = $eq$fifo.v:203$184_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$5982' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$5986' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$5862'.
    Redirecting output \Y: $procmux$1511_Y = $eq$fifo.v:118$183_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$5986' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$6014' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$5888'.
    Redirecting output \Y: $procmux$1568_Y = $eq$fifo.v:101$181_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$6014' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$6027' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$5875'.
    Redirecting output \Y: $procmux$1678_Y = $eq$fifo.v:212$185_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$6027' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5858' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5871'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5857 = $auto$simplemap.cc:127:simplemap_reduce$5870
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5858' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7119' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7145'.
    Redirecting output \Y: $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [3] = $techmap$sub$fifo.v:348$198.$auto$alumacc.cc:484:replace_alu$2736 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7119' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6543' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [3] = $techmap$techmap$sub$fifo.v:348$198.$auto$alumacc.cc:470:replace_alu$2734.$xor$<techmap.v>:263$2893_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6543' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2101' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2137'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2099 [1] = $auto$simplemap.cc:127:simplemap_reduce$2135 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2101' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2050' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2068'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2049 [0] = $auto$simplemap.cc:127:simplemap_reduce$2067 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2050' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2031' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2137'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2029 [1] = $auto$simplemap.cc:127:simplemap_reduce$2135 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2031' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2030' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2068'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2029 [0] = $auto$simplemap.cc:127:simplemap_reduce$2067 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2030' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1940' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$2002'.
    Redirecting output \Y: $procmux$1051_Y [3] = $procmux$1088_Y [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1940' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1937' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1999'.
    Redirecting output \Y: $procmux$1051_Y [0] = $procmux$1088_Y [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1937' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1927' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2172'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1925 [1] = $auto$simplemap.cc:127:simplemap_reduce$2171 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1927' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1926' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1933'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1925 [0] = $auto$simplemap.cc:127:simplemap_reduce$1932 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1926' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1905' is identical to cell `$auto$simplemap.cc:177:logic_reduce$1912'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1903 [1] = $auto$simplemap.cc:168:logic_reduce$1910 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1905' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1904' is identical to cell `$auto$simplemap.cc:177:logic_reduce$1911'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1903 [0] = $auto$simplemap.cc:168:logic_reduce$1910 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1904' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1931' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1933'.
    Redirecting output \Y: $auto$opt_reduce.cc:132:opt_mux$1806 = $auto$simplemap.cc:127:simplemap_reduce$1932 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1931' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2003' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1941'.
    Redirecting output \Y: $procmux$1088_Y [4] = $procmux$1051_Y [4]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2003' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2216' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1933'.
    Redirecting output \Y: $techmap$procmux$1143.$reduce_or$<techmap.v>:445$2108_Y = $auto$simplemap.cc:127:simplemap_reduce$1932 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2216' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1907' is identical to cell `$auto$simplemap.cc:177:logic_reduce$1914'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1906 = $auto$simplemap.cc:168:logic_reduce$1913
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1907' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1909' is identical to cell `$auto$simplemap.cc:177:logic_reduce$1916'.
    Redirecting output \Y: $ne$fsm_Control.v:90$48_Y = $auto$simplemap.cc:168:logic_reduce$1915
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1909' from module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 207 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

10.6. Executing OPT_RMDFF pass (remove dff with constant values).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$7314'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$7978'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8220'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8294'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8452'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$8536'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8578'.
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2687'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3504'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3806'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3927'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$4085'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4169'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$4211'.
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$4420'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$4438'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$4456'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4953'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$5339'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$5412'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$5615'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5673'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$5696'.
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$5849'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$6557'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6803'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6893'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6908'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$7035'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$7145'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$7177'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$7192'.
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$1917'.
Finding unused cells or wires in module \mux..

10.8. Executing OPT_EXPR pass (perform const folding).

10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

10.13. Executing OPT_RMDFF pass (remove dff with constant values).

10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

10.15. Executing OPT_EXPR pass (perform const folding).

10.16. Finished OPT passes. (There is nothing left to do.)

11. Executing FLATTEN pass (flatten design).
Mapping PCIE_trans.MainFifo using $paramod\fifo\N=2\ADDR_WIDTH=4.
Mapping PCIE_trans.demux1 using demux.
Mapping PCIE_trans.VC0Fifo using $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
Mapping PCIE_trans.VC1Fifo using $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
Mapping PCIE_trans.mux1 using mux.
Mapping PCIE_trans.Demux_D0_D1 using Demux_D0_D1.
Mapping PCIE_trans.D0Fifo using $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
Mapping PCIE_trans.D1Fifo using $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
Mapping PCIE_trans.fsm_Control1 using fsmControl.
Mapping PCIE_trans.D1Fifo.memoria using $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
Mapping PCIE_trans.D0Fifo.memoria using $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
Mapping PCIE_trans.VC1Fifo.memoria using $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
Mapping PCIE_trans.VC0Fifo.memoria using $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
Mapping PCIE_trans.MainFifo.memoria using $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
No more expansions possible.
Deleting now unused module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
Deleting now unused module $paramod\fifo\N=2\ADDR_WIDTH=4.
Deleting now unused module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
Deleting now unused module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
Deleting now unused module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
Deleting now unused module Demux_D0_D1.
Deleting now unused module demux.
Deleting now unused module fsmControl.
Deleting now unused module mux.

12. Executing OPT pass (performing simple optimizations).

12.1. Executing OPT_EXPR pass (perform const folding).

12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PCIE_trans'.
Removed a total of 0 cells.

12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PCIE_trans.
Performed a total of 0 changes.

12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PCIE_trans'.
Removed a total of 0 cells.

12.6. Executing OPT_RMDFF pass (remove dff with constant values).

12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PCIE_trans..
  removing unused `$_NOT_' cell `$techmap\MainFifo.$auto$simplemap.cc:206:simplemap_lognot$7340'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2798'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2799'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2800'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2801'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2802'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2803'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2804'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2805'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2806'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2820'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2821'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2822'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2823'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2824'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2825'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$2869'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$2870'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2826'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$2871'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$2872'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2827'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$2873'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2828'.
  removing unused `$_DFF_P_' cell `$techmap\D1Fifo.$auto$simplemap.cc:420:simplemap_dff$2876'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2829'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2830'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2831'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2835'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2836'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2837'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2838'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2839'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2840'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2841'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2842'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2843'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2844'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2846'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2847'.
  removing unused `$_MUX_' cell `$techmap\D1Fifo.$auto$simplemap.cc:277:simplemap_mux$2848'.
  removing unused `$_NOT_' cell `$techmap\D1Fifo.$auto$simplemap.cc:206:simplemap_lognot$2713'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$4607'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$4604'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$4603'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$4602'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$4601'.
  removing unused `$_DFF_P_' cell `$techmap\D0Fifo.$auto$simplemap.cc:420:simplemap_dff$4600'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4577'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4576'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4575'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4573'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4572'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4571'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4570'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4569'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4568'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4566'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4565'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4564'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4563'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4562'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4561'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4560'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4559'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4558'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4557'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4556'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4555'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4554'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4553'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4552'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4537'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4536'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4535'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4534'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4533'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4532'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4531'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4530'.
  removing unused `$_MUX_' cell `$techmap\D0Fifo.$auto$simplemap.cc:277:simplemap_mux$4374'.
  removing unused `$_NOT_' cell `$techmap\D0Fifo.$auto$simplemap.cc:206:simplemap_lognot$4493'.
  removing unused `$_NOT_' cell `$techmap\D0Fifo.$auto$simplemap.cc:206:simplemap_lognot$4474'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$7229'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$7161'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$6945'.
  removing unused `$_AND_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$6877'.
  removing unused `$_XOR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$6576'.
  removing unused `$_XOR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$6575'.
  removing unused `$_XOR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$6254'.
  removing unused `$_XOR_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:85:simplemap_bitop$6253'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$6076'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$6075'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$6072'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$6071'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$6068'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$6065'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$6064'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$6063'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$6062'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$6061'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$6060'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$6059'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$6055'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$6054'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$6051'.
  removing unused `$_DFF_P_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:420:simplemap_dff$6050'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6046'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6045'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6042'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6041'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6030'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6029'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6028'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6026'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6025'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6024'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6023'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6022'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6021'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6020'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6019'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6018'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6017'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6013'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6012'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6011'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6010'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6009'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6008'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6007'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6006'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6005'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6004'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6003'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6002'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6001'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$6000'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5999'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5998'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5997'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5996'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5995'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5994'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5980'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5979'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5978'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5977'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5976'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5975'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5974'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5973'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5972'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5970'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5969'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5966'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5965'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5962'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5961'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5958'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5957'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5954'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5953'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5950'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5949'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5946'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5945'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5942'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5941'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5938'.
  removing unused `$_MUX_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:277:simplemap_mux$5937'.
  removing unused `$_NOT_' cell `$techmap\VC1Fifo.$auto$simplemap.cc:206:simplemap_lognot$5875'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$7161'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$7229'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$6945'.
  removing unused `$_AND_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$6877'.
  removing unused `$_XOR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$6576'.
  removing unused `$_XOR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$6575'.
  removing unused `$_XOR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$6254'.
  removing unused `$_XOR_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:85:simplemap_bitop$6253'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$6076'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$6075'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$6072'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$6071'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$6068'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$6065'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$6064'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$6063'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$6062'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$6061'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$6060'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$6059'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$6050'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$6055'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$6054'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6046'.
  removing unused `$_DFF_P_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:420:simplemap_dff$6051'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6045'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6042'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6041'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6030'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6029'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6028'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6026'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6025'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6024'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6023'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6022'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6021'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6020'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6019'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6017'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6018'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6013'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6012'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6011'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6010'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6009'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6008'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6007'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6006'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6005'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6004'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6003'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6002'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6001'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$6000'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5999'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5998'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5997'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5996'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5995'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5994'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5980'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5979'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5978'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5977'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5976'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5975'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5974'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5973'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5972'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5970'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5969'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5966'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5965'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5962'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5961'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5958'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5957'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5954'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5953'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5950'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5949'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5946'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5945'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5942'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5941'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5938'.
  removing unused `$_MUX_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:277:simplemap_mux$5937'.
  removing unused `$_NOT_' cell `$techmap\VC0Fifo.$auto$simplemap.cc:206:simplemap_lognot$5875'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.$auto$simplemap.cc:420:simplemap_dff$7494'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.$auto$simplemap.cc:420:simplemap_dff$7491'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.$auto$simplemap.cc:420:simplemap_dff$7490'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.$auto$simplemap.cc:420:simplemap_dff$7489'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.$auto$simplemap.cc:420:simplemap_dff$7488'.
  removing unused `$_DFF_P_' cell `$techmap\MainFifo.$auto$simplemap.cc:420:simplemap_dff$7487'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7466'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7465'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7464'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7462'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7461'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7460'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7459'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7458'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7457'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7456'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7455'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7454'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7453'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7449'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7448'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7447'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7446'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7445'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7444'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7443'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7442'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7441'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7440'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7439'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7438'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7424'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7423'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7422'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7421'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7420'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7419'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7418'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7417'.
  removing unused `$_MUX_' cell `$techmap\MainFifo.$auto$simplemap.cc:277:simplemap_mux$7416'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2244'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2243'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2242'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2241'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2240'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2239'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2238'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2237'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2236'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2235'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2234'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2233'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2232'.
  removing unused `$_AND_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:85:simplemap_bitop$2231'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2157'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2156'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2155'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2154'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2153'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2152'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2151'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2150'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2149'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2148'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2147'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2146'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2145'.
  removing unused `$_DFF_P_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:420:simplemap_dff$2144'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2230'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2228'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2229'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2227'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2226'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2225'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2224'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2223'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2222'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2221'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2220'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2219'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2218'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2217'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2089'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2088'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2087'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2086'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2085'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2084'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2083'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2082'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2081'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2080'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2079'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2078'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2077'.
  removing unused `$_MUX_' cell `$techmap\fsm_Control1.$auto$simplemap.cc:277:simplemap_mux$2076'.
  removing unused non-port wire \fsm_Control1.Umbrales_I.
  removing unused non-port wire \fsm_Control1.Umbral_VC1.
  removing unused non-port wire \fsm_Control1.Umbral_VC0.
  removing unused non-port wire \fsm_Control1.Umbral_MF.
  removing unused non-port wire \fsm_Control1.Umbral_D1.
  removing unused non-port wire \fsm_Control1.Umbral_D0.
  removing unused non-port wire \D1Fifo.Umbral.
  removing unused non-port wire \D1Fifo.Fifo_Full.
  removing unused non-port wire \D1Fifo.Almost_Full.
  removing unused non-port wire \D1Fifo.Almost_Empty.
  removing unused non-port wire \D0Fifo.Umbral.
  removing unused non-port wire \D0Fifo.Fifo_Full.
  removing unused non-port wire \D0Fifo.Almost_Full.
  removing unused non-port wire \D0Fifo.Almost_Empty.
  removing unused non-port wire \VC1Fifo.Umbral.
  removing unused non-port wire \VC1Fifo.Fifo_Full.
  removing unused non-port wire \VC1Fifo.Almost_Full.
  removing unused non-port wire \VC1Fifo.Almost_Empty.
  removing unused non-port wire \VC0Fifo.Umbral.
  removing unused non-port wire \VC0Fifo.Fifo_Full.
  removing unused non-port wire \VC0Fifo.Almost_Full.
  removing unused non-port wire \VC0Fifo.Almost_Empty.
  removing unused non-port wire \MainFifo.Umbral.
  removing unused non-port wire \MainFifo.Fifo_Full.
  removing unused non-port wire \MainFifo.Almost_Full.
  removing unused non-port wire \MainFifo.Almost_Empty.
  removing unused non-port wire \Almost_Empty_D0.
  removing unused non-port wire \Almost_Empty_D1.
  removing unused non-port wire \Almost_Empty_MF.
  removing unused non-port wire \Almost_Empty_VC0.
  removing unused non-port wire \Almost_Empty_VC1.
  removing unused non-port wire \Almost_Full_D0.
  removing unused non-port wire \Almost_Full_D1.
  removing unused non-port wire \Almost_Full_MF.
  removing unused non-port wire \Almost_Full_VC0.
  removing unused non-port wire \Almost_Full_VC1.
  removing unused non-port wire \Fifo_Full_D0.
  removing unused non-port wire \Fifo_Full_D1.
  removing unused non-port wire \Fifo_Full_MF.
  removing unused non-port wire \Fifo_Full_VC0.
  removing unused non-port wire \Fifo_Full_VC1.
  removing unused non-port wire \Umbral_D0.
  removing unused non-port wire \Umbral_D1.
  removing unused non-port wire \Umbral_MF.
  removing unused non-port wire \Umbral_VC0.
  removing unused non-port wire \Umbral_VC1.
  removing unused non-port wire \Umbrales_I.
  removed 47 unused temporary wires.

12.8. Executing OPT_EXPR pass (perform const folding).

12.9. Rerunning OPT passes. (Maybe there is more to do..)

12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \PCIE_trans.
Performed a total of 0 changes.

12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\PCIE_trans'.
Removed a total of 0 cells.

12.13. Executing OPT_RMDFF pass (remove dff with constant values).

12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PCIE_trans..

12.15. Executing OPT_EXPR pass (perform const folding).

12.16. Finished OPT passes. (There is nothing left to do.)

13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \PCIE_trans..
  removing unused non-port wire \D0Fifo.Fifo_Data_out.
  removing unused non-port wire \D0Fifo.clk.
  removing unused non-port wire \D0Fifo.memoria.Clock.
  removing unused non-port wire \D0Fifo.memoria.iDataIn.
  removing unused non-port wire \D0Fifo.memoria.oDataOut.
  removing unused non-port wire \D0Fifo.pop.
  removing unused non-port wire \D0Fifo.pop_int.
  removing unused non-port wire \D0Fifo.push_int.
  removing unused non-port wire \D0Fifo.rd_ptr_int.
  removing unused non-port wire \D0Fifo.reset_L.
  removing unused non-port wire \D0Fifo.wr_ptr_int.
  removing unused non-port wire \D1Fifo.Fifo_Data_out.
  removing unused non-port wire \D1Fifo.clk.
  removing unused non-port wire \D1Fifo.memoria.Clock.
  removing unused non-port wire \D1Fifo.memoria.iDataIn.
  removing unused non-port wire \D1Fifo.memoria.oDataOut.
  removing unused non-port wire \D1Fifo.pop.
  removing unused non-port wire \D1Fifo.pop_int.
  removing unused non-port wire \D1Fifo.push_int.
  removing unused non-port wire \D1Fifo.rd_ptr_int.
  removing unused non-port wire \D1Fifo.reset_L.
  removing unused non-port wire \D1Fifo.wr_ptr_int.
  removing unused non-port wire \Demux_D0_D1.clk.
  removing unused non-port wire \Demux_D0_D1.dataout0.
  removing unused non-port wire \Demux_D0_D1.dataout1.
  removing unused non-port wire \Demux_D0_D1.reset_L.
  removing unused non-port wire \Demux_D0_D1.valid_0.
  removing unused non-port wire \Demux_D0_D1.valid_1.
  removing unused non-port wire \Error_Fifo_D0.
  removing unused non-port wire \Error_Fifo_D1.
  removing unused non-port wire \Fifo_Empty_D0.
  removing unused non-port wire \Fifo_Empty_D1.
  removing unused non-port wire \MainFifo.Error_Fifo.
  removing unused non-port wire \MainFifo.Fifo_Data_in.
  removing unused non-port wire \MainFifo.Fifo_Data_out.
  removing unused non-port wire \MainFifo.Fifo_Empty.
  removing unused non-port wire \MainFifo.Pausa.
  removing unused non-port wire \MainFifo.clk.
  removing unused non-port wire \MainFifo.memoria.Clock.
  removing unused non-port wire \MainFifo.memoria.iDataIn.
  removing unused non-port wire \MainFifo.memoria.oDataOut.
  removing unused non-port wire \MainFifo.pop_int.
  removing unused non-port wire \MainFifo.push.
  removing unused non-port wire \MainFifo.push_int.
  removing unused non-port wire \MainFifo.rd_ptr_int.
  removing unused non-port wire \MainFifo.reset_L.
  removing unused non-port wire \MainFifo.wr_ptr_int.
  removing unused non-port wire \Pausa_D0.
  removing unused non-port wire \Pausa_D1.
  removing unused non-port wire \VC0Fifo.Error_Fifo.
  removing unused non-port wire \VC0Fifo.Fifo_Data_out.
  removing unused non-port wire \VC0Fifo.Fifo_Empty.
  removing unused non-port wire \VC0Fifo.Pausa.
  removing unused non-port wire \VC0Fifo.clk.
  removing unused non-port wire \VC0Fifo.memoria.Clock.
  removing unused non-port wire \VC0Fifo.memoria.iDataIn.
  removing unused non-port wire \VC0Fifo.memoria.oDataOut.
  removing unused non-port wire \VC0Fifo.pop_int.
  removing unused non-port wire \VC0Fifo.push_int.
  removing unused non-port wire \VC0Fifo.rd_ptr_int.
  removing unused non-port wire \VC0Fifo.reset_L.
  removing unused non-port wire \VC0Fifo.wr_ptr_int.
  removing unused non-port wire \VC1Fifo.Error_Fifo.
  removing unused non-port wire \VC1Fifo.Fifo_Data_out.
  removing unused non-port wire \VC1Fifo.Fifo_Empty.
  removing unused non-port wire \VC1Fifo.Pausa.
  removing unused non-port wire \VC1Fifo.clk.
  removing unused non-port wire \VC1Fifo.memoria.Clock.
  removing unused non-port wire \VC1Fifo.memoria.iDataIn.
  removing unused non-port wire \VC1Fifo.memoria.oDataOut.
  removing unused non-port wire \VC1Fifo.pop_int.
  removing unused non-port wire \VC1Fifo.push_int.
  removing unused non-port wire \VC1Fifo.rd_ptr_int.
  removing unused non-port wire \VC1Fifo.reset_L.
  removing unused non-port wire \VC1Fifo.wr_ptr_int.
  removing unused non-port wire \data_in_D0.
  removing unused non-port wire \data_in_D1.
  removing unused non-port wire \data_in_VC0.
  removing unused non-port wire \data_in_VC1.
  removing unused non-port wire \dataout_VCs.
  removing unused non-port wire \demux1.clk.
  removing unused non-port wire \demux1.data_in.
  removing unused non-port wire \demux1.dataout0.
  removing unused non-port wire \demux1.dataout1.
  removing unused non-port wire \demux1.reset_L.
  removing unused non-port wire \demux1.valid_0.
  removing unused non-port wire \demux1.valid_1.
  removing unused non-port wire \demux1.valid_in.
  removing unused non-port wire \fsm_Control1.FIFO_empty.
  removing unused non-port wire \fsm_Control1.FIFO_error.
  removing unused non-port wire \fsm_Control1.active_out.
  removing unused non-port wire \fsm_Control1.clk.
  removing unused non-port wire \fsm_Control1.error_out.
  removing unused non-port wire \fsm_Control1.idle_out.
  removing unused non-port wire \fsm_Control1.init.
  removing unused non-port wire \fsm_Control1.reset_L.
  removing unused non-port wire \mux1.clk.
  removing unused non-port wire \mux1.data_in_VC0.
  removing unused non-port wire \mux1.data_in_VC1.
  removing unused non-port wire \mux1.dataout.
  removing unused non-port wire \mux1.reset_L.
  removing unused non-port wire \mux1.valid_in_VC0.
  removing unused non-port wire \mux1.valid_in_VC1.
  removing unused non-port wire \mux1.valid_out.
  removing unused non-port wire \pop_MF.
  removing unused non-port wire \pop_vc0.
  removing unused non-port wire \pop_vc1.
  removing unused non-port wire \push_D0.
  removing unused non-port wire \push_D1.
  removing unused non-port wire \push_Demux.
  removing unused non-port wire \push_vc0.
  removing unused non-port wire \push_vc1.
  removed 112 unused temporary wires.

14. Executing ABC pass (technology mapping using ABC).

14.1. Extracting gate netlist of module `\PCIE_trans' to `<abc-temp-dir>/input.blif'..
Extracted 1119 gates and 1413 wires to a netlist network with 291 inputs and 292 outputs.

14.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/cesar/Desktop/DigitalesII/Proyecto2/Proyecto2/LogicaMasterPrueba3-Inestable/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/cesar/Desktop/DigitalesII/Proyecto2/Proyecto2/LogicaMasterPrueba3-Inestable/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + dc2 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime -o 
ABC: + strash 
ABC: + dch -f 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.1.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:      946
ABC RESULTS:               NOR cells:      469
ABC RESULTS:               NOT cells:      248
ABC RESULTS:        internal signals:      830
ABC RESULTS:           input signals:      291
ABC RESULTS:          output signals:      292
Removing temp directory.

15. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFF (noninv, pins=3, area=18.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=18.00) is a direct match for cell type $_DFFSR_PPP_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFFSR_PNN_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_N_ from mapping for $_DFF_P_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.
  final dff cell mappings:
    DFF _DFF_N_ (.C(~C), .D( D), .Q( Q));
    DFF _DFF_P_ (.C( C), .D( D), .Q( Q));
    DFFSR _DFF_NN0_ (.C(~C), .D( D), .Q( Q), .R(~R), .S( 0));
    DFFSR _DFF_NN1_ (.C(~C), .D( D), .Q( Q), .R( 0), .S(~R));
    DFFSR _DFF_NP0_ (.C(~C), .D( D), .Q( Q), .R( R), .S( 0));
    DFFSR _DFF_NP1_ (.C(~C), .D( D), .Q( Q), .R( 0), .S( R));
    DFFSR _DFF_PN0_ (.C( C), .D( D), .Q( Q), .R(~R), .S( 0));
    DFFSR _DFF_PN1_ (.C( C), .D( D), .Q( Q), .R( 0), .S(~R));
    DFFSR _DFF_PP0_ (.C( C), .D( D), .Q( Q), .R( R), .S( 0));
    DFFSR _DFF_PP1_ (.C( C), .D( D), .Q( Q), .R( 0), .S( R));
    DFFSR _DFFSR_NNN_ (.C(~C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_NNP_ (.C(~C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_NPN_ (.C(~C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_NPP_ (.C(~C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_PNN_ (.C( C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_PNP_ (.C( C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_PPN_ (.C( C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_PPP_ (.C( C), .D( D), .Q( Q), .R( R), .S( S));
Mapping DFF cells in module `\PCIE_trans':
  mapped 280 $_DFF_P_ cells to \DFF cells.
Removed 0 unused cells and 854 unused wires.

16. Executing Verilog backend.
Dumping module `\PCIE_trans'.

End of script. Logfile hash: 843a1e6bfa
CPU: user 4.76s system 0.05s, MEM: 25.16 MB total, 20.23 MB resident
Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-zWLHjG/yosys-0.7=. -fstack-protector-strong -fPIC -Os)
Time spent: 21% 14x opt_expr (0 sec), 18% 14x opt_merge (0 sec), ...
