# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"cla_sim_time_impl.v" \
"../../../../../lab3_2.srcs/sim_1/new/cla_sim.v" \

# Do not sort compile order
nosort
