{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702992321501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702992321504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 14:25:21 2023 " "Processing started: Tue Dec 19 14:25:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702992321504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702992321504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NESFPGA -c NESFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off NESFPGA -c NESFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702992321504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Decode/predecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Decode/predecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 predecode-Behavioral " "Found design unit 1: predecode-Behavioral" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702992347976 ""} { "Info" "ISGN_ENTITY_NAME" "1 predecode " "Found entity 1: predecode" {  } { { "VHDL/Decode/predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/Decode/predecode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702992347976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702992347976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb_predecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/tb_predecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_predecode-Behavioral " "Found design unit 1: tb_predecode-Behavioral" {  } { { "simulation/tb_predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/simulation/tb_predecode.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702992348007 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_predecode " "Found entity 1: tb_predecode" {  } { { "simulation/tb_predecode.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/simulation/tb_predecode.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702992348007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702992348007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/top_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/top_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_entity-Behavioral " "Found design unit 1: top_entity-Behavioral" {  } { { "VHDL/top_entity.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/top_entity.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702992348050 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_entity " "Found entity 1: top_entity" {  } { { "VHDL/top_entity.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/top_entity.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702992348050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702992348050 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "flip_flop_d work top_entity.vhd(16) " "VHDL Use Clause error at top_entity.vhd(16): design library \"work\" does not contain primary unit \"flip_flop_d\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "VHDL/top_entity.vhd" "" { Text "/media/sf_2324_Projet2A_NES/software/6502_decode/NESFPGA/VHDL/top_entity.vhd" 16 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1702992348062 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702992348381 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 19 14:25:48 2023 " "Processing ended: Tue Dec 19 14:25:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702992348381 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702992348381 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702992348381 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702992348381 ""}
