
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035980                       # Number of seconds simulated
sim_ticks                                 35979948033                       # Number of ticks simulated
final_tick                               563896204692                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 283050                       # Simulator instruction rate (inst/s)
host_op_rate                                   357495                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3090624                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907556                       # Number of bytes of host memory used
host_seconds                                 11641.65                       # Real time elapsed on the host
sim_insts                                  3295164494                       # Number of instructions simulated
sim_ops                                    4161826607                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1130880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2347264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1938688                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5421440                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1726976                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1726976                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8835                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18338                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15146                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 42355                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13492                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13492                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46248                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31430840                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46248                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     65238115                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        35575                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     53882457                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               150679484                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46248                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46248                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        35575                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             128071                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47998291                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47998291                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47998291                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46248                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31430840                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46248                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     65238115                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        35575                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     53882457                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              198677774                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86282850                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31053364                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25255713                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075187                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13182209                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12238243                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3191041                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91517                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34356084                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169616975                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31053364                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15429284                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35628315                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10651597                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5738479                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         16786783                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       820948                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84263682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.479892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48635367     57.72%     57.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1911935      2.27%     59.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2486433      2.95%     62.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3782872      4.49%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3667252      4.35%     71.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2792097      3.31%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1651542      1.96%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2496761      2.96%     80.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16839423     19.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84263682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359902                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.965825                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35499608                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5621282                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34334543                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       267680                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8540563                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5270444                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          267                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202896576                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1338                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8540563                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37365419                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1016668                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1869053                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32692590                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2779384                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197023685                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          856                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1200580                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       873100                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           75                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274505689                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917574377                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917574377                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103756576                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41847                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23651                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7854282                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18258499                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9686269                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       187660                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3139769                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183155686                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39766                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147562017                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       274863                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59543212                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181019195                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6430                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84263682                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.751194                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897175                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29474579     34.98%     34.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18448502     21.89%     56.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11913245     14.14%     71.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8126862      9.64%     80.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7614062      9.04%     89.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4056781      4.81%     94.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2987987      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       894948      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       746716      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84263682                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         725980     69.17%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             3      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149868     14.28%     83.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       173682     16.55%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122790924     83.21%     83.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084556      1.41%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14556862      9.86%     94.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8113006      5.50%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147562017                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.710213                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1049533                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007112                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380712104                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242739469                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143412390                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148611550                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       498860                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6990565                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2241                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          841                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2463820                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          423                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8540563                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         591624                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97207                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183195452                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1188821                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18258499                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9686269                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23098                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73682                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          841                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1270390                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1169555                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2439945                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144721707                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13702419                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2840302                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21629220                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20269428                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7926801                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677294                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143449620                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143412390                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92141210                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258760453                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.662119                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356087                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60291237                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2109556                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75723119                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623077                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151072                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29369866     38.79%     38.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21672129     28.62%     67.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7987138     10.55%     77.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4572672      6.04%     83.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3815089      5.04%     89.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1876960      2.48%     91.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1869295      2.47%     93.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       800684      1.06%     95.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3759286      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75723119                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3759286                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255159493                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          374936368                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31964                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2019168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.862828                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.862828                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.158979                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.158979                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651247664                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198075260                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187428134                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86282850                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30249517                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24600331                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2064046                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12676794                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11798253                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3190990                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87496                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30356285                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             167801621                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30249517                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14989243                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36904168                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11089318                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7045788                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14857583                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       875892                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83285401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.488606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.298656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46381233     55.69%     55.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3247433      3.90%     59.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2628099      3.16%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6366164      7.64%     70.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1720302      2.07%     72.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2214996      2.66%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1605955      1.93%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          899225      1.08%     78.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18221994     21.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83285401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350586                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.944785                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31757255                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6859299                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35490246                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       240489                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8938108                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5157040                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41377                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     200594889                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        80169                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8938108                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34077845                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1479081                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1944465                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33354931                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3490967                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     193544303                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        30689                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1451030                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1082419                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1609                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    271000097                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    903553014                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    903553014                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166070281                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104929816                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39946                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22663                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9565127                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18048645                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9191725                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       145148                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2962459                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         183004445                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38554                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145341787                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       287920                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63230558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    193237938                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6382                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83285401                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.745105                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885117                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29394703     35.29%     35.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17801305     21.37%     56.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11634943     13.97%     70.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8611972     10.34%     80.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7402995      8.89%     89.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3834100      4.60%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3287235      3.95%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       616394      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       701754      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83285401                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         851533     71.17%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        172647     14.43%     85.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172207     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121096002     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2068650      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16087      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14434544      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7726504      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145341787                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.684481                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1196396                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008232                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    375453291                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    246274200                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141645379                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146538183                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       547045                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7118905                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2724                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          644                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2356137                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8938108                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         640690                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80863                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    183043001                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       424341                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18048645                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9191725                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22468                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72436                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          644                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1234035                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1160357                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2394392                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143041280                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13544634                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2300507                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21070952                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20179104                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7526318                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.657818                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141739503                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141645379                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92308653                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        260614915                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.641640                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354196                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97290712                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119482508                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63561643                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2068726                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74347293                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.607086                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.134679                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29365137     39.50%     39.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20394105     27.43%     66.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8299970     11.16%     78.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4667249      6.28%     84.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3810152      5.12%     89.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1545726      2.08%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1839481      2.47%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       923192      1.24%     95.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3502281      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74347293                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97290712                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119482508                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17765328                       # Number of memory references committed
system.switch_cpus1.commit.loads             10929740                       # Number of loads committed
system.switch_cpus1.commit.membars              16086                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17167485                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107657974                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2432503                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3502281                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           253889163                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          375032155                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43808                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2997449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97290712                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119482508                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97290712                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.886856                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.886856                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.127579                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.127579                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       643499472                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195781081                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      185114267                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32172                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86282850                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30768646                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25233927                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2002974                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13109326                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12020188                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3135723                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86555                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31817687                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             169120284                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30768646                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15155911                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36343864                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10747775                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7167191                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15564129                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       800888                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84041031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.472846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.328935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47697167     56.75%     56.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3623309      4.31%     61.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3172113      3.77%     64.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3418566      4.07%     68.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3005089      3.58%     72.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1561130      1.86%     74.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1021165      1.22%     75.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2695678      3.21%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17846814     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84041031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356602                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.960068                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33462782                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6755456                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34577105                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       539800                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8705886                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5044261                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6427                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     200571293                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50668                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8705886                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35125208                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3189859                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       887661                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33419791                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2712624                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     193752269                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        14399                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1688747                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       747239                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          135                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    269109869                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    903541817                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    903541817                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    167022915                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       102086931                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33542                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17625                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7220568                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19082683                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9948697                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       237683                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3097002                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         182664364                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33512                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146775710                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       283537                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60626839                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    185250645                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1696                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84041031                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.746477                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.907963                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30184424     35.92%     35.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17757374     21.13%     57.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11872124     14.13%     71.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7575263      9.01%     80.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7499016      8.92%     89.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4405133      5.24%     94.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3356748      3.99%     98.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       741510      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       649439      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84041031                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1075785     70.07%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            42      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        201368     13.12%     83.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       258148     16.81%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120750628     82.27%     82.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2005424      1.37%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15909      0.01%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15632232     10.65%     94.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8371517      5.70%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146775710                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.701099                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1535343                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010460                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    379411331                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    243325724                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142656122                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148311053                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       260158                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6974000                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          527                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1033                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2273661                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          561                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8705886                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2409470                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       159916                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    182697876                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       308198                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19082683                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9948697                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17604                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        114887                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         6710                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1033                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1227153                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1118218                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2345371                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144211434                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14686717                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2564276                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22816554                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20439668                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8129837                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.671380                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142801122                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142656122                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93067084                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        259926736                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.653354                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358051                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99248117                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121505437                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     61195652                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31816                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2028365                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75335145                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.612865                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.167700                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30348381     40.28%     40.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20312111     26.96%     67.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8326058     11.05%     78.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4259606      5.65%     83.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3654333      4.85%     88.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1791569      2.38%     91.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1979625      2.63%     93.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       998231      1.33%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3665231      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75335145                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99248117                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121505437                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19783717                       # Number of memory references committed
system.switch_cpus2.commit.loads             12108681                       # Number of loads committed
system.switch_cpus2.commit.membars              15908                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17443828                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109322043                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2396238                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3665231                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           254371003                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          374116118                       # The number of ROB writes
system.switch_cpus2.timesIdled                  41794                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2241819                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99248117                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121505437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99248117                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.869365                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.869365                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.150265                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.150265                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       651132376                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195689783                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188096880                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31816                       # number of misc regfile writes
system.l20.replacements                          8848                       # number of replacements
system.l20.tagsinuse                     10239.987928                       # Cycle average of tags in use
system.l20.total_refs                          554262                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19088                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.037196                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          561.972768                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.845236                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3789.128725                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5881.041200                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.054880                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000766                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.370032                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.574320                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43410                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43410                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25371                       # number of Writeback hits
system.l20.Writeback_hits::total                25371                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43410                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43410                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43410                       # number of overall hits
system.l20.overall_hits::total                  43410                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8834                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8847                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8835                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8848                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8835                       # number of overall misses
system.l20.overall_misses::total                 8848                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1129358                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1100984264                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1102113622                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data        35906                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total        35906                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1129358                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1101020170                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1102149528                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1129358                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1101020170                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1102149528                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52244                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52257                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25371                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25371                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52245                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52258                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52245                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52258                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.169091                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169298                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169107                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169314                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169107                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169314                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 86873.692308                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 124630.321938                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 124574.841415                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data        35906                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total        35906                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 86873.692308                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 124620.279570                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 124564.820072                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 86873.692308                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 124620.279570                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 124564.820072                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5926                       # number of writebacks
system.l20.writebacks::total                     5926                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8834                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8847                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8835                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8848                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8835                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8848                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1006275                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1017701112                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1018707387                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data        26576                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total        26576                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1006275                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1017727688                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1018733963                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1006275                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1017727688                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1018733963                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169091                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169298                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169107                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169314                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169107                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169314                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77405.769231                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 115202.752094                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 115147.212275                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        26576                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total        26576                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 77405.769231                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 115192.720770                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 115137.201967                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 77405.769231                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 115192.720770                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 115137.201967                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         18352                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          726391                       # Total number of references to valid blocks.
system.l21.sampled_refs                         28592                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.405393                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          245.645185                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.229821                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3626.741961                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6359.383033                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023989                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000804                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.354174                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.621033                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        52476                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  52476                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           19355                       # number of Writeback hits
system.l21.Writeback_hits::total                19355                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        52476                       # number of demand (read+write) hits
system.l21.demand_hits::total                   52476                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        52476                       # number of overall hits
system.l21.overall_hits::total                  52476                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        18338                       # number of ReadReq misses
system.l21.ReadReq_misses::total                18351                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        18338                       # number of demand (read+write) misses
system.l21.demand_misses::total                 18351                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        18338                       # number of overall misses
system.l21.overall_misses::total                18351                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1595941                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2427232984                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2428828925                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1595941                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2427232984                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2428828925                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1595941                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2427232984                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2428828925                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        70814                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              70827                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        19355                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            19355                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        70814                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               70827                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        70814                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              70827                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.258960                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.259096                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.258960                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.259096                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.258960                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.259096                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 122764.692308                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 132360.834551                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 132354.036565                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 122764.692308                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 132360.834551                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 132354.036565                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 122764.692308                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 132360.834551                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 132354.036565                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3446                       # number of writebacks
system.l21.writebacks::total                     3446                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        18338                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           18351                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        18338                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            18351                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        18338                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           18351                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1474342                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2254502008                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2255976350                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1474342                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2254502008                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2255976350                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1474342                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2254502008                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2255976350                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.258960                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.259096                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.258960                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.259096                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.258960                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.259096                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 113410.923077                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 122941.542589                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 122934.791020                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 113410.923077                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 122941.542589                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 122934.791020                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 113410.923077                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 122941.542589                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 122934.791020                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15156                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          712502                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27444                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.962032                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           32.861884                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.233680                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6055.046049                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6194.858387                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002674                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000426                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.492761                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.504139                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        80107                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  80107                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18317                       # number of Writeback hits
system.l22.Writeback_hits::total                18317                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        80107                       # number of demand (read+write) hits
system.l22.demand_hits::total                   80107                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        80107                       # number of overall hits
system.l22.overall_hits::total                  80107                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15146                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15156                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15146                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15156                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15146                       # number of overall misses
system.l22.overall_misses::total                15156                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1265656                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1940676481                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1941942137                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1265656                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1940676481                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1941942137                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1265656                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1940676481                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1941942137                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        95253                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              95263                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18317                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18317                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        95253                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               95263                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        95253                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              95263                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.159008                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.159096                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.159008                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.159096                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.159008                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.159096                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 126565.600000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 128131.287535                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 128130.254487                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 126565.600000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 128131.287535                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 128130.254487                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 126565.600000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 128131.287535                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 128130.254487                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4120                       # number of writebacks
system.l22.writebacks::total                     4120                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15146                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15156                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15146                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15156                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15146                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15156                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1171659                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1798072218                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1799243877                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1171659                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1798072218                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1799243877                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1171659                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1798072218                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1799243877                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.159008                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.159096                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.159008                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.159096                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.159008                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.159096                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 117165.900000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 118715.979004                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 118714.956255                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 117165.900000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 118715.979004                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 118714.956255                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 117165.900000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 118715.979004                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 118714.956255                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996539                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016794381                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2049988.671371                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996539                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16786764                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16786764                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16786764                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16786764                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16786764                       # number of overall hits
system.cpu0.icache.overall_hits::total       16786764                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1550029                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1550029                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1550029                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1550029                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1550029                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1550029                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16786783                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16786783                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16786783                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16786783                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16786783                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16786783                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 81580.473684                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 81580.473684                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 81580.473684                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 81580.473684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 81580.473684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 81580.473684                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1142358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1142358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1142358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1142358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1142358                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1142358                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 87873.692308                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 87873.692308                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 87873.692308                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 87873.692308                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 87873.692308                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 87873.692308                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52245                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173615905                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52501                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3306.906630                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.265580                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.734420                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911194                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088806                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10425051                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10425051                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7183400                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7183400                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17616                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17616                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17608451                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17608451                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17608451                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17608451                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       131703                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       131703                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4702                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4702                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136405                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136405                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136405                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136405                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6463406375                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6463406375                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    481636564                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    481636564                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6945042939                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6945042939                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6945042939                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6945042939                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10556754                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10556754                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17744856                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17744856                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17744856                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17744856                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012476                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012476                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000654                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000654                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007687                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007687                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007687                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007687                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49075.619956                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49075.619956                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 102432.276478                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 102432.276478                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50914.870709                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50914.870709                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50914.870709                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50914.870709                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1918470                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             21                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 91355.714286                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25371                       # number of writebacks
system.cpu0.dcache.writebacks::total            25371                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        79459                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        79459                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         4701                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4701                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84160                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84160                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84160                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84160                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52244                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52244                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            1                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52245                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52245                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52245                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52245                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1465210723                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1465210723                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data        36906                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total        36906                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1465247629                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1465247629                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1465247629                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1465247629                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28045.531027                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28045.531027                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        36906                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        36906                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 28045.700622                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28045.700622                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 28045.700622                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 28045.700622                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.994664                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016720181                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2049839.074597                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.994664                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020825                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794863                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14857564                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14857564                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14857564                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14857564                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14857564                       # number of overall hits
system.cpu1.icache.overall_hits::total       14857564                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2488510                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2488510                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2488510                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2488510                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2488510                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2488510                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14857583                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14857583                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14857583                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14857583                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14857583                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14857583                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 130974.210526                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 130974.210526                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 130974.210526                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 130974.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 130974.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 130974.210526                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1615954                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1615954                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1615954                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1615954                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1615954                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1615954                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 124304.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 124304.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 124304.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 124304.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 124304.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 124304.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 70814                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180368156                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71070                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2537.894414                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.456517                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.543483                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.900221                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.099779                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10283595                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10283595                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6803415                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6803415                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22050                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22050                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16086                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16086                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17087010                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17087010                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17087010                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17087010                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       155480                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       155480                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       155480                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        155480                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       155480                       # number of overall misses
system.cpu1.dcache.overall_misses::total       155480                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8806087932                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8806087932                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8806087932                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8806087932                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8806087932                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8806087932                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10439075                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10439075                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6803415                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6803415                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16086                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16086                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17242490                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17242490                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17242490                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17242490                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014894                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014894                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009017                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009017                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009017                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009017                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 56638.075199                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56638.075199                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 56638.075199                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56638.075199                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 56638.075199                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56638.075199                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19355                       # number of writebacks
system.cpu1.dcache.writebacks::total            19355                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        84666                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        84666                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84666                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84666                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84666                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84666                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        70814                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        70814                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        70814                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        70814                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        70814                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        70814                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2846833122                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2846833122                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2846833122                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2846833122                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2846833122                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2846833122                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006784                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006784                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004107                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004107                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004107                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004107                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40201.557912                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40201.557912                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 40201.557912                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 40201.557912                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 40201.557912                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40201.557912                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.996747                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012342442                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1840622.621818                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.996747                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.016020                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881405                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15564117                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15564117                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15564117                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15564117                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15564117                       # number of overall hits
system.cpu2.icache.overall_hits::total       15564117                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.cpu2.icache.overall_misses::total           12                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1413825                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1413825                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1413825                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1413825                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1413825                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1413825                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15564129                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15564129                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15564129                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15564129                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15564129                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15564129                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 117818.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 117818.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 117818.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 117818.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 117818.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 117818.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1275656                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1275656                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1275656                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1275656                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1275656                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1275656                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 127565.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 127565.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 127565.600000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 127565.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 127565.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 127565.600000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 95253                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               191228993                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 95509                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2002.209143                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.568891                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.431109                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916285                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083715                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11546678                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11546678                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7643034                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7643034                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16851                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16851                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15908                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15908                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19189712                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19189712                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19189712                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19189712                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       353797                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       353797                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           85                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       353882                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        353882                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       353882                       # number of overall misses
system.cpu2.dcache.overall_misses::total       353882                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13738840743                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13738840743                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7934097                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7934097                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13746774840                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13746774840                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13746774840                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13746774840                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11900475                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11900475                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7643119                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7643119                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15908                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15908                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19543594                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19543594                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19543594                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19543594                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029730                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029730                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000011                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018107                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018107                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018107                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018107                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 38832.552970                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 38832.552970                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 93342.317647                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 93342.317647                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 38845.645837                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38845.645837                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 38845.645837                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38845.645837                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18317                       # number of writebacks
system.cpu2.dcache.writebacks::total            18317                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       258544                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       258544                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           85                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       258629                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       258629                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       258629                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       258629                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        95253                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        95253                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        95253                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        95253                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        95253                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        95253                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2626334376                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2626334376                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2626334376                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2626334376                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2626334376                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2626334376                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008004                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008004                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004874                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004874                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004874                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004874                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27572.195899                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27572.195899                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27572.195899                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27572.195899                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27572.195899                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27572.195899                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
