// SPDX-FileCopyrightText: Â© 2025 Tenstorrent AI ULC
//
// SPDX-License-Identifier: Apache-2.0

/*******************************************************************************
 * Header file for register addresses and fields
 *
 * This file was AUTO-GENERATED by this script:
 *       create_reg_c_header.py   (r2024-08-02)
 * ... from this input file:
 *       noc2axi.rdl
 * ... using this as the target address space:
 *       noc2axi
 *
 * This file should not be modified by hand.
 *
 ******************************************************************************/

#ifndef NOC2AXI_REG_H
#define NOC2AXI_REG_H

#include <stdint.h>

//==============================================================================
// Addresses for Address Map: noc2axi
//==============================================================================

#define NOC2AXI_REG_MAP_BASE_ADDR (0x02000000)
#define NOC2AXI_REG_MAP_SIZE (0x00001210)

//==============================================================================
// Addresses for Address Map: noc_niu_risc_a
//==============================================================================

#define NOC_NIU_RISC_A_REG_MAP_BASE_ADDR (0x02000000)
#define NOC_NIU_RISC_A_REG_MAP_SIZE (0x00000500)

#define NOC_NIU_RISC_A_TARGET_ADDR_LO_REG_OFFSET (0x00000000)
#define NOC_NIU_RISC_A_TARGET_ADDR_LO_REG_ADDR (0x02000000)
#define NOC_NIU_RISC_A_TARGET_ADDR_MID_REG_OFFSET (0x00000004)
#define NOC_NIU_RISC_A_TARGET_ADDR_MID_REG_ADDR (0x02000004)
#define NOC_NIU_RISC_A_TARGET_ADDR_HI_REG_OFFSET (0x00000008)
#define NOC_NIU_RISC_A_TARGET_ADDR_HI_REG_ADDR (0x02000008)
#define NOC_NIU_RISC_A_RET_ADDR_LO_REG_OFFSET (0x0000000C)
#define NOC_NIU_RISC_A_RET_ADDR_LO_REG_ADDR (0x0200000C)
#define NOC_NIU_RISC_A_RET_ADDR_MID_REG_OFFSET (0x00000010)
#define NOC_NIU_RISC_A_RET_ADDR_MID_REG_ADDR (0x02000010)
#define NOC_NIU_RISC_A_RET_ADDR_HI_REG_OFFSET (0x00000014)
#define NOC_NIU_RISC_A_RET_ADDR_HI_REG_ADDR (0x02000014)
#define NOC_NIU_RISC_A_PACKET_TAG_REG_OFFSET (0x00000018)
#define NOC_NIU_RISC_A_PACKET_TAG_REG_ADDR (0x02000018)
#define NOC_NIU_RISC_A_CMD_BRCST_REG_OFFSET (0x0000001C)
#define NOC_NIU_RISC_A_CMD_BRCST_REG_ADDR (0x0200001C)
#define NOC_NIU_RISC_A_AT_LEN_REG_OFFSET (0x00000020)
#define NOC_NIU_RISC_A_AT_LEN_REG_ADDR (0x02000020)
#define NOC_NIU_RISC_A_AT_LEN_1_REG_OFFSET (0x00000024)
#define NOC_NIU_RISC_A_AT_LEN_1_REG_ADDR (0x02000024)
#define NOC_NIU_RISC_A_AT_DATA_REG_OFFSET (0x00000028)
#define NOC_NIU_RISC_A_AT_DATA_REG_ADDR (0x02000028)
#define NOC_NIU_RISC_A_BRCST_EXCLUDE_REG_OFFSET (0x0000002C)
#define NOC_NIU_RISC_A_BRCST_EXCLUDE_REG_ADDR (0x0200002C)
#define NOC_NIU_RISC_A_L1_ACC_AT_INSTRN_REG_OFFSET (0x00000030)
#define NOC_NIU_RISC_A_L1_ACC_AT_INSTRN_REG_ADDR (0x02000030)
#define NOC_NIU_RISC_A_SECURITY_CTRL_REG_OFFSET (0x00000034)
#define NOC_NIU_RISC_A_SECURITY_CTRL_REG_ADDR (0x02000034)
#define NOC_NIU_RISC_A_CMD_CTRL_REG_OFFSET (0x00000040)
#define NOC_NIU_RISC_A_CMD_CTRL_REG_ADDR (0x02000040)
#define NOC_NIU_RISC_A_NODE_ID_REG_OFFSET (0x00000044)
#define NOC_NIU_RISC_A_NODE_ID_REG_ADDR (0x02000044)
#define NOC_NIU_RISC_A_ENDPOINT_ID_REG_OFFSET (0x00000048)
#define NOC_NIU_RISC_A_ENDPOINT_ID_REG_ADDR (0x02000048)
#define NOC_NIU_RISC_A_NUM_MEM_PARITY_ERR_REG_OFFSET (0x00000050)
#define NOC_NIU_RISC_A_NUM_MEM_PARITY_ERR_REG_ADDR (0x02000050)
#define NOC_NIU_RISC_A_NUM_HEADER_1B_ERR_REG_OFFSET (0x00000054)
#define NOC_NIU_RISC_A_NUM_HEADER_1B_ERR_REG_ADDR (0x02000054)
#define NOC_NIU_RISC_A_NUM_HEADER_2B_ERR_REG_OFFSET (0x00000058)
#define NOC_NIU_RISC_A_NUM_HEADER_2B_ERR_REG_ADDR (0x02000058)
#define NOC_NIU_RISC_A_ECC_CTRL_REG_OFFSET (0x0000005C)
#define NOC_NIU_RISC_A_ECC_CTRL_REG_ADDR (0x0200005C)
#define NOC_NIU_RISC_A_NOC_CLEAR_OUTSTANDING_REQ_CNT_REG_OFFSET (0x00000060)
#define NOC_NIU_RISC_A_NOC_CLEAR_OUTSTANDING_REQ_CNT_REG_ADDR (0x02000060)
#define NOC_NIU_RISC_A_CMD_BUF_AVAIL_REG_OFFSET (0x00000064)
#define NOC_NIU_RISC_A_CMD_BUF_AVAIL_REG_ADDR (0x02000064)
#define NOC_NIU_RISC_A_CMD_BUF_OVFL_REG_OFFSET (0x00000068)
#define NOC_NIU_RISC_A_CMD_BUF_OVFL_REG_ADDR (0x02000068)
#define NOC_NIU_RISC_A_SENT_TARGET_ADDR_LO_REG_OFFSET (0x00000080)
#define NOC_NIU_RISC_A_SENT_TARGET_ADDR_LO_REG_ADDR (0x02000080)
#define NOC_NIU_RISC_A_SENT_TARGET_ADDR_MID_REG_OFFSET (0x00000084)
#define NOC_NIU_RISC_A_SENT_TARGET_ADDR_MID_REG_ADDR (0x02000084)
#define NOC_NIU_RISC_A_SENT_TARGET_ADDR_HI_REG_OFFSET (0x00000088)
#define NOC_NIU_RISC_A_SENT_TARGET_ADDR_HI_REG_ADDR (0x02000088)
#define NOC_NIU_RISC_A_SENT_RET_ADDR_LO_REG_OFFSET (0x0000008C)
#define NOC_NIU_RISC_A_SENT_RET_ADDR_LO_REG_ADDR (0x0200008C)
#define NOC_NIU_RISC_A_SENT_RET_ADDR_MID_REG_OFFSET (0x00000090)
#define NOC_NIU_RISC_A_SENT_RET_ADDR_MID_REG_ADDR (0x02000090)
#define NOC_NIU_RISC_A_SENT_RET_ADDR_HI_REG_OFFSET (0x00000094)
#define NOC_NIU_RISC_A_SENT_RET_ADDR_HI_REG_ADDR (0x02000094)
#define NOC_NIU_RISC_A_SENT_PACKET_TAG_REG_OFFSET (0x00000098)
#define NOC_NIU_RISC_A_SENT_PACKET_TAG_REG_ADDR (0x02000098)
#define NOC_NIU_RISC_A_SENT_CMD_BRCST_REG_OFFSET (0x0000009C)
#define NOC_NIU_RISC_A_SENT_CMD_BRCST_REG_ADDR (0x0200009C)
#define NOC_NIU_RISC_A_SENT_AT_LEN_REG_OFFSET (0x000000A0)
#define NOC_NIU_RISC_A_SENT_AT_LEN_REG_ADDR (0x020000A0)
#define NOC_NIU_RISC_A_SENT_AT_LEN_1_REG_OFFSET (0x000000A4)
#define NOC_NIU_RISC_A_SENT_AT_LEN_1_REG_ADDR (0x020000A4)
#define NOC_NIU_RISC_A_SENT_AT_DATA_REG_OFFSET (0x000000A8)
#define NOC_NIU_RISC_A_SENT_AT_DATA_REG_ADDR (0x020000A8)
#define NOC_NIU_RISC_A_SENT_BRCST_EXCLUDE_REG_OFFSET (0x000000AC)
#define NOC_NIU_RISC_A_SENT_BRCST_EXCLUDE_REG_ADDR (0x020000AC)
#define NOC_NIU_RISC_A_SENT_L1_ACC_AT_INSTRN_REG_OFFSET (0x000000B0)
#define NOC_NIU_RISC_A_SENT_L1_ACC_AT_INSTRN_REG_ADDR (0x020000B0)
#define NOC_NIU_RISC_A_SENT_SECURITY_CTRL_REG_OFFSET (0x000000B4)
#define NOC_NIU_RISC_A_SENT_SECURITY_CTRL_REG_ADDR (0x020000B4)
#define NOC_NIU_RISC_A_NIU_CONFIG_REG_OFFSET (0x00000100)
#define NOC_NIU_RISC_A_NIU_CONFIG_REG_ADDR (0x02000100)
#define NOC_NIU_RISC_A_ROUTER_CONFIG_REG_OFFSET (0x00000104)
#define NOC_NIU_RISC_A_ROUTER_CONFIG_REG_ADDR (0x02000104)
#define NOC_NIU_RISC_A_BROADCAST_CONFIG_0__REG_OFFSET (0x00000108)
#define NOC_NIU_RISC_A_BROADCAST_CONFIG_0__REG_ADDR (0x02000108)
#define NOC_NIU_RISC_A_BROADCAST_CONFIG_1__REG_OFFSET (0x0000010C)
#define NOC_NIU_RISC_A_BROADCAST_CONFIG_1__REG_ADDR (0x0200010C)
#define NOC_NIU_RISC_A_BROADCAST_CONFIG_2__REG_OFFSET (0x00000110)
#define NOC_NIU_RISC_A_BROADCAST_CONFIG_2__REG_ADDR (0x02000110)
#define NOC_NIU_RISC_A_BROADCAST_CONFIG_3__REG_OFFSET (0x00000114)
#define NOC_NIU_RISC_A_BROADCAST_CONFIG_3__REG_ADDR (0x02000114)
#define NOC_NIU_RISC_A_MEM_SHUTDOWN_CONTROL_REG_OFFSET (0x00000118)
#define NOC_NIU_RISC_A_MEM_SHUTDOWN_CONTROL_REG_ADDR (0x02000118)
#define NOC_NIU_RISC_A_DEBUG_COUNTER_RESET_REG_OFFSET (0x0000011C)
#define NOC_NIU_RISC_A_DEBUG_COUNTER_RESET_REG_ADDR (0x0200011C)
#define NOC_NIU_RISC_A_MST_IF_INTP_TRANS_COUNT_RTZ_CFG_REG_OFFSET (0x00000120)
#define NOC_NIU_RISC_A_MST_IF_INTP_TRANS_COUNT_RTZ_CFG_REG_ADDR (0x02000120)
#define NOC_NIU_RISC_A_MST_IF_INTP_TRANS_COUNT_RTZ_CLR_REG_OFFSET (0x00000124)
#define NOC_NIU_RISC_A_MST_IF_INTP_TRANS_COUNT_RTZ_CLR_REG_ADDR (0x02000124)
#define NOC_NIU_RISC_A_VC_DIM_ORDER_REG_OFFSET (0x00000128)
#define NOC_NIU_RISC_A_VC_DIM_ORDER_REG_ADDR (0x02000128)
#define NOC_NIU_RISC_A_THROTTLER_CYCLES_PER_WINDOW_REG_OFFSET (0x0000012C)
#define NOC_NIU_RISC_A_THROTTLER_CYCLES_PER_WINDOW_REG_ADDR (0x0200012C)
#define NOC_NIU_RISC_A_THROTTLER_HANDSHAKES_PER_WINDOW_NIU_REG_OFFSET (0x00000130)
#define NOC_NIU_RISC_A_THROTTLER_HANDSHAKES_PER_WINDOW_NIU_REG_ADDR (0x02000130)
#define NOC_NIU_RISC_A_THROTTLER_HANDSHAKES_PER_WINDOW_NORTH_REG_OFFSET (0x00000134)
#define NOC_NIU_RISC_A_THROTTLER_HANDSHAKES_PER_WINDOW_NORTH_REG_ADDR (0x02000134)
#define NOC_NIU_RISC_A_THROTTLER_HANDSHAKES_PER_WINDOW_EAST_REG_OFFSET (0x00000138)
#define NOC_NIU_RISC_A_THROTTLER_HANDSHAKES_PER_WINDOW_EAST_REG_ADDR (0x02000138)
#define NOC_NIU_RISC_A_THROTTLER_HANDSHAKES_PER_WINDOW_SOUTH_REG_OFFSET (0x0000013C)
#define NOC_NIU_RISC_A_THROTTLER_HANDSHAKES_PER_WINDOW_SOUTH_REG_ADDR (0x0200013C)
#define NOC_NIU_RISC_A_THROTTLER_HANDSHAKES_PER_WINDOW_WEST_REG_OFFSET (0x00000140)
#define NOC_NIU_RISC_A_THROTTLER_HANDSHAKES_PER_WINDOW_WEST_REG_ADDR (0x02000140)
#define NOC_NIU_RISC_A_NIU_TIMEOUT_DETECTED_REG_OFFSET (0x00000144)
#define NOC_NIU_RISC_A_NIU_TIMEOUT_DETECTED_REG_ADDR (0x02000144)
#define NOC_NIU_RISC_A_NIU_TIMEOUT_VALUE_0__REG_OFFSET (0x00000148)
#define NOC_NIU_RISC_A_NIU_TIMEOUT_VALUE_0__REG_ADDR (0x02000148)
#define NOC_NIU_RISC_A_NIU_TIMEOUT_VALUE_1__REG_OFFSET (0x0000014C)
#define NOC_NIU_RISC_A_NIU_TIMEOUT_VALUE_1__REG_ADDR (0x0200014C)
#define NOC_NIU_RISC_A_INVALID_FENCE_START_ADDR_LO_0_REG_OFFSET (0x00000150)
#define NOC_NIU_RISC_A_INVALID_FENCE_START_ADDR_LO_0_REG_ADDR (0x02000150)
#define NOC_NIU_RISC_A_INVALID_FENCE_START_ADDR_HI_0_REG_OFFSET (0x00000154)
#define NOC_NIU_RISC_A_INVALID_FENCE_START_ADDR_HI_0_REG_ADDR (0x02000154)
#define NOC_NIU_RISC_A_INVALID_FENCE_END_ADDR_LO_0_REG_OFFSET (0x00000158)
#define NOC_NIU_RISC_A_INVALID_FENCE_END_ADDR_LO_0_REG_ADDR (0x02000158)
#define NOC_NIU_RISC_A_INVALID_FENCE_END_ADDR_HI_0_REG_OFFSET (0x0000015C)
#define NOC_NIU_RISC_A_INVALID_FENCE_END_ADDR_HI_0_REG_ADDR (0x0200015C)
#define NOC_NIU_RISC_A_INVALID_FENCE_START_ADDR_LO_1_REG_OFFSET (0x00000160)
#define NOC_NIU_RISC_A_INVALID_FENCE_START_ADDR_LO_1_REG_ADDR (0x02000160)
#define NOC_NIU_RISC_A_INVALID_FENCE_START_ADDR_HI_1_REG_OFFSET (0x00000164)
#define NOC_NIU_RISC_A_INVALID_FENCE_START_ADDR_HI_1_REG_ADDR (0x02000164)
#define NOC_NIU_RISC_A_INVALID_FENCE_END_ADDR_LO_1_REG_OFFSET (0x00000168)
#define NOC_NIU_RISC_A_INVALID_FENCE_END_ADDR_LO_1_REG_ADDR (0x02000168)
#define NOC_NIU_RISC_A_INVALID_FENCE_END_ADDR_HI_1_REG_OFFSET (0x0000016C)
#define NOC_NIU_RISC_A_INVALID_FENCE_END_ADDR_HI_1_REG_ADDR (0x0200016C)
#define NOC_NIU_RISC_A_INVALID_FENCE_START_ADDR_LO_2_REG_OFFSET (0x00000170)
#define NOC_NIU_RISC_A_INVALID_FENCE_START_ADDR_LO_2_REG_ADDR (0x02000170)
#define NOC_NIU_RISC_A_INVALID_FENCE_START_ADDR_HI_2_REG_OFFSET (0x00000174)
#define NOC_NIU_RISC_A_INVALID_FENCE_START_ADDR_HI_2_REG_ADDR (0x02000174)
#define NOC_NIU_RISC_A_INVALID_FENCE_END_ADDR_LO_2_REG_OFFSET (0x00000178)
#define NOC_NIU_RISC_A_INVALID_FENCE_END_ADDR_LO_2_REG_ADDR (0x02000178)
#define NOC_NIU_RISC_A_INVALID_FENCE_END_ADDR_HI_2_REG_OFFSET (0x0000017C)
#define NOC_NIU_RISC_A_INVALID_FENCE_END_ADDR_HI_2_REG_ADDR (0x0200017C)
#define NOC_NIU_RISC_A_INVALID_FENCE_START_ADDR_LO_3_REG_OFFSET (0x00000180)
#define NOC_NIU_RISC_A_INVALID_FENCE_START_ADDR_LO_3_REG_ADDR (0x02000180)
#define NOC_NIU_RISC_A_INVALID_FENCE_START_ADDR_HI_3_REG_OFFSET (0x00000184)
#define NOC_NIU_RISC_A_INVALID_FENCE_START_ADDR_HI_3_REG_ADDR (0x02000184)
#define NOC_NIU_RISC_A_INVALID_FENCE_END_ADDR_LO_3_REG_OFFSET (0x00000188)
#define NOC_NIU_RISC_A_INVALID_FENCE_END_ADDR_LO_3_REG_ADDR (0x02000188)
#define NOC_NIU_RISC_A_INVALID_FENCE_END_ADDR_HI_3_REG_OFFSET (0x0000018C)
#define NOC_NIU_RISC_A_INVALID_FENCE_END_ADDR_HI_3_REG_ADDR (0x0200018C)
#define NOC_NIU_RISC_A_UNUSED_0_REG_OFFSET (0x00000190)
#define NOC_NIU_RISC_A_UNUSED_0_REG_ADDR (0x02000190)
#define NOC_NIU_RISC_A_UNUSED_1_REG_OFFSET (0x00000194)
#define NOC_NIU_RISC_A_UNUSED_1_REG_ADDR (0x02000194)
#define NOC_NIU_RISC_A_UNUSED_2_REG_OFFSET (0x00000198)
#define NOC_NIU_RISC_A_UNUSED_2_REG_ADDR (0x02000198)
#define NOC_NIU_RISC_A_UNUSED_3_REG_OFFSET (0x0000019C)
#define NOC_NIU_RISC_A_UNUSED_3_REG_ADDR (0x0200019C)
#define NOC_NIU_RISC_A_UNUSED_4_REG_OFFSET (0x000001A0)
#define NOC_NIU_RISC_A_UNUSED_4_REG_ADDR (0x020001A0)
#define NOC_NIU_RISC_A_UNUSED_5_REG_OFFSET (0x000001A4)
#define NOC_NIU_RISC_A_UNUSED_5_REG_ADDR (0x020001A4)
#define NOC_NIU_RISC_A_UNUSED_6_REG_OFFSET (0x000001A8)
#define NOC_NIU_RISC_A_UNUSED_6_REG_ADDR (0x020001A8)
#define NOC_NIU_RISC_A_UNUSED_7_REG_OFFSET (0x000001AC)
#define NOC_NIU_RISC_A_UNUSED_7_REG_ADDR (0x020001AC)
#define NOC_NIU_RISC_A_VC_THROTTLER_HANDSHAKES_PER_WINDOW_0__REG_OFFSET (0x000001B0)
#define NOC_NIU_RISC_A_VC_THROTTLER_HANDSHAKES_PER_WINDOW_0__REG_ADDR (0x020001B0)
#define NOC_NIU_RISC_A_VC_THROTTLER_HANDSHAKES_PER_WINDOW_1__REG_OFFSET (0x000001B4)
#define NOC_NIU_RISC_A_VC_THROTTLER_HANDSHAKES_PER_WINDOW_1__REG_ADDR (0x020001B4)
#define NOC_NIU_RISC_A_VC_THROTTLER_HANDSHAKES_PER_WINDOW_2__REG_OFFSET (0x000001B8)
#define NOC_NIU_RISC_A_VC_THROTTLER_HANDSHAKES_PER_WINDOW_2__REG_ADDR (0x020001B8)
#define NOC_NIU_RISC_A_VC_THROTTLER_HANDSHAKES_PER_WINDOW_3__REG_OFFSET (0x000001BC)
#define NOC_NIU_RISC_A_VC_THROTTLER_HANDSHAKES_PER_WINDOW_3__REG_ADDR (0x020001BC)
#define NOC_NIU_RISC_A_VC_THROTTLER_CYCLES_PER_WINDOW_REG_OFFSET (0x000001C0)
#define NOC_NIU_RISC_A_VC_THROTTLER_CYCLES_PER_WINDOW_REG_ADDR (0x020001C0)
#define NOC_NIU_RISC_A_NIU_MST_ATOMIC_RESP_RECEIVED_REG_OFFSET (0x00000200)
#define NOC_NIU_RISC_A_NIU_MST_ATOMIC_RESP_RECEIVED_REG_ADDR (0x02000200)
#define NOC_NIU_RISC_A_NIU_MST_WR_ACK_RECEIVED_REG_OFFSET (0x00000204)
#define NOC_NIU_RISC_A_NIU_MST_WR_ACK_RECEIVED_REG_ADDR (0x02000204)
#define NOC_NIU_RISC_A_NIU_MST_RD_RESP_RECEIVED_REG_OFFSET (0x00000208)
#define NOC_NIU_RISC_A_NIU_MST_RD_RESP_RECEIVED_REG_ADDR (0x02000208)
#define NOC_NIU_RISC_A_NIU_MST_RD_DATA_WORD_RECEIVED_REG_OFFSET (0x0000020C)
#define NOC_NIU_RISC_A_NIU_MST_RD_DATA_WORD_RECEIVED_REG_ADDR (0x0200020C)
#define NOC_NIU_RISC_A_NIU_MST_CMD_ACCEPTED_REG_OFFSET (0x00000210)
#define NOC_NIU_RISC_A_NIU_MST_CMD_ACCEPTED_REG_ADDR (0x02000210)
#define NOC_NIU_RISC_A_NIU_MST_RD_REQ_SENT_REG_OFFSET (0x00000214)
#define NOC_NIU_RISC_A_NIU_MST_RD_REQ_SENT_REG_ADDR (0x02000214)
#define NOC_NIU_RISC_A_NIU_MST_NONPOSTED_ATOMIC_SENT_REG_OFFSET (0x00000218)
#define NOC_NIU_RISC_A_NIU_MST_NONPOSTED_ATOMIC_SENT_REG_ADDR (0x02000218)
#define NOC_NIU_RISC_A_NIU_MST_POSTED_ATOMIC_SENT_REG_OFFSET (0x0000021C)
#define NOC_NIU_RISC_A_NIU_MST_POSTED_ATOMIC_SENT_REG_ADDR (0x0200021C)
#define NOC_NIU_RISC_A_NIU_MST_NONPOSTED_WR_DATA_WORD_SENT_REG_OFFSET (0x00000220)
#define NOC_NIU_RISC_A_NIU_MST_NONPOSTED_WR_DATA_WORD_SENT_REG_ADDR (0x02000220)
#define NOC_NIU_RISC_A_NIU_MST_POSTED_WR_DATA_WORD_SENT_REG_OFFSET (0x00000224)
#define NOC_NIU_RISC_A_NIU_MST_POSTED_WR_DATA_WORD_SENT_REG_ADDR (0x02000224)
#define NOC_NIU_RISC_A_NIU_MST_NONPOSTED_WR_REQ_SENT_REG_OFFSET (0x00000228)
#define NOC_NIU_RISC_A_NIU_MST_NONPOSTED_WR_REQ_SENT_REG_ADDR (0x02000228)
#define NOC_NIU_RISC_A_NIU_MST_POSTED_WR_REQ_SENT_REG_OFFSET (0x0000022C)
#define NOC_NIU_RISC_A_NIU_MST_POSTED_WR_REQ_SENT_REG_ADDR (0x0200022C)
#define NOC_NIU_RISC_A_NIU_MST_NONPOSTED_WR_REQ_STARTED_REG_OFFSET (0x00000230)
#define NOC_NIU_RISC_A_NIU_MST_NONPOSTED_WR_REQ_STARTED_REG_ADDR (0x02000230)
#define NOC_NIU_RISC_A_NIU_MST_POSTED_WR_REQ_STARTED_REG_OFFSET (0x00000234)
#define NOC_NIU_RISC_A_NIU_MST_POSTED_WR_REQ_STARTED_REG_ADDR (0x02000234)
#define NOC_NIU_RISC_A_NIU_MST_RD_REQ_STARTED_REG_OFFSET (0x00000238)
#define NOC_NIU_RISC_A_NIU_MST_RD_REQ_STARTED_REG_ADDR (0x02000238)
#define NOC_NIU_RISC_A_NIU_MST_NONPOSTED_ATOMIC_STARTED_REG_OFFSET (0x0000023C)
#define NOC_NIU_RISC_A_NIU_MST_NONPOSTED_ATOMIC_STARTED_REG_ADDR (0x0200023C)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_0__REG_OFFSET (0x00000240)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_0__REG_ADDR (0x02000240)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_1__REG_OFFSET (0x00000244)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_1__REG_ADDR (0x02000244)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_2__REG_OFFSET (0x00000248)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_2__REG_ADDR (0x02000248)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_3__REG_OFFSET (0x0000024C)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_3__REG_ADDR (0x0200024C)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_4__REG_OFFSET (0x00000250)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_4__REG_ADDR (0x02000250)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_5__REG_OFFSET (0x00000254)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_5__REG_ADDR (0x02000254)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_6__REG_OFFSET (0x00000258)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_6__REG_ADDR (0x02000258)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_7__REG_OFFSET (0x0000025C)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_7__REG_ADDR (0x0200025C)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_8__REG_OFFSET (0x00000260)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_8__REG_ADDR (0x02000260)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_9__REG_OFFSET (0x00000264)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_9__REG_ADDR (0x02000264)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_10__REG_OFFSET (0x00000268)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_10__REG_ADDR (0x02000268)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_11__REG_OFFSET (0x0000026C)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_11__REG_ADDR (0x0200026C)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_12__REG_OFFSET (0x00000270)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_12__REG_ADDR (0x02000270)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_13__REG_OFFSET (0x00000274)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_13__REG_ADDR (0x02000274)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_14__REG_OFFSET (0x00000278)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_14__REG_ADDR (0x02000278)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_15__REG_OFFSET (0x0000027C)
#define NOC_NIU_RISC_A_NIU_MST_REQS_OUTSTANDING_ID_15__REG_ADDR (0x0200027C)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_0__REG_OFFSET (0x00000280)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_0__REG_ADDR (0x02000280)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_1__REG_OFFSET (0x00000284)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_1__REG_ADDR (0x02000284)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_2__REG_OFFSET (0x00000288)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_2__REG_ADDR (0x02000288)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_3__REG_OFFSET (0x0000028C)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_3__REG_ADDR (0x0200028C)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_4__REG_OFFSET (0x00000290)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_4__REG_ADDR (0x02000290)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_5__REG_OFFSET (0x00000294)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_5__REG_ADDR (0x02000294)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_6__REG_OFFSET (0x00000298)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_6__REG_ADDR (0x02000298)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_7__REG_OFFSET (0x0000029C)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_7__REG_ADDR (0x0200029C)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_8__REG_OFFSET (0x000002A0)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_8__REG_ADDR (0x020002A0)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_9__REG_OFFSET (0x000002A4)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_9__REG_ADDR (0x020002A4)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_10__REG_OFFSET (0x000002A8)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_10__REG_ADDR (0x020002A8)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_11__REG_OFFSET (0x000002AC)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_11__REG_ADDR (0x020002AC)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_12__REG_OFFSET (0x000002B0)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_12__REG_ADDR (0x020002B0)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_13__REG_OFFSET (0x000002B4)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_13__REG_ADDR (0x020002B4)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_14__REG_OFFSET (0x000002B8)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_14__REG_ADDR (0x020002B8)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_15__REG_OFFSET (0x000002BC)
#define NOC_NIU_RISC_A_NIU_MST_WRITE_REQS_OUTGOING_ID_15__REG_ADDR (0x020002BC)
#define NOC_NIU_RISC_A_NIU_SLV_ATOMIC_RESP_SENT_REG_OFFSET (0x000002C0)
#define NOC_NIU_RISC_A_NIU_SLV_ATOMIC_RESP_SENT_REG_ADDR (0x020002C0)
#define NOC_NIU_RISC_A_NIU_SLV_WR_ACK_SENT_REG_OFFSET (0x000002C4)
#define NOC_NIU_RISC_A_NIU_SLV_WR_ACK_SENT_REG_ADDR (0x020002C4)
#define NOC_NIU_RISC_A_NIU_SLV_RD_RESP_SENT_REG_OFFSET (0x000002C8)
#define NOC_NIU_RISC_A_NIU_SLV_RD_RESP_SENT_REG_ADDR (0x020002C8)
#define NOC_NIU_RISC_A_NIU_SLV_RD_DATA_WORD_SENT_REG_OFFSET (0x000002CC)
#define NOC_NIU_RISC_A_NIU_SLV_RD_DATA_WORD_SENT_REG_ADDR (0x020002CC)
#define NOC_NIU_RISC_A_NIU_SLV_REQ_ACCEPTED_REG_OFFSET (0x000002D0)
#define NOC_NIU_RISC_A_NIU_SLV_REQ_ACCEPTED_REG_ADDR (0x020002D0)
#define NOC_NIU_RISC_A_NIU_SLV_RD_REQ_RECEIVED_REG_OFFSET (0x000002D4)
#define NOC_NIU_RISC_A_NIU_SLV_RD_REQ_RECEIVED_REG_ADDR (0x020002D4)
#define NOC_NIU_RISC_A_NIU_SLV_NONPOSTED_ATOMIC_RECEIVED_REG_OFFSET (0x000002D8)
#define NOC_NIU_RISC_A_NIU_SLV_NONPOSTED_ATOMIC_RECEIVED_REG_ADDR (0x020002D8)
#define NOC_NIU_RISC_A_NIU_SLV_POSTED_ATOMIC_RECEIVED_REG_OFFSET (0x000002DC)
#define NOC_NIU_RISC_A_NIU_SLV_POSTED_ATOMIC_RECEIVED_REG_ADDR (0x020002DC)
#define NOC_NIU_RISC_A_NIU_SLV_NONPOSTED_WR_DATA_WORD_RECEIVED_REG_OFFSET (0x000002E0)
#define NOC_NIU_RISC_A_NIU_SLV_NONPOSTED_WR_DATA_WORD_RECEIVED_REG_ADDR (0x020002E0)
#define NOC_NIU_RISC_A_NIU_SLV_POSTED_WR_DATA_WORD_RECEIVED_REG_OFFSET (0x000002E4)
#define NOC_NIU_RISC_A_NIU_SLV_POSTED_WR_DATA_WORD_RECEIVED_REG_ADDR (0x020002E4)
#define NOC_NIU_RISC_A_NIU_SLV_NONPOSTED_WR_REQ_RECEIVED_REG_OFFSET (0x000002E8)
#define NOC_NIU_RISC_A_NIU_SLV_NONPOSTED_WR_REQ_RECEIVED_REG_ADDR (0x020002E8)
#define NOC_NIU_RISC_A_NIU_SLV_POSTED_WR_REQ_RECEIVED_REG_OFFSET (0x000002EC)
#define NOC_NIU_RISC_A_NIU_SLV_POSTED_WR_REQ_RECEIVED_REG_ADDR (0x020002EC)
#define NOC_NIU_RISC_A_NIU_SLV_NONPOSTED_WR_REQ_STARTED_REG_OFFSET (0x000002F0)
#define NOC_NIU_RISC_A_NIU_SLV_NONPOSTED_WR_REQ_STARTED_REG_ADDR (0x020002F0)
#define NOC_NIU_RISC_A_NIU_SLV_POSTED_WR_REQ_STARTED_REG_OFFSET (0x000002F4)
#define NOC_NIU_RISC_A_NIU_SLV_POSTED_WR_REQ_STARTED_REG_ADDR (0x020002F4)
#define NOC_NIU_RISC_A_MST_IF_INTP_TRANS_COUNT_RTZ_NUM_REG_OFFSET (0x000002F8)
#define NOC_NIU_RISC_A_MST_IF_INTP_TRANS_COUNT_RTZ_NUM_REG_ADDR (0x020002F8)
#define NOC_NIU_RISC_A_MST_IF_INTP_TRANS_COUNT_RTZ_SOURCE_REG_OFFSET (0x000002FC)
#define NOC_NIU_RISC_A_MST_IF_INTP_TRANS_COUNT_RTZ_SOURCE_REG_ADDR (0x020002FC)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_0_START_LO_REG_OFFSET (0x00000400)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_0_START_LO_REG_ADDR (0x02000400)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_0_START_HI_REG_OFFSET (0x00000404)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_0_START_HI_REG_ADDR (0x02000404)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_0_END_LO_REG_OFFSET (0x00000408)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_0_END_LO_REG_ADDR (0x02000408)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_0_END_HI_REG_OFFSET (0x0000040C)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_0_END_HI_REG_ADDR (0x0200040C)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_1_START_LO_REG_OFFSET (0x00000410)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_1_START_LO_REG_ADDR (0x02000410)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_1_START_HI_REG_OFFSET (0x00000414)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_1_START_HI_REG_ADDR (0x02000414)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_1_END_LO_REG_OFFSET (0x00000418)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_1_END_LO_REG_ADDR (0x02000418)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_1_END_HI_REG_OFFSET (0x0000041C)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_1_END_HI_REG_ADDR (0x0200041C)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_2_START_LO_REG_OFFSET (0x00000420)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_2_START_LO_REG_ADDR (0x02000420)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_2_START_HI_REG_OFFSET (0x00000424)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_2_START_HI_REG_ADDR (0x02000424)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_2_END_LO_REG_OFFSET (0x00000428)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_2_END_LO_REG_ADDR (0x02000428)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_2_END_HI_REG_OFFSET (0x0000042C)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_2_END_HI_REG_ADDR (0x0200042C)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_3_START_LO_REG_OFFSET (0x00000430)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_3_START_LO_REG_ADDR (0x02000430)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_3_START_HI_REG_OFFSET (0x00000434)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_3_START_HI_REG_ADDR (0x02000434)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_3_END_LO_REG_OFFSET (0x00000438)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_3_END_LO_REG_ADDR (0x02000438)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_3_END_HI_REG_OFFSET (0x0000043C)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_3_END_HI_REG_ADDR (0x0200043C)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_4_START_LO_REG_OFFSET (0x00000440)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_4_START_LO_REG_ADDR (0x02000440)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_4_START_HI_REG_OFFSET (0x00000444)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_4_START_HI_REG_ADDR (0x02000444)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_4_END_LO_REG_OFFSET (0x00000448)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_4_END_LO_REG_ADDR (0x02000448)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_4_END_HI_REG_OFFSET (0x0000044C)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_4_END_HI_REG_ADDR (0x0200044C)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_5_START_LO_REG_OFFSET (0x00000450)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_5_START_LO_REG_ADDR (0x02000450)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_5_START_HI_REG_OFFSET (0x00000454)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_5_START_HI_REG_ADDR (0x02000454)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_5_END_LO_REG_OFFSET (0x00000458)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_5_END_LO_REG_ADDR (0x02000458)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_5_END_HI_REG_OFFSET (0x0000045C)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_5_END_HI_REG_ADDR (0x0200045C)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_6_START_LO_REG_OFFSET (0x00000460)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_6_START_LO_REG_ADDR (0x02000460)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_6_START_HI_REG_OFFSET (0x00000464)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_6_START_HI_REG_ADDR (0x02000464)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_6_END_LO_REG_OFFSET (0x00000468)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_6_END_LO_REG_ADDR (0x02000468)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_6_END_HI_REG_OFFSET (0x0000046C)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_6_END_HI_REG_ADDR (0x0200046C)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_7_START_LO_REG_OFFSET (0x00000470)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_7_START_LO_REG_ADDR (0x02000470)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_7_START_HI_REG_OFFSET (0x00000474)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_7_START_HI_REG_ADDR (0x02000474)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_7_END_LO_REG_OFFSET (0x00000478)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_7_END_LO_REG_ADDR (0x02000478)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_7_END_HI_REG_OFFSET (0x0000047C)
#define NOC_NIU_RISC_A_SEC_FENCE_RANGE_7_END_HI_REG_ADDR (0x0200047C)
#define NOC_NIU_RISC_A_SEC_FENCE_ATTRIBUTE_0__REG_OFFSET (0x00000480)
#define NOC_NIU_RISC_A_SEC_FENCE_ATTRIBUTE_0__REG_ADDR (0x02000480)
#define NOC_NIU_RISC_A_SEC_FENCE_ATTRIBUTE_1__REG_OFFSET (0x00000484)
#define NOC_NIU_RISC_A_SEC_FENCE_ATTRIBUTE_1__REG_ADDR (0x02000484)
#define NOC_NIU_RISC_A_SEC_FENCE_ATTRIBUTE_2__REG_OFFSET (0x00000488)
#define NOC_NIU_RISC_A_SEC_FENCE_ATTRIBUTE_2__REG_ADDR (0x02000488)
#define NOC_NIU_RISC_A_SEC_FENCE_ATTRIBUTE_3__REG_OFFSET (0x0000048C)
#define NOC_NIU_RISC_A_SEC_FENCE_ATTRIBUTE_3__REG_ADDR (0x0200048C)
#define NOC_NIU_RISC_A_SEC_FENCE_ATTRIBUTE_4__REG_OFFSET (0x00000490)
#define NOC_NIU_RISC_A_SEC_FENCE_ATTRIBUTE_4__REG_ADDR (0x02000490)
#define NOC_NIU_RISC_A_SEC_FENCE_ATTRIBUTE_5__REG_OFFSET (0x00000494)
#define NOC_NIU_RISC_A_SEC_FENCE_ATTRIBUTE_5__REG_ADDR (0x02000494)
#define NOC_NIU_RISC_A_SEC_FENCE_ATTRIBUTE_6__REG_OFFSET (0x00000498)
#define NOC_NIU_RISC_A_SEC_FENCE_ATTRIBUTE_6__REG_ADDR (0x02000498)
#define NOC_NIU_RISC_A_SEC_FENCE_ATTRIBUTE_7__REG_OFFSET (0x0000049C)
#define NOC_NIU_RISC_A_SEC_FENCE_ATTRIBUTE_7__REG_ADDR (0x0200049C)
#define NOC_NIU_RISC_A_SEC_FENCE_MASTER_LEVEL_REG_OFFSET (0x000004A0)
#define NOC_NIU_RISC_A_SEC_FENCE_MASTER_LEVEL_REG_ADDR (0x020004A0)
#define NOC_NIU_RISC_A_SEC_FENCE_VIOLATION_FIFO_STATUS_REG_OFFSET (0x000004A4)
#define NOC_NIU_RISC_A_SEC_FENCE_VIOLATION_FIFO_STATUS_REG_ADDR (0x020004A4)
#define NOC_NIU_RISC_A_SEC_FENCE_VIOLATION_FIFO_RDDATA_REG_OFFSET (0x000004A8)
#define NOC_NIU_RISC_A_SEC_FENCE_VIOLATION_FIFO_RDDATA_REG_ADDR (0x020004A8)
#define NOC_NIU_RISC_A_SEC_FENCE_DEFAULT_RANGE_ATTRIBUTE_REG_OFFSET (0x000004EC)
#define NOC_NIU_RISC_A_SEC_FENCE_DEFAULT_RANGE_ATTRIBUTE_REG_ADDR (0x020004EC)
#define NOC_NIU_RISC_A_SEC_FENCE_DEFAULT_RANGE_START_LO_REG_OFFSET (0x000004F0)
#define NOC_NIU_RISC_A_SEC_FENCE_DEFAULT_RANGE_START_LO_REG_ADDR (0x020004F0)
#define NOC_NIU_RISC_A_SEC_FENCE_DEFAULT_RANGE_START_HI_REG_OFFSET (0x000004F4)
#define NOC_NIU_RISC_A_SEC_FENCE_DEFAULT_RANGE_START_HI_REG_ADDR (0x020004F4)
#define NOC_NIU_RISC_A_SEC_FENCE_DEFAULT_RANGE_END_LO_REG_OFFSET (0x000004F8)
#define NOC_NIU_RISC_A_SEC_FENCE_DEFAULT_RANGE_END_LO_REG_ADDR (0x020004F8)
#define NOC_NIU_RISC_A_SEC_FENCE_DEFAULT_RANGE_END_HI_REG_OFFSET (0x000004FC)
#define NOC_NIU_RISC_A_SEC_FENCE_DEFAULT_RANGE_END_HI_REG_ADDR (0x020004FC)

//==============================================================================
// Addresses for Address Map: noc2axi_local_a
//==============================================================================

#define NOC2AXI_LOCAL_A_REG_MAP_BASE_ADDR (0x02001000)
#define NOC2AXI_LOCAL_A_REG_MAP_SIZE (0x00000144)

#define NOC2AXI_LOCAL_A_MST_WR_MEM_FULL_THRESH_REG_OFFSET (0x00000000)
#define NOC2AXI_LOCAL_A_MST_WR_MEM_FULL_THRESH_REG_ADDR (0x02001000)
#define NOC2AXI_LOCAL_A_MST_RD_MEM_FULL_THRESH_REG_OFFSET (0x00000004)
#define NOC2AXI_LOCAL_A_MST_RD_MEM_FULL_THRESH_REG_ADDR (0x02001004)
#define NOC2AXI_LOCAL_A_MST_WR_DISABLE_BYTE_ENABLE_REG_OFFSET (0x00000008)
#define NOC2AXI_LOCAL_A_MST_WR_DISABLE_BYTE_ENABLE_REG_ADDR (0x02001008)
#define NOC2AXI_LOCAL_A_SCRATCH_0__REG_OFFSET (0x00000010)
#define NOC2AXI_LOCAL_A_SCRATCH_0__REG_ADDR (0x02001010)
#define NOC2AXI_LOCAL_A_SCRATCH_1__REG_OFFSET (0x00000014)
#define NOC2AXI_LOCAL_A_SCRATCH_1__REG_ADDR (0x02001014)
#define NOC2AXI_LOCAL_A_SCRATCH_2__REG_OFFSET (0x00000018)
#define NOC2AXI_LOCAL_A_SCRATCH_2__REG_ADDR (0x02001018)
#define NOC2AXI_LOCAL_A_SCRATCH_3__REG_OFFSET (0x0000001C)
#define NOC2AXI_LOCAL_A_SCRATCH_3__REG_ADDR (0x0200101C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_0_REG_OFFSET (0x00000020)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_0_REG_ADDR (0x02001020)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_0_REG_OFFSET (0x00000024)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_0_REG_ADDR (0x02001024)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_0_REG_OFFSET (0x00000028)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_0_REG_ADDR (0x02001028)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_0_REG_OFFSET (0x0000002C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_0_REG_ADDR (0x0200102C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_1_REG_OFFSET (0x00000030)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_1_REG_ADDR (0x02001030)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_1_REG_OFFSET (0x00000034)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_1_REG_ADDR (0x02001034)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_1_REG_OFFSET (0x00000038)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_1_REG_ADDR (0x02001038)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_1_REG_OFFSET (0x0000003C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_1_REG_ADDR (0x0200103C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_2_REG_OFFSET (0x00000040)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_2_REG_ADDR (0x02001040)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_2_REG_OFFSET (0x00000044)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_2_REG_ADDR (0x02001044)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_2_REG_OFFSET (0x00000048)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_2_REG_ADDR (0x02001048)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_2_REG_OFFSET (0x0000004C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_2_REG_ADDR (0x0200104C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_3_REG_OFFSET (0x00000050)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_3_REG_ADDR (0x02001050)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_3_REG_OFFSET (0x00000054)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_3_REG_ADDR (0x02001054)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_3_REG_OFFSET (0x00000058)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_3_REG_ADDR (0x02001058)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_3_REG_OFFSET (0x0000005C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_3_REG_ADDR (0x0200105C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_4_REG_OFFSET (0x00000060)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_4_REG_ADDR (0x02001060)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_4_REG_OFFSET (0x00000064)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_4_REG_ADDR (0x02001064)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_4_REG_OFFSET (0x00000068)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_4_REG_ADDR (0x02001068)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_4_REG_OFFSET (0x0000006C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_4_REG_ADDR (0x0200106C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_5_REG_OFFSET (0x00000070)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_5_REG_ADDR (0x02001070)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_5_REG_OFFSET (0x00000074)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_5_REG_ADDR (0x02001074)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_5_REG_OFFSET (0x00000078)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_5_REG_ADDR (0x02001078)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_5_REG_OFFSET (0x0000007C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_5_REG_ADDR (0x0200107C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_6_REG_OFFSET (0x00000080)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_6_REG_ADDR (0x02001080)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_6_REG_OFFSET (0x00000084)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_6_REG_ADDR (0x02001084)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_6_REG_OFFSET (0x00000088)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_6_REG_ADDR (0x02001088)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_6_REG_OFFSET (0x0000008C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_6_REG_ADDR (0x0200108C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_7_REG_OFFSET (0x00000090)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_7_REG_ADDR (0x02001090)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_7_REG_OFFSET (0x00000094)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_7_REG_ADDR (0x02001094)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_7_REG_OFFSET (0x00000098)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_7_REG_ADDR (0x02001098)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_7_REG_OFFSET (0x0000009C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_7_REG_ADDR (0x0200109C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_8_REG_OFFSET (0x000000A0)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_8_REG_ADDR (0x020010A0)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_8_REG_OFFSET (0x000000A4)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_8_REG_ADDR (0x020010A4)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_8_REG_OFFSET (0x000000A8)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_8_REG_ADDR (0x020010A8)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_8_REG_OFFSET (0x000000AC)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_8_REG_ADDR (0x020010AC)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_9_REG_OFFSET (0x000000B0)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_9_REG_ADDR (0x020010B0)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_9_REG_OFFSET (0x000000B4)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_9_REG_ADDR (0x020010B4)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_9_REG_OFFSET (0x000000B8)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_9_REG_ADDR (0x020010B8)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_9_REG_OFFSET (0x000000BC)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_9_REG_ADDR (0x020010BC)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_10_REG_OFFSET (0x000000C0)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_10_REG_ADDR (0x020010C0)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_10_REG_OFFSET (0x000000C4)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_10_REG_ADDR (0x020010C4)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_10_REG_OFFSET (0x000000C8)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_10_REG_ADDR (0x020010C8)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_10_REG_OFFSET (0x000000CC)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_10_REG_ADDR (0x020010CC)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_11_REG_OFFSET (0x000000D0)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_11_REG_ADDR (0x020010D0)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_11_REG_OFFSET (0x000000D4)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_11_REG_ADDR (0x020010D4)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_11_REG_OFFSET (0x000000D8)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_11_REG_ADDR (0x020010D8)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_11_REG_OFFSET (0x000000DC)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_11_REG_ADDR (0x020010DC)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_12_REG_OFFSET (0x000000E0)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_12_REG_ADDR (0x020010E0)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_12_REG_OFFSET (0x000000E4)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_12_REG_ADDR (0x020010E4)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_12_REG_OFFSET (0x000000E8)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_12_REG_ADDR (0x020010E8)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_12_REG_OFFSET (0x000000EC)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_12_REG_ADDR (0x020010EC)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_13_REG_OFFSET (0x000000F0)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_13_REG_ADDR (0x020010F0)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_13_REG_OFFSET (0x000000F4)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_13_REG_ADDR (0x020010F4)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_13_REG_OFFSET (0x000000F8)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_13_REG_ADDR (0x020010F8)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_13_REG_OFFSET (0x000000FC)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_13_REG_ADDR (0x020010FC)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_14_REG_OFFSET (0x00000100)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_14_REG_ADDR (0x02001100)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_14_REG_OFFSET (0x00000104)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_14_REG_ADDR (0x02001104)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_14_REG_OFFSET (0x00000108)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_14_REG_ADDR (0x02001108)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_14_REG_OFFSET (0x0000010C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_14_REG_ADDR (0x0200110C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_15_REG_OFFSET (0x00000110)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_LO_15_REG_ADDR (0x02001110)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_15_REG_OFFSET (0x00000114)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_START_ADDR_HI_15_REG_ADDR (0x02001114)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_15_REG_OFFSET (0x00000118)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_LO_15_REG_ADDR (0x02001118)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_15_REG_OFFSET (0x0000011C)
#define NOC2AXI_LOCAL_A_AXI2NOC_HEADER_TLB_END_ADDR_HI_15_REG_ADDR (0x0200111C)
#define NOC2AXI_LOCAL_A_CHICKEN_REG_REG_OFFSET (0x00000120)
#define NOC2AXI_LOCAL_A_CHICKEN_REG_REG_ADDR (0x02001120)
#define NOC2AXI_LOCAL_A_DISABLE_AUTOINLINE_REG_OFFSET (0x00000124)
#define NOC2AXI_LOCAL_A_DISABLE_AUTOINLINE_REG_ADDR (0x02001124)
#define NOC2AXI_LOCAL_A_DISABLE_SLV_RD_MEM_CHECK_REG_OFFSET (0x00000128)
#define NOC2AXI_LOCAL_A_DISABLE_SLV_RD_MEM_CHECK_REG_ADDR (0x02001128)
#define NOC2AXI_LOCAL_A_AXI2NOC_MST_LOW_BOUNDARY_ADDR_LO_REG_OFFSET (0x0000012C)
#define NOC2AXI_LOCAL_A_AXI2NOC_MST_LOW_BOUNDARY_ADDR_LO_REG_ADDR (0x0200112C)
#define NOC2AXI_LOCAL_A_AXI2NOC_MST_LOW_BOUNDARY_ADDR_HI_REG_OFFSET (0x00000130)
#define NOC2AXI_LOCAL_A_AXI2NOC_MST_LOW_BOUNDARY_ADDR_HI_REG_ADDR (0x02001130)
#define NOC2AXI_LOCAL_A_AXI2NOC_MST_HIGH_BOUNDARY_ADDR_LO_REG_OFFSET (0x00000134)
#define NOC2AXI_LOCAL_A_AXI2NOC_MST_HIGH_BOUNDARY_ADDR_LO_REG_ADDR (0x02001134)
#define NOC2AXI_LOCAL_A_AXI2NOC_MST_HIGH_BOUNDARY_ADDR_HI_REG_OFFSET (0x00000138)
#define NOC2AXI_LOCAL_A_AXI2NOC_MST_HIGH_BOUNDARY_ADDR_HI_REG_ADDR (0x02001138)
#define NOC2AXI_LOCAL_A_ENABLE_AXI_ERR_REG_OFFSET (0x0000013C)
#define NOC2AXI_LOCAL_A_ENABLE_AXI_ERR_REG_ADDR (0x0200113C)
#define NOC2AXI_LOCAL_A_CNT_POSTED_TIME_OUT_LIMIT_REG_OFFSET (0x00000140)
#define NOC2AXI_LOCAL_A_CNT_POSTED_TIME_OUT_LIMIT_REG_ADDR (0x02001140)

//==============================================================================
// Addresses for Address Map: noc2axi_tlbs_a
//==============================================================================

#define NOC2AXI_TLBS_A_REG_MAP_BASE_ADDR (0x02001200)
#define NOC2AXI_TLBS_A_REG_MAP_SIZE (0x00000010)

#define NOC2AXI_TLBS_A_AXI2NOC_HEADER_TLB_SEC_REG_OFFSET (0x00000000)
#define NOC2AXI_TLBS_A_AXI2NOC_HEADER_TLB_SEC_REG_ADDR (0x02001200)
#define NOC2AXI_TLBS_A_AXI2NOC_HEADER_TLB_COORD_REG_OFFSET (0x00000004)
#define NOC2AXI_TLBS_A_AXI2NOC_HEADER_TLB_COORD_REG_ADDR (0x02001204)
#define NOC2AXI_TLBS_A_AXI2NOC_HEADER_TLB_CMD_REG_OFFSET (0x00000008)
#define NOC2AXI_TLBS_A_AXI2NOC_HEADER_TLB_CMD_REG_ADDR (0x02001208)
#define NOC2AXI_TLBS_A_AXI2NOC_HEADER_TLB_BRCST_REG_OFFSET (0x0000000C)
#define NOC2AXI_TLBS_A_AXI2NOC_HEADER_TLB_BRCST_REG_ADDR (0x0200120C)

//==============================================================================
// Structs for Address Map: noc2axi
//==============================================================================

typedef struct {
    uint32_t target_addr_lo : 32;
} NOC_NIU_RISC_TARGET_ADDR_LO_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_TARGET_ADDR_LO_reg_t f;
} NOC_NIU_RISC_TARGET_ADDR_LO_reg_u;

#define NOC_NIU_RISC_TARGET_ADDR_LO_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t target_addr_mid : 28;
} NOC_NIU_RISC_TARGET_ADDR_MID_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_TARGET_ADDR_MID_reg_t f;
} NOC_NIU_RISC_TARGET_ADDR_MID_reg_u;

#define NOC_NIU_RISC_TARGET_ADDR_MID_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t target_addr_hi : 32;
} NOC_NIU_RISC_TARGET_ADDR_HI_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_TARGET_ADDR_HI_reg_t f;
} NOC_NIU_RISC_TARGET_ADDR_HI_reg_u;

#define NOC_NIU_RISC_TARGET_ADDR_HI_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t ret_addr_lo : 32;
} NOC_NIU_RISC_RET_ADDR_LO_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_RET_ADDR_LO_reg_t f;
} NOC_NIU_RISC_RET_ADDR_LO_reg_u;

#define NOC_NIU_RISC_RET_ADDR_LO_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t ret_addr_mid : 28;
} NOC_NIU_RISC_RET_ADDR_MID_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_RET_ADDR_MID_reg_t f;
} NOC_NIU_RISC_RET_ADDR_MID_reg_u;

#define NOC_NIU_RISC_RET_ADDR_MID_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t ret_addr_hi : 32;
} NOC_NIU_RISC_RET_ADDR_HI_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_RET_ADDR_HI_reg_t f;
} NOC_NIU_RISC_RET_ADDR_HI_reg_u;

#define NOC_NIU_RISC_RET_ADDR_HI_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t packet_tag : 16;
} NOC_NIU_RISC_PACKET_TAG_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_PACKET_TAG_reg_t f;
} NOC_NIU_RISC_PACKET_TAG_reg_u;

#define NOC_NIU_RISC_PACKET_TAG_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t cmd_brcst : 32;
} NOC_NIU_RISC_CMD_BRCST_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_CMD_BRCST_reg_t f;
} NOC_NIU_RISC_CMD_BRCST_reg_u;

#define NOC_NIU_RISC_CMD_BRCST_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t at_len : 32;
} NOC_NIU_RISC_AT_LEN_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_AT_LEN_reg_t f;
} NOC_NIU_RISC_AT_LEN_reg_u;

#define NOC_NIU_RISC_AT_LEN_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t at_len_1 : 32;
} NOC_NIU_RISC_AT_LEN_1_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_AT_LEN_1_reg_t f;
} NOC_NIU_RISC_AT_LEN_1_reg_u;

#define NOC_NIU_RISC_AT_LEN_1_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t at_data : 32;
} NOC_NIU_RISC_AT_DATA_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_AT_DATA_reg_t f;
} NOC_NIU_RISC_AT_DATA_reg_u;

#define NOC_NIU_RISC_AT_DATA_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t brcst_exclude : 24;
} NOC_NIU_RISC_BRCST_EXCLUDE_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_BRCST_EXCLUDE_reg_t f;
} NOC_NIU_RISC_BRCST_EXCLUDE_reg_u;

#define NOC_NIU_RISC_BRCST_EXCLUDE_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t l1_acc_at_instrn : 16;
} NOC_NIU_RISC_L1_ACC_AT_INSTRN_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_L1_ACC_AT_INSTRN_reg_t f;
} NOC_NIU_RISC_L1_ACC_AT_INSTRN_reg_u;

#define NOC_NIU_RISC_L1_ACC_AT_INSTRN_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t sec_fence_master_level : 4;
    uint32_t rsvd : 28;
} NOC_NIU_RISC_SECURITY_CTRL_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_SECURITY_CTRL_reg_t f;
} NOC_NIU_RISC_SECURITY_CTRL_reg_u;

#define NOC_NIU_RISC_SECURITY_CTRL_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t cmd_pending : 32;
} NOC_NIU_RISC_CMD_CTRL_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_CMD_CTRL_reg_t f;
} NOC_NIU_RISC_CMD_CTRL_reg_u;

#define NOC_NIU_RISC_CMD_CTRL_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t node_id_x : 6;
    uint32_t node_id_y : 6;
    uint32_t noc_x_size : 7;
    uint32_t noc_y_size : 7;
    uint32_t dateline_node_x : 1;
    uint32_t dateline_node_y : 1;
    uint32_t routing_dim_order_xy : 1;
} NOC_NIU_RISC_NODE_ID_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NODE_ID_reg_t f;
} NOC_NIU_RISC_NODE_ID_reg_u;

#define NOC_NIU_RISC_NODE_ID_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t endpoint_id : 32;
} NOC_NIU_RISC_ENDPOINT_ID_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_ENDPOINT_ID_reg_t f;
} NOC_NIU_RISC_ENDPOINT_ID_reg_u;

#define NOC_NIU_RISC_ENDPOINT_ID_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t num_mem_parity_err : 16;
} NOC_NIU_RISC_NUM_MEM_PARITY_ERR_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NUM_MEM_PARITY_ERR_reg_t f;
} NOC_NIU_RISC_NUM_MEM_PARITY_ERR_reg_u;

#define NOC_NIU_RISC_NUM_MEM_PARITY_ERR_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t num_header_1b_err : 16;
} NOC_NIU_RISC_NUM_HEADER_1B_ERR_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NUM_HEADER_1B_ERR_reg_t f;
} NOC_NIU_RISC_NUM_HEADER_1B_ERR_reg_u;

#define NOC_NIU_RISC_NUM_HEADER_1B_ERR_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t num_header_2b_err : 16;
} NOC_NIU_RISC_NUM_HEADER_2B_ERR_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NUM_HEADER_2B_ERR_reg_t f;
} NOC_NIU_RISC_NUM_HEADER_2B_ERR_reg_u;

#define NOC_NIU_RISC_NUM_HEADER_2B_ERR_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t ecc_err_clear : 3;
    uint32_t ecc_err_force : 3;
} NOC_NIU_RISC_ECC_CTRL_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_ECC_CTRL_reg_t f;
} NOC_NIU_RISC_ECC_CTRL_reg_u;

#define NOC_NIU_RISC_ECC_CTRL_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t noc_clear_outstanding_req_cnt : 16;
} NOC_NIU_RISC_NOC_CLEAR_OUTSTANDING_REQ_CNT_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NOC_CLEAR_OUTSTANDING_REQ_CNT_reg_t f;
} NOC_NIU_RISC_NOC_CLEAR_OUTSTANDING_REQ_CNT_reg_u;

#define NOC_NIU_RISC_NOC_CLEAR_OUTSTANDING_REQ_CNT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t buf0_avail : 5;
    uint32_t rsvd0 : 3;
    uint32_t buf1_avail : 5;
    uint32_t rsvd1 : 3;
    uint32_t buf2_avail : 5;
    uint32_t rsvd2 : 3;
    uint32_t buf3_avail : 5;
    uint32_t rsvd3 : 3;
} NOC_NIU_RISC_CMD_BUF_AVAIL_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_CMD_BUF_AVAIL_reg_t f;
} NOC_NIU_RISC_CMD_BUF_AVAIL_reg_u;

#define NOC_NIU_RISC_CMD_BUF_AVAIL_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t buf0_ovfl : 1;
    uint32_t buf1_ovfl : 1;
    uint32_t buf2_ovfl : 1;
    uint32_t buf3_ovfl : 1;
    uint32_t rsvd : 28;
} NOC_NIU_RISC_CMD_BUF_OVFL_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_CMD_BUF_OVFL_reg_t f;
} NOC_NIU_RISC_CMD_BUF_OVFL_reg_u;

#define NOC_NIU_RISC_CMD_BUF_OVFL_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t clk_gating_disabled : 1;
    uint32_t clk_gater_hysteresis : 7;
    uint32_t ecc_niu_mem_parity_enable : 1;
    uint32_t ecc_interrupt_enable : 3;
    uint32_t tile_clock_disable : 1;
    uint32_t noc2axi_tile_header_double_write_disable : 1;
    uint32_t niu_timeout_irq_en : 1;
    uint32_t axi_enable : 1;
    uint32_t cmd_buffer_fifo_en : 1;
} NOC_NIU_RISC_NIU_CONFIG_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_CONFIG_reg_t f;
} NOC_NIU_RISC_NIU_CONFIG_reg_u;

#define NOC_NIU_RISC_NIU_CONFIG_REG_DEFAULT (0x00000004)

typedef struct {
    uint32_t clk_gating_disabled : 1;
    uint32_t clk_gater_hysteresis : 7;
    uint32_t max_backoff_exp : 4;
    uint32_t basic_timeout_delay : 4;
    uint32_t ecc_router_mem_parity_enabe : 1;
    uint32_t ecc_header_chk_bits_enable : 1;
    uint32_t ecc_header_secded_chk_correcnt_enable : 1;
} NOC_NIU_RISC_ROUTER_CONFIG_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_ROUTER_CONFIG_reg_t f;
} NOC_NIU_RISC_ROUTER_CONFIG_reg_u;

#define NOC_NIU_RISC_ROUTER_CONFIG_REG_DEFAULT (0x00005804)

typedef struct {
    uint32_t bcast_row_disable : 32;
} NOC_NIU_RISC_BROADCAST_CONFIG_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_BROADCAST_CONFIG_reg_t f;
} NOC_NIU_RISC_BROADCAST_CONFIG_reg_u;

#define NOC_NIU_RISC_BROADCAST_CONFIG_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t sd_bit : 1;
    uint32_t dslp_bit : 1;
    uint32_t dslplv_bit : 1;
    uint32_t rsvd : 29;
} NOC_NIU_RISC_MEM_SHUTDOWN_CONTROL_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_MEM_SHUTDOWN_CONTROL_reg_t f;
} NOC_NIU_RISC_MEM_SHUTDOWN_CONTROL_reg_u;

#define NOC_NIU_RISC_MEM_SHUTDOWN_CONTROL_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t router_outgoing_flit_counter_reset : 1;
    uint32_t rsvd0 : 3;
    uint32_t cmd_buffer_fifo_ovfl_clear : 1;
    uint32_t rsvd1 : 27;
} NOC_NIU_RISC_DEBUG_COUNTER_RESET_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_DEBUG_COUNTER_RESET_reg_t f;
} NOC_NIU_RISC_DEBUG_COUNTER_RESET_reg_u;

#define NOC_NIU_RISC_DEBUG_COUNTER_RESET_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t interrupt_enable : 16;
    uint32_t rsvd0 : 12;
    uint32_t clear_on_read_disable : 1;
    uint32_t rsvd1 : 3;
} NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_CFG_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_CFG_reg_t f;
} NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_CFG_reg_u;

#define NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_CFG_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t clear : 16;
    uint32_t rsvd0 : 16;
} NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_CLR_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_CLR_reg_t f;
} NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_CLR_reg_u;

#define NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_CLR_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 32;
} NOC_NIU_RISC_VC_DIM_ORDER_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_VC_DIM_ORDER_reg_t f;
} NOC_NIU_RISC_VC_DIM_ORDER_reg_u;

#define NOC_NIU_RISC_VC_DIM_ORDER_REG_DEFAULT (0xAAAAAAAA)

typedef struct {
    uint32_t data : 32;
} NOC_NIU_RISC_THROTTLER_CYCLES_PER_WINDOW_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_THROTTLER_CYCLES_PER_WINDOW_reg_t f;
} NOC_NIU_RISC_THROTTLER_CYCLES_PER_WINDOW_reg_u;

#define NOC_NIU_RISC_THROTTLER_CYCLES_PER_WINDOW_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 32;
} NOC_NIU_RISC_THROTTLER_HANDSHAKES_PER_WINDOW_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_THROTTLER_HANDSHAKES_PER_WINDOW_reg_t f;
} NOC_NIU_RISC_THROTTLER_HANDSHAKES_PER_WINDOW_reg_u;

#define NOC_NIU_RISC_THROTTLER_HANDSHAKES_PER_WINDOW_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 1;
} NOC_NIU_RISC_NIU_TIMEOUT_DETECTED_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_TIMEOUT_DETECTED_reg_t f;
} NOC_NIU_RISC_NIU_TIMEOUT_DETECTED_reg_u;

#define NOC_NIU_RISC_NIU_TIMEOUT_DETECTED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 32;
} NOC_NIU_RISC_NIU_TIMEOUT_VALUE_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_TIMEOUT_VALUE_reg_t f;
} NOC_NIU_RISC_NIU_TIMEOUT_VALUE_reg_u;

#define NOC_NIU_RISC_NIU_TIMEOUT_VALUE_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t start_addr : 32;
} NOC_NIU_RISC_INVALID_FENCE_START_ADDR_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_INVALID_FENCE_START_ADDR_reg_t f;
} NOC_NIU_RISC_INVALID_FENCE_START_ADDR_reg_u;

#define NOC_NIU_RISC_INVALID_FENCE_START_ADDR_REG_DEFAULT (0xFFFFFFFF)

typedef struct {
    uint32_t end_addr : 32;
} NOC_NIU_RISC_INVALID_FENCE_END_ADDR_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_INVALID_FENCE_END_ADDR_reg_t f;
} NOC_NIU_RISC_INVALID_FENCE_END_ADDR_reg_u;

#define NOC_NIU_RISC_INVALID_FENCE_END_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 32;
} NOC_NIU_RISC_UNUSED_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_UNUSED_reg_t f;
} NOC_NIU_RISC_UNUSED_reg_u;

#define NOC_NIU_RISC_UNUSED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t vc0 : 8;
    uint32_t vc1 : 8;
    uint32_t vc2 : 8;
    uint32_t vc3 : 8;
} NOC_NIU_RISC_VC_THROTTLER_HANDSHAKES_PER_WINDOW_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_VC_THROTTLER_HANDSHAKES_PER_WINDOW_reg_t f;
} NOC_NIU_RISC_VC_THROTTLER_HANDSHAKES_PER_WINDOW_reg_u;

#define NOC_NIU_RISC_VC_THROTTLER_HANDSHAKES_PER_WINDOW_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t data : 8;
} NOC_NIU_RISC_VC_THROTTLER_CYCLES_PER_WINDOW_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_VC_THROTTLER_CYCLES_PER_WINDOW_reg_t f;
} NOC_NIU_RISC_VC_THROTTLER_CYCLES_PER_WINDOW_reg_u;

#define NOC_NIU_RISC_VC_THROTTLER_CYCLES_PER_WINDOW_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_mst_atomic_resp_received : 32;
} NOC_NIU_RISC_NIU_MST_ATOMIC_RESP_RECEIVED_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_MST_ATOMIC_RESP_RECEIVED_reg_t f;
} NOC_NIU_RISC_NIU_MST_ATOMIC_RESP_RECEIVED_reg_u;

#define NOC_NIU_RISC_NIU_MST_ATOMIC_RESP_RECEIVED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_mst_wr_ack_received : 32;
} NOC_NIU_RISC_NIU_MST_WR_ACK_RECEIVED_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_MST_WR_ACK_RECEIVED_reg_t f;
} NOC_NIU_RISC_NIU_MST_WR_ACK_RECEIVED_reg_u;

#define NOC_NIU_RISC_NIU_MST_WR_ACK_RECEIVED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_mst_rd_resp_received : 32;
} NOC_NIU_RISC_NIU_MST_RD_RESP_RECEIVED_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_MST_RD_RESP_RECEIVED_reg_t f;
} NOC_NIU_RISC_NIU_MST_RD_RESP_RECEIVED_reg_u;

#define NOC_NIU_RISC_NIU_MST_RD_RESP_RECEIVED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_mst_rd_data_word_received : 32;
} NOC_NIU_RISC_NIU_MST_RD_DATA_WORD_RECEIVED_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_MST_RD_DATA_WORD_RECEIVED_reg_t f;
} NOC_NIU_RISC_NIU_MST_RD_DATA_WORD_RECEIVED_reg_u;

#define NOC_NIU_RISC_NIU_MST_RD_DATA_WORD_RECEIVED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_mst_cmd_accepted : 32;
} NOC_NIU_RISC_NIU_MST_CMD_ACCEPTED_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_MST_CMD_ACCEPTED_reg_t f;
} NOC_NIU_RISC_NIU_MST_CMD_ACCEPTED_reg_u;

#define NOC_NIU_RISC_NIU_MST_CMD_ACCEPTED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_mst_rd_req_sent : 32;
} NOC_NIU_RISC_NIU_MST_RD_REQ_SENT_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_MST_RD_REQ_SENT_reg_t f;
} NOC_NIU_RISC_NIU_MST_RD_REQ_SENT_reg_u;

#define NOC_NIU_RISC_NIU_MST_RD_REQ_SENT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_mst_nonposted_atomic_sent : 32;
} NOC_NIU_RISC_NIU_MST_NONPOSTED_ATOMIC_SENT_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_MST_NONPOSTED_ATOMIC_SENT_reg_t f;
} NOC_NIU_RISC_NIU_MST_NONPOSTED_ATOMIC_SENT_reg_u;

#define NOC_NIU_RISC_NIU_MST_NONPOSTED_ATOMIC_SENT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_mst_posted_atomic_sent : 32;
} NOC_NIU_RISC_NIU_MST_POSTED_ATOMIC_SENT_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_MST_POSTED_ATOMIC_SENT_reg_t f;
} NOC_NIU_RISC_NIU_MST_POSTED_ATOMIC_SENT_reg_u;

#define NOC_NIU_RISC_NIU_MST_POSTED_ATOMIC_SENT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_mst_nonposted_wr_data_word_sent : 32;
} NOC_NIU_RISC_NIU_MST_NONPOSTED_WR_DATA_WORD_SENT_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_MST_NONPOSTED_WR_DATA_WORD_SENT_reg_t f;
} NOC_NIU_RISC_NIU_MST_NONPOSTED_WR_DATA_WORD_SENT_reg_u;

#define NOC_NIU_RISC_NIU_MST_NONPOSTED_WR_DATA_WORD_SENT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_mst_posted_wr_data_word_sent : 32;
} NOC_NIU_RISC_NIU_MST_POSTED_WR_DATA_WORD_SENT_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_MST_POSTED_WR_DATA_WORD_SENT_reg_t f;
} NOC_NIU_RISC_NIU_MST_POSTED_WR_DATA_WORD_SENT_reg_u;

#define NOC_NIU_RISC_NIU_MST_POSTED_WR_DATA_WORD_SENT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_mst_nonposted_wr_req_sent : 32;
} NOC_NIU_RISC_NIU_MST_NONPOSTED_WR_REQ_SENT_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_MST_NONPOSTED_WR_REQ_SENT_reg_t f;
} NOC_NIU_RISC_NIU_MST_NONPOSTED_WR_REQ_SENT_reg_u;

#define NOC_NIU_RISC_NIU_MST_NONPOSTED_WR_REQ_SENT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_mst_posted_wr_req_sent : 32;
} NOC_NIU_RISC_NIU_MST_POSTED_WR_REQ_SENT_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_MST_POSTED_WR_REQ_SENT_reg_t f;
} NOC_NIU_RISC_NIU_MST_POSTED_WR_REQ_SENT_reg_u;

#define NOC_NIU_RISC_NIU_MST_POSTED_WR_REQ_SENT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_mst_nonposted_wr_req_started : 32;
} NOC_NIU_RISC_NIU_MST_NONPOSTED_WR_REQ_STARTED_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_MST_NONPOSTED_WR_REQ_STARTED_reg_t f;
} NOC_NIU_RISC_NIU_MST_NONPOSTED_WR_REQ_STARTED_reg_u;

#define NOC_NIU_RISC_NIU_MST_NONPOSTED_WR_REQ_STARTED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_mst_posted_wr_req_started : 32;
} NOC_NIU_RISC_NIU_MST_POSTED_WR_REQ_STARTED_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_MST_POSTED_WR_REQ_STARTED_reg_t f;
} NOC_NIU_RISC_NIU_MST_POSTED_WR_REQ_STARTED_reg_u;

#define NOC_NIU_RISC_NIU_MST_POSTED_WR_REQ_STARTED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_mst_rd_req_started : 32;
} NOC_NIU_RISC_NIU_MST_RD_REQ_STARTED_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_MST_RD_REQ_STARTED_reg_t f;
} NOC_NIU_RISC_NIU_MST_RD_REQ_STARTED_reg_u;

#define NOC_NIU_RISC_NIU_MST_RD_REQ_STARTED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_mst_nonposted_atomic_started : 32;
} NOC_NIU_RISC_NIU_MST_NONPOSTED_ATOMIC_STARTED_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_MST_NONPOSTED_ATOMIC_STARTED_reg_t f;
} NOC_NIU_RISC_NIU_MST_NONPOSTED_ATOMIC_STARTED_reg_u;

#define NOC_NIU_RISC_NIU_MST_NONPOSTED_ATOMIC_STARTED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_mst_reqs_outstanding_id : 32;
} NOC_NIU_RISC_NIU_MST_REQS_OUTSTANDING_ID_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_MST_REQS_OUTSTANDING_ID_reg_t f;
} NOC_NIU_RISC_NIU_MST_REQS_OUTSTANDING_ID_reg_u;

#define NOC_NIU_RISC_NIU_MST_REQS_OUTSTANDING_ID_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_mst_write_reqs_outgoing_id : 32;
} NOC_NIU_RISC_NIU_MST_WRITE_REQS_OUTGOING_ID_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_MST_WRITE_REQS_OUTGOING_ID_reg_t f;
} NOC_NIU_RISC_NIU_MST_WRITE_REQS_OUTGOING_ID_reg_u;

#define NOC_NIU_RISC_NIU_MST_WRITE_REQS_OUTGOING_ID_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_slv_atomic_resp_sent : 32;
} NOC_NIU_RISC_NIU_SLV_ATOMIC_RESP_SENT_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_SLV_ATOMIC_RESP_SENT_reg_t f;
} NOC_NIU_RISC_NIU_SLV_ATOMIC_RESP_SENT_reg_u;

#define NOC_NIU_RISC_NIU_SLV_ATOMIC_RESP_SENT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_slv_wr_ack_sent : 32;
} NOC_NIU_RISC_NIU_SLV_WR_ACK_SENT_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_SLV_WR_ACK_SENT_reg_t f;
} NOC_NIU_RISC_NIU_SLV_WR_ACK_SENT_reg_u;

#define NOC_NIU_RISC_NIU_SLV_WR_ACK_SENT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_slv_rd_resp_sent : 32;
} NOC_NIU_RISC_NIU_SLV_RD_RESP_SENT_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_SLV_RD_RESP_SENT_reg_t f;
} NOC_NIU_RISC_NIU_SLV_RD_RESP_SENT_reg_u;

#define NOC_NIU_RISC_NIU_SLV_RD_RESP_SENT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_slv_rd_data_word_sent : 32;
} NOC_NIU_RISC_NIU_SLV_RD_DATA_WORD_SENT_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_SLV_RD_DATA_WORD_SENT_reg_t f;
} NOC_NIU_RISC_NIU_SLV_RD_DATA_WORD_SENT_reg_u;

#define NOC_NIU_RISC_NIU_SLV_RD_DATA_WORD_SENT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_slv_req_accepted : 32;
} NOC_NIU_RISC_NIU_SLV_REQ_ACCEPTED_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_SLV_REQ_ACCEPTED_reg_t f;
} NOC_NIU_RISC_NIU_SLV_REQ_ACCEPTED_reg_u;

#define NOC_NIU_RISC_NIU_SLV_REQ_ACCEPTED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_slv_rd_req_received : 32;
} NOC_NIU_RISC_NIU_SLV_RD_REQ_RECEIVED_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_SLV_RD_REQ_RECEIVED_reg_t f;
} NOC_NIU_RISC_NIU_SLV_RD_REQ_RECEIVED_reg_u;

#define NOC_NIU_RISC_NIU_SLV_RD_REQ_RECEIVED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_slv_nonposted_atomic_received : 32;
} NOC_NIU_RISC_NIU_SLV_NONPOSTED_ATOMIC_RECEIVED_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_SLV_NONPOSTED_ATOMIC_RECEIVED_reg_t f;
} NOC_NIU_RISC_NIU_SLV_NONPOSTED_ATOMIC_RECEIVED_reg_u;

#define NOC_NIU_RISC_NIU_SLV_NONPOSTED_ATOMIC_RECEIVED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_slv_posted_atomic_received : 32;
} NOC_NIU_RISC_NIU_SLV_POSTED_ATOMIC_RECEIVED_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_SLV_POSTED_ATOMIC_RECEIVED_reg_t f;
} NOC_NIU_RISC_NIU_SLV_POSTED_ATOMIC_RECEIVED_reg_u;

#define NOC_NIU_RISC_NIU_SLV_POSTED_ATOMIC_RECEIVED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_slv_nonposted_wr_data_word_received : 32;
} NOC_NIU_RISC_NIU_SLV_NONPOSTED_WR_DATA_WORD_RECEIVED_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_SLV_NONPOSTED_WR_DATA_WORD_RECEIVED_reg_t f;
} NOC_NIU_RISC_NIU_SLV_NONPOSTED_WR_DATA_WORD_RECEIVED_reg_u;

#define NOC_NIU_RISC_NIU_SLV_NONPOSTED_WR_DATA_WORD_RECEIVED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_slv_posted_wr_data_word_received : 32;
} NOC_NIU_RISC_NIU_SLV_POSTED_WR_DATA_WORD_RECEIVED_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_SLV_POSTED_WR_DATA_WORD_RECEIVED_reg_t f;
} NOC_NIU_RISC_NIU_SLV_POSTED_WR_DATA_WORD_RECEIVED_reg_u;

#define NOC_NIU_RISC_NIU_SLV_POSTED_WR_DATA_WORD_RECEIVED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_slv_nonposted_wr_req_received : 32;
} NOC_NIU_RISC_NIU_SLV_NONPOSTED_WR_REQ_RECEIVED_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_SLV_NONPOSTED_WR_REQ_RECEIVED_reg_t f;
} NOC_NIU_RISC_NIU_SLV_NONPOSTED_WR_REQ_RECEIVED_reg_u;

#define NOC_NIU_RISC_NIU_SLV_NONPOSTED_WR_REQ_RECEIVED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_slv_posted_wr_req_received : 32;
} NOC_NIU_RISC_NIU_SLV_POSTED_WR_REQ_RECEIVED_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_SLV_POSTED_WR_REQ_RECEIVED_reg_t f;
} NOC_NIU_RISC_NIU_SLV_POSTED_WR_REQ_RECEIVED_reg_u;

#define NOC_NIU_RISC_NIU_SLV_POSTED_WR_REQ_RECEIVED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_slv_nonposted_wr_req_started : 32;
} NOC_NIU_RISC_NIU_SLV_NONPOSTED_WR_REQ_STARTED_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_SLV_NONPOSTED_WR_REQ_STARTED_reg_t f;
} NOC_NIU_RISC_NIU_SLV_NONPOSTED_WR_REQ_STARTED_reg_u;

#define NOC_NIU_RISC_NIU_SLV_NONPOSTED_WR_REQ_STARTED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t niu_slv_posted_wr_req_started : 32;
} NOC_NIU_RISC_NIU_SLV_POSTED_WR_REQ_STARTED_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_NIU_SLV_POSTED_WR_REQ_STARTED_reg_t f;
} NOC_NIU_RISC_NIU_SLV_POSTED_WR_REQ_STARTED_reg_u;

#define NOC_NIU_RISC_NIU_SLV_POSTED_WR_REQ_STARTED_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t num : 4;
} NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_NUM_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_NUM_reg_t f;
} NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_NUM_reg_u;

#define NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_NUM_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t bit_map : 16;
} NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_SOURCE_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_SOURCE_reg_t f;
} NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_SOURCE_reg_u;

#define NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_SOURCE_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t address : 32;
} NOC_NIU_RISC_SEC_FENCE_RANGE_START_LO_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_SEC_FENCE_RANGE_START_LO_reg_t f;
} NOC_NIU_RISC_SEC_FENCE_RANGE_START_LO_reg_u;

#define NOC_NIU_RISC_SEC_FENCE_RANGE_START_LO_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t address : 32;
} NOC_NIU_RISC_SEC_FENCE_RANGE_START_HI_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_SEC_FENCE_RANGE_START_HI_reg_t f;
} NOC_NIU_RISC_SEC_FENCE_RANGE_START_HI_reg_u;

#define NOC_NIU_RISC_SEC_FENCE_RANGE_START_HI_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t address : 32;
} NOC_NIU_RISC_SEC_FENCE_RANGE_END_LO_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_SEC_FENCE_RANGE_END_LO_reg_t f;
} NOC_NIU_RISC_SEC_FENCE_RANGE_END_LO_reg_u;

#define NOC_NIU_RISC_SEC_FENCE_RANGE_END_LO_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t address : 32;
} NOC_NIU_RISC_SEC_FENCE_RANGE_END_HI_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_SEC_FENCE_RANGE_END_HI_reg_t f;
} NOC_NIU_RISC_SEC_FENCE_RANGE_END_HI_reg_u;

#define NOC_NIU_RISC_SEC_FENCE_RANGE_END_HI_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t wr_sec_level : 4;
    uint32_t rd_sec_level : 4;
    uint32_t range_enable : 1;
} NOC_NIU_RISC_SEC_FENCE_ATTRIBUTE_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_SEC_FENCE_ATTRIBUTE_reg_t f;
} NOC_NIU_RISC_SEC_FENCE_ATTRIBUTE_reg_u;

#define NOC_NIU_RISC_SEC_FENCE_ATTRIBUTE_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t master_level : 4;
} NOC_NIU_RISC_SEC_FENCE_MASTER_LEVEL_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_SEC_FENCE_MASTER_LEVEL_reg_t f;
} NOC_NIU_RISC_SEC_FENCE_MASTER_LEVEL_reg_u;

#define NOC_NIU_RISC_SEC_FENCE_MASTER_LEVEL_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t entry_counter : 5;
    uint32_t rsvd : 3;
    uint32_t empty : 1;
    uint32_t full : 1;
} NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_STATUS_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_STATUS_reg_t f;
} NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_STATUS_reg_u;

#define NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_STATUS_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t violated_range : 8;
    uint32_t violated_default_range : 1;
    uint32_t violated_src_x : 6;
    uint32_t violated_src_y : 6;
} NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_RDDATA_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_RDDATA_reg_t f;
} NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_RDDATA_reg_u;

#define NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_RDDATA_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t address : 32;
} NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_START_LO_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_START_LO_reg_t f;
} NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_START_LO_reg_u;

#define NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_START_LO_REG_DEFAULT (0x02000400)

typedef struct {
    uint32_t address : 32;
} NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_START_HI_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_START_HI_reg_t f;
} NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_START_HI_reg_u;

#define NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_START_HI_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t address : 32;
} NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_END_LO_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_END_LO_reg_t f;
} NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_END_LO_reg_u;

#define NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_END_LO_REG_DEFAULT (0x020004FF)

typedef struct {
    uint32_t address : 32;
} NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_END_HI_reg_t;

typedef union {
    uint32_t val;
    NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_END_HI_reg_t f;
} NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_END_HI_reg_u;

#define NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_END_HI_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t mst_wr_mem_thresh : 12;
} NOC2AXI_LOCAL_MST_WR_MEM_FULL_THRESH_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_MST_WR_MEM_FULL_THRESH_reg_t f;
} NOC2AXI_LOCAL_MST_WR_MEM_FULL_THRESH_reg_u;

#define NOC2AXI_LOCAL_MST_WR_MEM_FULL_THRESH_REG_DEFAULT (0x00000010)

typedef struct {
    uint32_t mst_rd_mem_thresh : 12;
} NOC2AXI_LOCAL_MST_RD_MEM_FULL_THRESH_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_MST_RD_MEM_FULL_THRESH_reg_t f;
} NOC2AXI_LOCAL_MST_RD_MEM_FULL_THRESH_reg_u;

#define NOC2AXI_LOCAL_MST_RD_MEM_FULL_THRESH_REG_DEFAULT (0x00000010)

typedef struct {
    uint32_t mst_wr_disable_byte_enable : 1;
} NOC2AXI_LOCAL_MST_WR_DISABLE_BYTE_ENABLE_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_MST_WR_DISABLE_BYTE_ENABLE_reg_t f;
} NOC2AXI_LOCAL_MST_WR_DISABLE_BYTE_ENABLE_reg_u;

#define NOC2AXI_LOCAL_MST_WR_DISABLE_BYTE_ENABLE_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t scratch : 32;
} NOC2AXI_LOCAL_SCRATCH_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_SCRATCH_reg_t f;
} NOC2AXI_LOCAL_SCRATCH_reg_u;

#define NOC2AXI_LOCAL_SCRATCH_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t start_addr : 32;
} NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_DEFAULT_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_DEFAULT_reg_t f;
} NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_DEFAULT_reg_u;

#define NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_DEFAULT_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t end_addr : 32;
} NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_DEFAULT_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_DEFAULT_reg_t f;
} NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_DEFAULT_reg_u;

#define NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_DEFAULT_REG_DEFAULT (0xFFFFFFFF)

typedef struct {
    uint32_t start_addr : 32;
} NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_t f;
} NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u;

#define NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_REG_DEFAULT (0xFFFFFFFF)

typedef struct {
    uint32_t end_addr : 32;
} NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_t f;
} NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u;

#define NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t disable_axi_resps : 1;
    uint32_t detected_rdata_is_magic_num : 1;
} NOC2AXI_LOCAL_CHICKEN_REG_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_CHICKEN_REG_reg_t f;
} NOC2AXI_LOCAL_CHICKEN_REG_reg_u;

#define NOC2AXI_LOCAL_CHICKEN_REG_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t disable_autoinline_wr_req : 1;
    uint32_t disable_autoinline_rd_resp : 1;
} NOC2AXI_LOCAL_DISABLE_AUTOINLINE_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_DISABLE_AUTOINLINE_reg_t f;
} NOC2AXI_LOCAL_DISABLE_AUTOINLINE_reg_u;

#define NOC2AXI_LOCAL_DISABLE_AUTOINLINE_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t disable_slv_rd_mem_check : 1;
} NOC2AXI_LOCAL_DISABLE_SLV_RD_MEM_CHECK_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_DISABLE_SLV_RD_MEM_CHECK_reg_t f;
} NOC2AXI_LOCAL_DISABLE_SLV_RD_MEM_CHECK_reg_u;

#define NOC2AXI_LOCAL_DISABLE_SLV_RD_MEM_CHECK_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t low_addr_boundary : 32;
} NOC2AXI_LOCAL_AXI2NOC_MST_LOW_BOUNDARY_ADDR_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_AXI2NOC_MST_LOW_BOUNDARY_ADDR_reg_t f;
} NOC2AXI_LOCAL_AXI2NOC_MST_LOW_BOUNDARY_ADDR_reg_u;

#define NOC2AXI_LOCAL_AXI2NOC_MST_LOW_BOUNDARY_ADDR_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t high_addr_boundary : 32;
} NOC2AXI_LOCAL_AXI2NOC_MST_HIGH_BOUNDARY_ADDR_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_AXI2NOC_MST_HIGH_BOUNDARY_ADDR_reg_t f;
} NOC2AXI_LOCAL_AXI2NOC_MST_HIGH_BOUNDARY_ADDR_reg_u;

#define NOC2AXI_LOCAL_AXI2NOC_MST_HIGH_BOUNDARY_ADDR_REG_DEFAULT (0xFFFFFFFF)

typedef struct {
    uint32_t enable_axi_err : 1;
} NOC2AXI_LOCAL_ENABLE_AXI_ERR_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_ENABLE_AXI_ERR_reg_t f;
} NOC2AXI_LOCAL_ENABLE_AXI_ERR_reg_u;

#define NOC2AXI_LOCAL_ENABLE_AXI_ERR_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t cnt_posted_time_out_limit : 16;
} NOC2AXI_LOCAL_CNT_POSTED_TIME_OUT_LIMIT_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_LOCAL_CNT_POSTED_TIME_OUT_LIMIT_reg_t f;
} NOC2AXI_LOCAL_CNT_POSTED_TIME_OUT_LIMIT_reg_u;

#define NOC2AXI_LOCAL_CNT_POSTED_TIME_OUT_LIMIT_REG_DEFAULT (0x0000000F)

typedef struct {
    uint32_t sec_source_id : 4;
    uint32_t sec_group_id : 4;
    uint32_t cce_cmd_snoop : 1;
} NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_SEC_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_SEC_reg_t f;
} NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_SEC_reg_u;

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_SEC_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t x_offset : 6;
    uint32_t y_offset : 6;
} NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_COORD_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_COORD_reg_t f;
} NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_COORD_reg_u;

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_COORD_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t cmd_resp_marked : 1;
    uint32_t cmd_brcst : 1;
    uint32_t cmd_linked : 1;
    uint32_t cmd_force_dim_routing : 1;
    uint32_t cmd_force_user_bits_vc : 1;
    uint32_t cmd_static_vc : 4;
    uint32_t cmd_resp_static_vc : 4;
    uint32_t cmd_pkt_tag_id : 4;
    uint32_t cmd_strict_order : 1;
    uint32_t cmd_flush_bit : 1;
    uint32_t brcst_xy_bit : 1;
    uint32_t brcst_src_include : 1;
} NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_reg_t f;
} NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_reg_u;

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_REG_DEFAULT (0x00000000)

typedef struct {
    uint32_t brcst_quad_excl_coord_x : 8;
    uint32_t brcst_quad_excl_coord_y : 8;
    uint32_t brcst_quad_excl_dir_x : 1;
    uint32_t brcst_quad_excl_dir_y : 1;
    uint32_t brcst_quad_excl_en : 1;
    uint32_t brcst_strided_keep_x : 2;
    uint32_t brcst_strided_skip_x : 2;
    uint32_t brcst_strided_keep_y : 2;
    uint32_t brcst_strided_skip_y : 2;
} NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_BRCST_reg_t;

typedef union {
    uint32_t val;
    NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_BRCST_reg_t f;
} NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_BRCST_reg_u;

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_BRCST_REG_DEFAULT (0x00000000)

typedef struct {
    NOC_NIU_RISC_TARGET_ADDR_LO_reg_u noc_niu_risc_a_target_addr_lo;
    NOC_NIU_RISC_TARGET_ADDR_MID_reg_u noc_niu_risc_a_target_addr_mid;
    NOC_NIU_RISC_TARGET_ADDR_HI_reg_u noc_niu_risc_a_target_addr_hi;
    NOC_NIU_RISC_RET_ADDR_LO_reg_u noc_niu_risc_a_ret_addr_lo;
    NOC_NIU_RISC_RET_ADDR_MID_reg_u noc_niu_risc_a_ret_addr_mid;
    NOC_NIU_RISC_RET_ADDR_HI_reg_u noc_niu_risc_a_ret_addr_hi;
    NOC_NIU_RISC_PACKET_TAG_reg_u noc_niu_risc_a_packet_tag;
    NOC_NIU_RISC_CMD_BRCST_reg_u noc_niu_risc_a_cmd_brcst;
    NOC_NIU_RISC_AT_LEN_reg_u noc_niu_risc_a_at_len;
    NOC_NIU_RISC_AT_LEN_1_reg_u noc_niu_risc_a_at_len_1;
    NOC_NIU_RISC_AT_DATA_reg_u noc_niu_risc_a_at_data;
    NOC_NIU_RISC_BRCST_EXCLUDE_reg_u noc_niu_risc_a_brcst_exclude;
    NOC_NIU_RISC_L1_ACC_AT_INSTRN_reg_u noc_niu_risc_a_l1_acc_at_instrn;
    NOC_NIU_RISC_SECURITY_CTRL_reg_u noc_niu_risc_a_security_ctrl;
    NOC_NIU_RISC_CMD_CTRL_reg_u noc_niu_risc_a_cmd_ctrl;
    NOC_NIU_RISC_NODE_ID_reg_u noc_niu_risc_a_node_id;
    NOC_NIU_RISC_ENDPOINT_ID_reg_u noc_niu_risc_a_endpoint_id;
    NOC_NIU_RISC_NUM_MEM_PARITY_ERR_reg_u noc_niu_risc_a_num_mem_parity_err;
    NOC_NIU_RISC_NUM_HEADER_1B_ERR_reg_u noc_niu_risc_a_num_header_1b_err;
    NOC_NIU_RISC_NUM_HEADER_2B_ERR_reg_u noc_niu_risc_a_num_header_2b_err;
    NOC_NIU_RISC_ECC_CTRL_reg_u noc_niu_risc_a_ecc_ctrl;
    NOC_NIU_RISC_NOC_CLEAR_OUTSTANDING_REQ_CNT_reg_u noc_niu_risc_a_noc_clear_outstanding_req_cnt;
    NOC_NIU_RISC_CMD_BUF_AVAIL_reg_u noc_niu_risc_a_cmd_buf_avail;
    NOC_NIU_RISC_CMD_BUF_OVFL_reg_u noc_niu_risc_a_cmd_buf_ovfl;
    NOC_NIU_RISC_TARGET_ADDR_LO_reg_u noc_niu_risc_a_sent_target_addr_lo;
    NOC_NIU_RISC_TARGET_ADDR_MID_reg_u noc_niu_risc_a_sent_target_addr_mid;
    NOC_NIU_RISC_TARGET_ADDR_HI_reg_u noc_niu_risc_a_sent_target_addr_hi;
    NOC_NIU_RISC_RET_ADDR_LO_reg_u noc_niu_risc_a_sent_ret_addr_lo;
    NOC_NIU_RISC_RET_ADDR_MID_reg_u noc_niu_risc_a_sent_ret_addr_mid;
    NOC_NIU_RISC_RET_ADDR_HI_reg_u noc_niu_risc_a_sent_ret_addr_hi;
    NOC_NIU_RISC_PACKET_TAG_reg_u noc_niu_risc_a_sent_packet_tag;
    NOC_NIU_RISC_CMD_BRCST_reg_u noc_niu_risc_a_sent_cmd_brcst;
    NOC_NIU_RISC_AT_LEN_reg_u noc_niu_risc_a_sent_at_len;
    NOC_NIU_RISC_AT_LEN_1_reg_u noc_niu_risc_a_sent_at_len_1;
    NOC_NIU_RISC_AT_DATA_reg_u noc_niu_risc_a_sent_at_data;
    NOC_NIU_RISC_BRCST_EXCLUDE_reg_u noc_niu_risc_a_sent_brcst_exclude;
    NOC_NIU_RISC_L1_ACC_AT_INSTRN_reg_u noc_niu_risc_a_sent_l1_acc_at_instrn;
    NOC_NIU_RISC_SECURITY_CTRL_reg_u noc_niu_risc_a_sent_security_ctrl;
    NOC_NIU_RISC_NIU_CONFIG_reg_u noc_niu_risc_a_niu_config;
    NOC_NIU_RISC_ROUTER_CONFIG_reg_u noc_niu_risc_a_router_config;
    NOC_NIU_RISC_BROADCAST_CONFIG_reg_u noc_niu_risc_a_broadcast_config[4];
    NOC_NIU_RISC_MEM_SHUTDOWN_CONTROL_reg_u noc_niu_risc_a_mem_shutdown_control;
    NOC_NIU_RISC_DEBUG_COUNTER_RESET_reg_u noc_niu_risc_a_debug_counter_reset;
    NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_CFG_reg_u noc_niu_risc_a_mst_if_intp_trans_count_rtz_cfg;
    NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_CLR_reg_u noc_niu_risc_a_mst_if_intp_trans_count_rtz_clr;
    NOC_NIU_RISC_VC_DIM_ORDER_reg_u noc_niu_risc_a_vc_dim_order;
    NOC_NIU_RISC_THROTTLER_CYCLES_PER_WINDOW_reg_u noc_niu_risc_a_throttler_cycles_per_window;
    NOC_NIU_RISC_THROTTLER_HANDSHAKES_PER_WINDOW_reg_u noc_niu_risc_a_throttler_handshakes_per_window_niu;
    NOC_NIU_RISC_THROTTLER_HANDSHAKES_PER_WINDOW_reg_u noc_niu_risc_a_throttler_handshakes_per_window_north;
    NOC_NIU_RISC_THROTTLER_HANDSHAKES_PER_WINDOW_reg_u noc_niu_risc_a_throttler_handshakes_per_window_east;
    NOC_NIU_RISC_THROTTLER_HANDSHAKES_PER_WINDOW_reg_u noc_niu_risc_a_throttler_handshakes_per_window_south;
    NOC_NIU_RISC_THROTTLER_HANDSHAKES_PER_WINDOW_reg_u noc_niu_risc_a_throttler_handshakes_per_window_west;
    NOC_NIU_RISC_NIU_TIMEOUT_DETECTED_reg_u noc_niu_risc_a_niu_timeout_detected;
    NOC_NIU_RISC_NIU_TIMEOUT_VALUE_reg_u noc_niu_risc_a_niu_timeout_value[2];
    NOC_NIU_RISC_INVALID_FENCE_START_ADDR_reg_u noc_niu_risc_a_invalid_fence_start_addr_lo_0;
    NOC_NIU_RISC_INVALID_FENCE_START_ADDR_reg_u noc_niu_risc_a_invalid_fence_start_addr_hi_0;
    NOC_NIU_RISC_INVALID_FENCE_END_ADDR_reg_u noc_niu_risc_a_invalid_fence_end_addr_lo_0;
    NOC_NIU_RISC_INVALID_FENCE_END_ADDR_reg_u noc_niu_risc_a_invalid_fence_end_addr_hi_0;
    NOC_NIU_RISC_INVALID_FENCE_START_ADDR_reg_u noc_niu_risc_a_invalid_fence_start_addr_lo_1;
    NOC_NIU_RISC_INVALID_FENCE_START_ADDR_reg_u noc_niu_risc_a_invalid_fence_start_addr_hi_1;
    NOC_NIU_RISC_INVALID_FENCE_END_ADDR_reg_u noc_niu_risc_a_invalid_fence_end_addr_lo_1;
    NOC_NIU_RISC_INVALID_FENCE_END_ADDR_reg_u noc_niu_risc_a_invalid_fence_end_addr_hi_1;
    NOC_NIU_RISC_INVALID_FENCE_START_ADDR_reg_u noc_niu_risc_a_invalid_fence_start_addr_lo_2;
    NOC_NIU_RISC_INVALID_FENCE_START_ADDR_reg_u noc_niu_risc_a_invalid_fence_start_addr_hi_2;
    NOC_NIU_RISC_INVALID_FENCE_END_ADDR_reg_u noc_niu_risc_a_invalid_fence_end_addr_lo_2;
    NOC_NIU_RISC_INVALID_FENCE_END_ADDR_reg_u noc_niu_risc_a_invalid_fence_end_addr_hi_2;
    NOC_NIU_RISC_INVALID_FENCE_START_ADDR_reg_u noc_niu_risc_a_invalid_fence_start_addr_lo_3;
    NOC_NIU_RISC_INVALID_FENCE_START_ADDR_reg_u noc_niu_risc_a_invalid_fence_start_addr_hi_3;
    NOC_NIU_RISC_INVALID_FENCE_END_ADDR_reg_u noc_niu_risc_a_invalid_fence_end_addr_lo_3;
    NOC_NIU_RISC_INVALID_FENCE_END_ADDR_reg_u noc_niu_risc_a_invalid_fence_end_addr_hi_3;
    NOC_NIU_RISC_UNUSED_reg_u noc_niu_risc_a_unused_0;
    NOC_NIU_RISC_UNUSED_reg_u noc_niu_risc_a_unused_1;
    NOC_NIU_RISC_UNUSED_reg_u noc_niu_risc_a_unused_2;
    NOC_NIU_RISC_UNUSED_reg_u noc_niu_risc_a_unused_3;
    NOC_NIU_RISC_UNUSED_reg_u noc_niu_risc_a_unused_4;
    NOC_NIU_RISC_UNUSED_reg_u noc_niu_risc_a_unused_5;
    NOC_NIU_RISC_UNUSED_reg_u noc_niu_risc_a_unused_6;
    NOC_NIU_RISC_UNUSED_reg_u noc_niu_risc_a_unused_7;
    NOC_NIU_RISC_VC_THROTTLER_HANDSHAKES_PER_WINDOW_reg_u noc_niu_risc_a_vc_throttler_handshakes_per_window[4];
    NOC_NIU_RISC_VC_THROTTLER_CYCLES_PER_WINDOW_reg_u noc_niu_risc_a_vc_throttler_cycles_per_window;
    NOC_NIU_RISC_NIU_MST_ATOMIC_RESP_RECEIVED_reg_u noc_niu_risc_a_niu_mst_atomic_resp_received;
    NOC_NIU_RISC_NIU_MST_WR_ACK_RECEIVED_reg_u noc_niu_risc_a_niu_mst_wr_ack_received;
    NOC_NIU_RISC_NIU_MST_RD_RESP_RECEIVED_reg_u noc_niu_risc_a_niu_mst_rd_resp_received;
    NOC_NIU_RISC_NIU_MST_RD_DATA_WORD_RECEIVED_reg_u noc_niu_risc_a_niu_mst_rd_data_word_received;
    NOC_NIU_RISC_NIU_MST_CMD_ACCEPTED_reg_u noc_niu_risc_a_niu_mst_cmd_accepted;
    NOC_NIU_RISC_NIU_MST_RD_REQ_SENT_reg_u noc_niu_risc_a_niu_mst_rd_req_sent;
    NOC_NIU_RISC_NIU_MST_NONPOSTED_ATOMIC_SENT_reg_u noc_niu_risc_a_niu_mst_nonposted_atomic_sent;
    NOC_NIU_RISC_NIU_MST_POSTED_ATOMIC_SENT_reg_u noc_niu_risc_a_niu_mst_posted_atomic_sent;
    NOC_NIU_RISC_NIU_MST_NONPOSTED_WR_DATA_WORD_SENT_reg_u noc_niu_risc_a_niu_mst_nonposted_wr_data_word_sent;
    NOC_NIU_RISC_NIU_MST_POSTED_WR_DATA_WORD_SENT_reg_u noc_niu_risc_a_niu_mst_posted_wr_data_word_sent;
    NOC_NIU_RISC_NIU_MST_NONPOSTED_WR_REQ_SENT_reg_u noc_niu_risc_a_niu_mst_nonposted_wr_req_sent;
    NOC_NIU_RISC_NIU_MST_POSTED_WR_REQ_SENT_reg_u noc_niu_risc_a_niu_mst_posted_wr_req_sent;
    NOC_NIU_RISC_NIU_MST_NONPOSTED_WR_REQ_STARTED_reg_u noc_niu_risc_a_niu_mst_nonposted_wr_req_started;
    NOC_NIU_RISC_NIU_MST_POSTED_WR_REQ_STARTED_reg_u noc_niu_risc_a_niu_mst_posted_wr_req_started;
    NOC_NIU_RISC_NIU_MST_RD_REQ_STARTED_reg_u noc_niu_risc_a_niu_mst_rd_req_started;
    NOC_NIU_RISC_NIU_MST_NONPOSTED_ATOMIC_STARTED_reg_u noc_niu_risc_a_niu_mst_nonposted_atomic_started;
    NOC_NIU_RISC_NIU_MST_REQS_OUTSTANDING_ID_reg_u noc_niu_risc_a_niu_mst_reqs_outstanding_id[16];
    NOC_NIU_RISC_NIU_MST_WRITE_REQS_OUTGOING_ID_reg_u noc_niu_risc_a_niu_mst_write_reqs_outgoing_id[16];
    NOC_NIU_RISC_NIU_SLV_ATOMIC_RESP_SENT_reg_u noc_niu_risc_a_niu_slv_atomic_resp_sent;
    NOC_NIU_RISC_NIU_SLV_WR_ACK_SENT_reg_u noc_niu_risc_a_niu_slv_wr_ack_sent;
    NOC_NIU_RISC_NIU_SLV_RD_RESP_SENT_reg_u noc_niu_risc_a_niu_slv_rd_resp_sent;
    NOC_NIU_RISC_NIU_SLV_RD_DATA_WORD_SENT_reg_u noc_niu_risc_a_niu_slv_rd_data_word_sent;
    NOC_NIU_RISC_NIU_SLV_REQ_ACCEPTED_reg_u noc_niu_risc_a_niu_slv_req_accepted;
    NOC_NIU_RISC_NIU_SLV_RD_REQ_RECEIVED_reg_u noc_niu_risc_a_niu_slv_rd_req_received;
    NOC_NIU_RISC_NIU_SLV_NONPOSTED_ATOMIC_RECEIVED_reg_u noc_niu_risc_a_niu_slv_nonposted_atomic_received;
    NOC_NIU_RISC_NIU_SLV_POSTED_ATOMIC_RECEIVED_reg_u noc_niu_risc_a_niu_slv_posted_atomic_received;
    NOC_NIU_RISC_NIU_SLV_NONPOSTED_WR_DATA_WORD_RECEIVED_reg_u noc_niu_risc_a_niu_slv_nonposted_wr_data_word_received;
    NOC_NIU_RISC_NIU_SLV_POSTED_WR_DATA_WORD_RECEIVED_reg_u noc_niu_risc_a_niu_slv_posted_wr_data_word_received;
    NOC_NIU_RISC_NIU_SLV_NONPOSTED_WR_REQ_RECEIVED_reg_u noc_niu_risc_a_niu_slv_nonposted_wr_req_received;
    NOC_NIU_RISC_NIU_SLV_POSTED_WR_REQ_RECEIVED_reg_u noc_niu_risc_a_niu_slv_posted_wr_req_received;
    NOC_NIU_RISC_NIU_SLV_NONPOSTED_WR_REQ_STARTED_reg_u noc_niu_risc_a_niu_slv_nonposted_wr_req_started;
    NOC_NIU_RISC_NIU_SLV_POSTED_WR_REQ_STARTED_reg_u noc_niu_risc_a_niu_slv_posted_wr_req_started;
    NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_NUM_reg_u noc_niu_risc_a_mst_if_intp_trans_count_rtz_num;
    NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_SOURCE_reg_u noc_niu_risc_a_mst_if_intp_trans_count_rtz_source;
    NOC_NIU_RISC_SEC_FENCE_RANGE_START_LO_reg_u noc_niu_risc_a_sec_fence_range_0_start_lo;
    NOC_NIU_RISC_SEC_FENCE_RANGE_START_HI_reg_u noc_niu_risc_a_sec_fence_range_0_start_hi;
    NOC_NIU_RISC_SEC_FENCE_RANGE_END_LO_reg_u noc_niu_risc_a_sec_fence_range_0_end_lo;
    NOC_NIU_RISC_SEC_FENCE_RANGE_END_HI_reg_u noc_niu_risc_a_sec_fence_range_0_end_hi;
    NOC_NIU_RISC_SEC_FENCE_RANGE_START_LO_reg_u noc_niu_risc_a_sec_fence_range_1_start_lo;
    NOC_NIU_RISC_SEC_FENCE_RANGE_START_HI_reg_u noc_niu_risc_a_sec_fence_range_1_start_hi;
    NOC_NIU_RISC_SEC_FENCE_RANGE_END_LO_reg_u noc_niu_risc_a_sec_fence_range_1_end_lo;
    NOC_NIU_RISC_SEC_FENCE_RANGE_END_HI_reg_u noc_niu_risc_a_sec_fence_range_1_end_hi;
    NOC_NIU_RISC_SEC_FENCE_RANGE_START_LO_reg_u noc_niu_risc_a_sec_fence_range_2_start_lo;
    NOC_NIU_RISC_SEC_FENCE_RANGE_START_HI_reg_u noc_niu_risc_a_sec_fence_range_2_start_hi;
    NOC_NIU_RISC_SEC_FENCE_RANGE_END_LO_reg_u noc_niu_risc_a_sec_fence_range_2_end_lo;
    NOC_NIU_RISC_SEC_FENCE_RANGE_END_HI_reg_u noc_niu_risc_a_sec_fence_range_2_end_hi;
    NOC_NIU_RISC_SEC_FENCE_RANGE_START_LO_reg_u noc_niu_risc_a_sec_fence_range_3_start_lo;
    NOC_NIU_RISC_SEC_FENCE_RANGE_START_HI_reg_u noc_niu_risc_a_sec_fence_range_3_start_hi;
    NOC_NIU_RISC_SEC_FENCE_RANGE_END_LO_reg_u noc_niu_risc_a_sec_fence_range_3_end_lo;
    NOC_NIU_RISC_SEC_FENCE_RANGE_END_HI_reg_u noc_niu_risc_a_sec_fence_range_3_end_hi;
    NOC_NIU_RISC_SEC_FENCE_RANGE_START_LO_reg_u noc_niu_risc_a_sec_fence_range_4_start_lo;
    NOC_NIU_RISC_SEC_FENCE_RANGE_START_HI_reg_u noc_niu_risc_a_sec_fence_range_4_start_hi;
    NOC_NIU_RISC_SEC_FENCE_RANGE_END_LO_reg_u noc_niu_risc_a_sec_fence_range_4_end_lo;
    NOC_NIU_RISC_SEC_FENCE_RANGE_END_HI_reg_u noc_niu_risc_a_sec_fence_range_4_end_hi;
    NOC_NIU_RISC_SEC_FENCE_RANGE_START_LO_reg_u noc_niu_risc_a_sec_fence_range_5_start_lo;
    NOC_NIU_RISC_SEC_FENCE_RANGE_START_HI_reg_u noc_niu_risc_a_sec_fence_range_5_start_hi;
    NOC_NIU_RISC_SEC_FENCE_RANGE_END_LO_reg_u noc_niu_risc_a_sec_fence_range_5_end_lo;
    NOC_NIU_RISC_SEC_FENCE_RANGE_END_HI_reg_u noc_niu_risc_a_sec_fence_range_5_end_hi;
    NOC_NIU_RISC_SEC_FENCE_RANGE_START_LO_reg_u noc_niu_risc_a_sec_fence_range_6_start_lo;
    NOC_NIU_RISC_SEC_FENCE_RANGE_START_HI_reg_u noc_niu_risc_a_sec_fence_range_6_start_hi;
    NOC_NIU_RISC_SEC_FENCE_RANGE_END_LO_reg_u noc_niu_risc_a_sec_fence_range_6_end_lo;
    NOC_NIU_RISC_SEC_FENCE_RANGE_END_HI_reg_u noc_niu_risc_a_sec_fence_range_6_end_hi;
    NOC_NIU_RISC_SEC_FENCE_RANGE_START_LO_reg_u noc_niu_risc_a_sec_fence_range_7_start_lo;
    NOC_NIU_RISC_SEC_FENCE_RANGE_START_HI_reg_u noc_niu_risc_a_sec_fence_range_7_start_hi;
    NOC_NIU_RISC_SEC_FENCE_RANGE_END_LO_reg_u noc_niu_risc_a_sec_fence_range_7_end_lo;
    NOC_NIU_RISC_SEC_FENCE_RANGE_END_HI_reg_u noc_niu_risc_a_sec_fence_range_7_end_hi;
    NOC_NIU_RISC_SEC_FENCE_ATTRIBUTE_reg_u noc_niu_risc_a_sec_fence_attribute[8];
    NOC_NIU_RISC_SEC_FENCE_MASTER_LEVEL_reg_u noc_niu_risc_a_sec_fence_master_level;
    NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_STATUS_reg_u noc_niu_risc_a_sec_fence_violation_fifo_status;
    NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_RDDATA_reg_u noc_niu_risc_a_sec_fence_violation_fifo_rddata;
    NOC_NIU_RISC_SEC_FENCE_ATTRIBUTE_reg_u noc_niu_risc_a_sec_fence_default_range_attribute;
    NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_START_LO_reg_u noc_niu_risc_a_sec_fence_default_range_start_lo;
    NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_START_HI_reg_u noc_niu_risc_a_sec_fence_default_range_start_hi;
    NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_END_LO_reg_u noc_niu_risc_a_sec_fence_default_range_end_lo;
    NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_END_HI_reg_u noc_niu_risc_a_sec_fence_default_range_end_hi;
    NOC2AXI_LOCAL_MST_WR_MEM_FULL_THRESH_reg_u noc2axi_local_a_mst_wr_mem_full_thresh;
    NOC2AXI_LOCAL_MST_RD_MEM_FULL_THRESH_reg_u noc2axi_local_a_mst_rd_mem_full_thresh;
    NOC2AXI_LOCAL_MST_WR_DISABLE_BYTE_ENABLE_reg_u noc2axi_local_a_mst_wr_disable_byte_enable;
    NOC2AXI_LOCAL_SCRATCH_reg_u noc2axi_local_a_scratch[4];
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_DEFAULT_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_lo_0;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_DEFAULT_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_hi_0;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_DEFAULT_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_lo_0;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_DEFAULT_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_hi_0;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_lo_1;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_hi_1;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_lo_1;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_hi_1;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_lo_2;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_hi_2;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_lo_2;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_hi_2;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_lo_3;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_hi_3;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_lo_3;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_hi_3;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_lo_4;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_hi_4;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_lo_4;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_hi_4;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_lo_5;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_hi_5;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_lo_5;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_hi_5;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_lo_6;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_hi_6;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_lo_6;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_hi_6;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_lo_7;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_hi_7;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_lo_7;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_hi_7;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_lo_8;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_hi_8;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_lo_8;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_hi_8;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_lo_9;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_hi_9;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_lo_9;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_hi_9;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_lo_10;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_hi_10;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_lo_10;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_hi_10;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_lo_11;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_hi_11;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_lo_11;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_hi_11;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_lo_12;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_hi_12;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_lo_12;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_hi_12;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_lo_13;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_hi_13;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_lo_13;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_hi_13;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_lo_14;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_hi_14;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_lo_14;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_hi_14;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_lo_15;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_start_addr_hi_15;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_lo_15;
    NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_reg_u noc2axi_local_a_axi2noc_header_tlb_end_addr_hi_15;
    NOC2AXI_LOCAL_CHICKEN_REG_reg_u noc2axi_local_a_chicken_reg;
    NOC2AXI_LOCAL_DISABLE_AUTOINLINE_reg_u noc2axi_local_a_disable_autoinline;
    NOC2AXI_LOCAL_DISABLE_SLV_RD_MEM_CHECK_reg_u noc2axi_local_a_disable_slv_rd_mem_check;
    NOC2AXI_LOCAL_AXI2NOC_MST_LOW_BOUNDARY_ADDR_reg_u noc2axi_local_a_axi2noc_mst_low_boundary_addr_lo;
    NOC2AXI_LOCAL_AXI2NOC_MST_LOW_BOUNDARY_ADDR_reg_u noc2axi_local_a_axi2noc_mst_low_boundary_addr_hi;
    NOC2AXI_LOCAL_AXI2NOC_MST_HIGH_BOUNDARY_ADDR_reg_u noc2axi_local_a_axi2noc_mst_high_boundary_addr_lo;
    NOC2AXI_LOCAL_AXI2NOC_MST_HIGH_BOUNDARY_ADDR_reg_u noc2axi_local_a_axi2noc_mst_high_boundary_addr_hi;
    NOC2AXI_LOCAL_ENABLE_AXI_ERR_reg_u noc2axi_local_a_enable_axi_err;
    NOC2AXI_LOCAL_CNT_POSTED_TIME_OUT_LIMIT_reg_u noc2axi_local_a_cnt_posted_time_out_limit;
    NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_SEC_reg_u noc2axi_tlbs_a_axi2noc_header_tlb_sec;
    NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_COORD_reg_u noc2axi_tlbs_a_axi2noc_header_tlb_coord;
    NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_reg_u noc2axi_tlbs_a_axi2noc_header_tlb_cmd;
    NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_BRCST_reg_u noc2axi_tlbs_a_axi2noc_header_tlb_brcst;
} noc2axi_regmap_t;

//==============================================================================
// Bit Fields for Address Map: noc2axi
//==============================================================================

#define NOC_NIU_RISC_TARGET_ADDR_LO_TARGET_ADDR_LO_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_TARGET_ADDR_LO_TARGET_ADDR_LO_SHIFT 0

#define NOC_NIU_RISC_TARGET_ADDR_MID_TARGET_ADDR_MID_MASK 0xFFFFFFF
#define NOC_NIU_RISC_TARGET_ADDR_MID_TARGET_ADDR_MID_SHIFT 0

#define NOC_NIU_RISC_TARGET_ADDR_HI_TARGET_ADDR_HI_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_TARGET_ADDR_HI_TARGET_ADDR_HI_SHIFT 0

#define NOC_NIU_RISC_RET_ADDR_LO_RET_ADDR_LO_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_RET_ADDR_LO_RET_ADDR_LO_SHIFT 0

#define NOC_NIU_RISC_RET_ADDR_MID_RET_ADDR_MID_MASK 0xFFFFFFF
#define NOC_NIU_RISC_RET_ADDR_MID_RET_ADDR_MID_SHIFT 0

#define NOC_NIU_RISC_RET_ADDR_HI_RET_ADDR_HI_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_RET_ADDR_HI_RET_ADDR_HI_SHIFT 0

#define NOC_NIU_RISC_PACKET_TAG_PACKET_TAG_MASK 0xFFFF
#define NOC_NIU_RISC_PACKET_TAG_PACKET_TAG_SHIFT 0

#define NOC_NIU_RISC_CMD_BRCST_CMD_BRCST_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_CMD_BRCST_CMD_BRCST_SHIFT 0

#define NOC_NIU_RISC_AT_LEN_AT_LEN_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_AT_LEN_AT_LEN_SHIFT 0

#define NOC_NIU_RISC_AT_LEN_1_AT_LEN_1_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_AT_LEN_1_AT_LEN_1_SHIFT 0

#define NOC_NIU_RISC_AT_DATA_AT_DATA_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_AT_DATA_AT_DATA_SHIFT 0

#define NOC_NIU_RISC_BRCST_EXCLUDE_BRCST_EXCLUDE_MASK 0xFFFFFF
#define NOC_NIU_RISC_BRCST_EXCLUDE_BRCST_EXCLUDE_SHIFT 0

#define NOC_NIU_RISC_L1_ACC_AT_INSTRN_L1_ACC_AT_INSTRN_MASK 0xFFFF
#define NOC_NIU_RISC_L1_ACC_AT_INSTRN_L1_ACC_AT_INSTRN_SHIFT 0

#define NOC_NIU_RISC_SECURITY_CTRL_SEC_FENCE_MASTER_LEVEL_MASK 0xF
#define NOC_NIU_RISC_SECURITY_CTRL_SEC_FENCE_MASTER_LEVEL_SHIFT 0

#define NOC_NIU_RISC_SECURITY_CTRL_RSVD_MASK 0xFFFFFFF0
#define NOC_NIU_RISC_SECURITY_CTRL_RSVD_SHIFT 4

#define NOC_NIU_RISC_CMD_CTRL_CMD_PENDING_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_CMD_CTRL_CMD_PENDING_SHIFT 0

#define NOC_NIU_RISC_NODE_ID_NODE_ID_X_MASK 0x3F
#define NOC_NIU_RISC_NODE_ID_NODE_ID_X_SHIFT 0

#define NOC_NIU_RISC_NODE_ID_NODE_ID_Y_MASK 0xFC0
#define NOC_NIU_RISC_NODE_ID_NODE_ID_Y_SHIFT 6

#define NOC_NIU_RISC_NODE_ID_NOC_X_SIZE_MASK 0x7F000
#define NOC_NIU_RISC_NODE_ID_NOC_X_SIZE_SHIFT 12

#define NOC_NIU_RISC_NODE_ID_NOC_Y_SIZE_MASK 0x3F80000
#define NOC_NIU_RISC_NODE_ID_NOC_Y_SIZE_SHIFT 19

#define NOC_NIU_RISC_NODE_ID_DATELINE_NODE_X_MASK 0x4000000
#define NOC_NIU_RISC_NODE_ID_DATELINE_NODE_X_SHIFT 26

#define NOC_NIU_RISC_NODE_ID_DATELINE_NODE_Y_MASK 0x8000000
#define NOC_NIU_RISC_NODE_ID_DATELINE_NODE_Y_SHIFT 27

#define NOC_NIU_RISC_NODE_ID_ROUTING_DIM_ORDER_XY_MASK 0x10000000
#define NOC_NIU_RISC_NODE_ID_ROUTING_DIM_ORDER_XY_SHIFT 28

#define NOC_NIU_RISC_ENDPOINT_ID_ENDPOINT_ID_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_ENDPOINT_ID_ENDPOINT_ID_SHIFT 0

#define NOC_NIU_RISC_NUM_MEM_PARITY_ERR_NUM_MEM_PARITY_ERR_MASK 0xFFFF
#define NOC_NIU_RISC_NUM_MEM_PARITY_ERR_NUM_MEM_PARITY_ERR_SHIFT 0

#define NOC_NIU_RISC_NUM_HEADER_1B_ERR_NUM_HEADER_1B_ERR_MASK 0xFFFF
#define NOC_NIU_RISC_NUM_HEADER_1B_ERR_NUM_HEADER_1B_ERR_SHIFT 0

#define NOC_NIU_RISC_NUM_HEADER_2B_ERR_NUM_HEADER_2B_ERR_MASK 0xFFFF
#define NOC_NIU_RISC_NUM_HEADER_2B_ERR_NUM_HEADER_2B_ERR_SHIFT 0

#define NOC_NIU_RISC_ECC_CTRL_ECC_ERR_CLEAR_MASK 0x7
#define NOC_NIU_RISC_ECC_CTRL_ECC_ERR_CLEAR_SHIFT 0

#define NOC_NIU_RISC_ECC_CTRL_ECC_ERR_FORCE_MASK 0x38
#define NOC_NIU_RISC_ECC_CTRL_ECC_ERR_FORCE_SHIFT 3

#define NOC_NIU_RISC_NOC_CLEAR_OUTSTANDING_REQ_CNT_NOC_CLEAR_OUTSTANDING_REQ_CNT_MASK 0xFFFF
#define NOC_NIU_RISC_NOC_CLEAR_OUTSTANDING_REQ_CNT_NOC_CLEAR_OUTSTANDING_REQ_CNT_SHIFT 0

#define NOC_NIU_RISC_CMD_BUF_AVAIL_BUF0_AVAIL_MASK 0x1F
#define NOC_NIU_RISC_CMD_BUF_AVAIL_BUF0_AVAIL_SHIFT 0

#define NOC_NIU_RISC_CMD_BUF_AVAIL_RSVD0_MASK 0xE0
#define NOC_NIU_RISC_CMD_BUF_AVAIL_RSVD0_SHIFT 5

#define NOC_NIU_RISC_CMD_BUF_AVAIL_BUF1_AVAIL_MASK 0x1F00
#define NOC_NIU_RISC_CMD_BUF_AVAIL_BUF1_AVAIL_SHIFT 8

#define NOC_NIU_RISC_CMD_BUF_AVAIL_RSVD1_MASK 0xE000
#define NOC_NIU_RISC_CMD_BUF_AVAIL_RSVD1_SHIFT 13

#define NOC_NIU_RISC_CMD_BUF_AVAIL_BUF2_AVAIL_MASK 0x1F0000
#define NOC_NIU_RISC_CMD_BUF_AVAIL_BUF2_AVAIL_SHIFT 16

#define NOC_NIU_RISC_CMD_BUF_AVAIL_RSVD2_MASK 0xE00000
#define NOC_NIU_RISC_CMD_BUF_AVAIL_RSVD2_SHIFT 21

#define NOC_NIU_RISC_CMD_BUF_AVAIL_BUF3_AVAIL_MASK 0x1F000000
#define NOC_NIU_RISC_CMD_BUF_AVAIL_BUF3_AVAIL_SHIFT 24

#define NOC_NIU_RISC_CMD_BUF_AVAIL_RSVD3_MASK 0xE0000000
#define NOC_NIU_RISC_CMD_BUF_AVAIL_RSVD3_SHIFT 29

#define NOC_NIU_RISC_CMD_BUF_OVFL_BUF0_OVFL_MASK 0x1
#define NOC_NIU_RISC_CMD_BUF_OVFL_BUF0_OVFL_SHIFT 0

#define NOC_NIU_RISC_CMD_BUF_OVFL_BUF1_OVFL_MASK 0x2
#define NOC_NIU_RISC_CMD_BUF_OVFL_BUF1_OVFL_SHIFT 1

#define NOC_NIU_RISC_CMD_BUF_OVFL_BUF2_OVFL_MASK 0x4
#define NOC_NIU_RISC_CMD_BUF_OVFL_BUF2_OVFL_SHIFT 2

#define NOC_NIU_RISC_CMD_BUF_OVFL_BUF3_OVFL_MASK 0x8
#define NOC_NIU_RISC_CMD_BUF_OVFL_BUF3_OVFL_SHIFT 3

#define NOC_NIU_RISC_CMD_BUF_OVFL_RSVD_MASK 0xFFFFFFF0
#define NOC_NIU_RISC_CMD_BUF_OVFL_RSVD_SHIFT 4

#define NOC_NIU_RISC_NIU_CONFIG_CLK_GATING_DISABLED_MASK 0x1
#define NOC_NIU_RISC_NIU_CONFIG_CLK_GATING_DISABLED_SHIFT 0

#define NOC_NIU_RISC_NIU_CONFIG_CLK_GATER_HYSTERESIS_MASK 0xFE
#define NOC_NIU_RISC_NIU_CONFIG_CLK_GATER_HYSTERESIS_SHIFT 1

#define NOC_NIU_RISC_NIU_CONFIG_ECC_NIU_MEM_PARITY_ENABLE_MASK 0x100
#define NOC_NIU_RISC_NIU_CONFIG_ECC_NIU_MEM_PARITY_ENABLE_SHIFT 8

#define NOC_NIU_RISC_NIU_CONFIG_ECC_INTERRUPT_ENABLE_MASK 0xE00
#define NOC_NIU_RISC_NIU_CONFIG_ECC_INTERRUPT_ENABLE_SHIFT 9

#define NOC_NIU_RISC_NIU_CONFIG_TILE_CLOCK_DISABLE_MASK 0x1000
#define NOC_NIU_RISC_NIU_CONFIG_TILE_CLOCK_DISABLE_SHIFT 12

#define NOC_NIU_RISC_NIU_CONFIG_NOC2AXI_TILE_HEADER_DOUBLE_WRITE_DISABLE_MASK 0x2000
#define NOC_NIU_RISC_NIU_CONFIG_NOC2AXI_TILE_HEADER_DOUBLE_WRITE_DISABLE_SHIFT 13

#define NOC_NIU_RISC_NIU_CONFIG_NIU_TIMEOUT_IRQ_EN_MASK 0x4000
#define NOC_NIU_RISC_NIU_CONFIG_NIU_TIMEOUT_IRQ_EN_SHIFT 14

#define NOC_NIU_RISC_NIU_CONFIG_AXI_ENABLE_MASK 0x8000
#define NOC_NIU_RISC_NIU_CONFIG_AXI_ENABLE_SHIFT 15

#define NOC_NIU_RISC_NIU_CONFIG_CMD_BUFFER_FIFO_EN_MASK 0x10000
#define NOC_NIU_RISC_NIU_CONFIG_CMD_BUFFER_FIFO_EN_SHIFT 16

#define NOC_NIU_RISC_ROUTER_CONFIG_CLK_GATING_DISABLED_MASK 0x1
#define NOC_NIU_RISC_ROUTER_CONFIG_CLK_GATING_DISABLED_SHIFT 0

#define NOC_NIU_RISC_ROUTER_CONFIG_CLK_GATER_HYSTERESIS_MASK 0xFE
#define NOC_NIU_RISC_ROUTER_CONFIG_CLK_GATER_HYSTERESIS_SHIFT 1

#define NOC_NIU_RISC_ROUTER_CONFIG_MAX_BACKOFF_EXP_MASK 0xF00
#define NOC_NIU_RISC_ROUTER_CONFIG_MAX_BACKOFF_EXP_SHIFT 8

#define NOC_NIU_RISC_ROUTER_CONFIG_BASIC_TIMEOUT_DELAY_MASK 0xF000
#define NOC_NIU_RISC_ROUTER_CONFIG_BASIC_TIMEOUT_DELAY_SHIFT 12

#define NOC_NIU_RISC_ROUTER_CONFIG_ECC_ROUTER_MEM_PARITY_ENABE_MASK 0x10000
#define NOC_NIU_RISC_ROUTER_CONFIG_ECC_ROUTER_MEM_PARITY_ENABE_SHIFT 16

#define NOC_NIU_RISC_ROUTER_CONFIG_ECC_HEADER_CHK_BITS_ENABLE_MASK 0x20000
#define NOC_NIU_RISC_ROUTER_CONFIG_ECC_HEADER_CHK_BITS_ENABLE_SHIFT 17

#define NOC_NIU_RISC_ROUTER_CONFIG_ECC_HEADER_SECDED_CHK_CORRECNT_ENABLE_MASK 0x40000
#define NOC_NIU_RISC_ROUTER_CONFIG_ECC_HEADER_SECDED_CHK_CORRECNT_ENABLE_SHIFT 18

#define NOC_NIU_RISC_BROADCAST_CONFIG_BCAST_ROW_DISABLE_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_BROADCAST_CONFIG_BCAST_ROW_DISABLE_SHIFT 0

#define NOC_NIU_RISC_MEM_SHUTDOWN_CONTROL_SD_BIT_MASK 0x1
#define NOC_NIU_RISC_MEM_SHUTDOWN_CONTROL_SD_BIT_SHIFT 0

#define NOC_NIU_RISC_MEM_SHUTDOWN_CONTROL_DSLP_BIT_MASK 0x2
#define NOC_NIU_RISC_MEM_SHUTDOWN_CONTROL_DSLP_BIT_SHIFT 1

#define NOC_NIU_RISC_MEM_SHUTDOWN_CONTROL_DSLPLV_BIT_MASK 0x4
#define NOC_NIU_RISC_MEM_SHUTDOWN_CONTROL_DSLPLV_BIT_SHIFT 2

#define NOC_NIU_RISC_MEM_SHUTDOWN_CONTROL_RSVD_MASK 0xFFFFFFF8
#define NOC_NIU_RISC_MEM_SHUTDOWN_CONTROL_RSVD_SHIFT 3

#define NOC_NIU_RISC_DEBUG_COUNTER_RESET_ROUTER_OUTGOING_FLIT_COUNTER_RESET_MASK 0x1
#define NOC_NIU_RISC_DEBUG_COUNTER_RESET_ROUTER_OUTGOING_FLIT_COUNTER_RESET_SHIFT 0

#define NOC_NIU_RISC_DEBUG_COUNTER_RESET_RSVD0_MASK 0xE
#define NOC_NIU_RISC_DEBUG_COUNTER_RESET_RSVD0_SHIFT 1

#define NOC_NIU_RISC_DEBUG_COUNTER_RESET_CMD_BUFFER_FIFO_OVFL_CLEAR_MASK 0x10
#define NOC_NIU_RISC_DEBUG_COUNTER_RESET_CMD_BUFFER_FIFO_OVFL_CLEAR_SHIFT 4

#define NOC_NIU_RISC_DEBUG_COUNTER_RESET_RSVD1_MASK 0xFFFFFFE0
#define NOC_NIU_RISC_DEBUG_COUNTER_RESET_RSVD1_SHIFT 5

#define NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_CFG_INTERRUPT_ENABLE_MASK 0xFFFF
#define NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_CFG_INTERRUPT_ENABLE_SHIFT 0

#define NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_CFG_RSVD0_MASK 0xFFF0000
#define NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_CFG_RSVD0_SHIFT 16

#define NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_CFG_CLEAR_ON_READ_DISABLE_MASK 0x10000000
#define NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_CFG_CLEAR_ON_READ_DISABLE_SHIFT 28

#define NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_CFG_RSVD1_MASK 0xE0000000
#define NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_CFG_RSVD1_SHIFT 29

#define NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_CLR_CLEAR_MASK 0xFFFF
#define NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_CLR_CLEAR_SHIFT 0

#define NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_CLR_RSVD0_MASK 0xFFFF0000
#define NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_CLR_RSVD0_SHIFT 16

#define NOC_NIU_RISC_VC_DIM_ORDER_DATA_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_VC_DIM_ORDER_DATA_SHIFT 0

#define NOC_NIU_RISC_THROTTLER_CYCLES_PER_WINDOW_DATA_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_THROTTLER_CYCLES_PER_WINDOW_DATA_SHIFT 0

#define NOC_NIU_RISC_THROTTLER_HANDSHAKES_PER_WINDOW_DATA_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_THROTTLER_HANDSHAKES_PER_WINDOW_DATA_SHIFT 0

#define NOC_NIU_RISC_NIU_TIMEOUT_DETECTED_DATA_MASK 0x1
#define NOC_NIU_RISC_NIU_TIMEOUT_DETECTED_DATA_SHIFT 0

#define NOC_NIU_RISC_NIU_TIMEOUT_VALUE_DATA_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_TIMEOUT_VALUE_DATA_SHIFT 0

#define NOC_NIU_RISC_INVALID_FENCE_START_ADDR_START_ADDR_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_INVALID_FENCE_START_ADDR_START_ADDR_SHIFT 0

#define NOC_NIU_RISC_INVALID_FENCE_END_ADDR_END_ADDR_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_INVALID_FENCE_END_ADDR_END_ADDR_SHIFT 0

#define NOC_NIU_RISC_UNUSED_DATA_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_UNUSED_DATA_SHIFT 0

#define NOC_NIU_RISC_VC_THROTTLER_HANDSHAKES_PER_WINDOW_VC0_MASK 0xFF
#define NOC_NIU_RISC_VC_THROTTLER_HANDSHAKES_PER_WINDOW_VC0_SHIFT 0

#define NOC_NIU_RISC_VC_THROTTLER_HANDSHAKES_PER_WINDOW_VC1_MASK 0xFF00
#define NOC_NIU_RISC_VC_THROTTLER_HANDSHAKES_PER_WINDOW_VC1_SHIFT 8

#define NOC_NIU_RISC_VC_THROTTLER_HANDSHAKES_PER_WINDOW_VC2_MASK 0xFF0000
#define NOC_NIU_RISC_VC_THROTTLER_HANDSHAKES_PER_WINDOW_VC2_SHIFT 16

#define NOC_NIU_RISC_VC_THROTTLER_HANDSHAKES_PER_WINDOW_VC3_MASK 0xFF000000
#define NOC_NIU_RISC_VC_THROTTLER_HANDSHAKES_PER_WINDOW_VC3_SHIFT 24

#define NOC_NIU_RISC_VC_THROTTLER_CYCLES_PER_WINDOW_DATA_MASK 0xFF
#define NOC_NIU_RISC_VC_THROTTLER_CYCLES_PER_WINDOW_DATA_SHIFT 0

#define NOC_NIU_RISC_NIU_MST_ATOMIC_RESP_RECEIVED_NIU_MST_ATOMIC_RESP_RECEIVED_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_MST_ATOMIC_RESP_RECEIVED_NIU_MST_ATOMIC_RESP_RECEIVED_SHIFT 0

#define NOC_NIU_RISC_NIU_MST_WR_ACK_RECEIVED_NIU_MST_WR_ACK_RECEIVED_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_MST_WR_ACK_RECEIVED_NIU_MST_WR_ACK_RECEIVED_SHIFT 0

#define NOC_NIU_RISC_NIU_MST_RD_RESP_RECEIVED_NIU_MST_RD_RESP_RECEIVED_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_MST_RD_RESP_RECEIVED_NIU_MST_RD_RESP_RECEIVED_SHIFT 0

#define NOC_NIU_RISC_NIU_MST_RD_DATA_WORD_RECEIVED_NIU_MST_RD_DATA_WORD_RECEIVED_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_MST_RD_DATA_WORD_RECEIVED_NIU_MST_RD_DATA_WORD_RECEIVED_SHIFT 0

#define NOC_NIU_RISC_NIU_MST_CMD_ACCEPTED_NIU_MST_CMD_ACCEPTED_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_MST_CMD_ACCEPTED_NIU_MST_CMD_ACCEPTED_SHIFT 0

#define NOC_NIU_RISC_NIU_MST_RD_REQ_SENT_NIU_MST_RD_REQ_SENT_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_MST_RD_REQ_SENT_NIU_MST_RD_REQ_SENT_SHIFT 0

#define NOC_NIU_RISC_NIU_MST_NONPOSTED_ATOMIC_SENT_NIU_MST_NONPOSTED_ATOMIC_SENT_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_MST_NONPOSTED_ATOMIC_SENT_NIU_MST_NONPOSTED_ATOMIC_SENT_SHIFT 0

#define NOC_NIU_RISC_NIU_MST_POSTED_ATOMIC_SENT_NIU_MST_POSTED_ATOMIC_SENT_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_MST_POSTED_ATOMIC_SENT_NIU_MST_POSTED_ATOMIC_SENT_SHIFT 0

#define NOC_NIU_RISC_NIU_MST_NONPOSTED_WR_DATA_WORD_SENT_NIU_MST_NONPOSTED_WR_DATA_WORD_SENT_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_MST_NONPOSTED_WR_DATA_WORD_SENT_NIU_MST_NONPOSTED_WR_DATA_WORD_SENT_SHIFT 0

#define NOC_NIU_RISC_NIU_MST_POSTED_WR_DATA_WORD_SENT_NIU_MST_POSTED_WR_DATA_WORD_SENT_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_MST_POSTED_WR_DATA_WORD_SENT_NIU_MST_POSTED_WR_DATA_WORD_SENT_SHIFT 0

#define NOC_NIU_RISC_NIU_MST_NONPOSTED_WR_REQ_SENT_NIU_MST_NONPOSTED_WR_REQ_SENT_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_MST_NONPOSTED_WR_REQ_SENT_NIU_MST_NONPOSTED_WR_REQ_SENT_SHIFT 0

#define NOC_NIU_RISC_NIU_MST_POSTED_WR_REQ_SENT_NIU_MST_POSTED_WR_REQ_SENT_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_MST_POSTED_WR_REQ_SENT_NIU_MST_POSTED_WR_REQ_SENT_SHIFT 0

#define NOC_NIU_RISC_NIU_MST_NONPOSTED_WR_REQ_STARTED_NIU_MST_NONPOSTED_WR_REQ_STARTED_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_MST_NONPOSTED_WR_REQ_STARTED_NIU_MST_NONPOSTED_WR_REQ_STARTED_SHIFT 0

#define NOC_NIU_RISC_NIU_MST_POSTED_WR_REQ_STARTED_NIU_MST_POSTED_WR_REQ_STARTED_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_MST_POSTED_WR_REQ_STARTED_NIU_MST_POSTED_WR_REQ_STARTED_SHIFT 0

#define NOC_NIU_RISC_NIU_MST_RD_REQ_STARTED_NIU_MST_RD_REQ_STARTED_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_MST_RD_REQ_STARTED_NIU_MST_RD_REQ_STARTED_SHIFT 0

#define NOC_NIU_RISC_NIU_MST_NONPOSTED_ATOMIC_STARTED_NIU_MST_NONPOSTED_ATOMIC_STARTED_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_MST_NONPOSTED_ATOMIC_STARTED_NIU_MST_NONPOSTED_ATOMIC_STARTED_SHIFT 0

#define NOC_NIU_RISC_NIU_MST_REQS_OUTSTANDING_ID_NIU_MST_REQS_OUTSTANDING_ID_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_MST_REQS_OUTSTANDING_ID_NIU_MST_REQS_OUTSTANDING_ID_SHIFT 0

#define NOC_NIU_RISC_NIU_MST_WRITE_REQS_OUTGOING_ID_NIU_MST_WRITE_REQS_OUTGOING_ID_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_MST_WRITE_REQS_OUTGOING_ID_NIU_MST_WRITE_REQS_OUTGOING_ID_SHIFT 0

#define NOC_NIU_RISC_NIU_SLV_ATOMIC_RESP_SENT_NIU_SLV_ATOMIC_RESP_SENT_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_SLV_ATOMIC_RESP_SENT_NIU_SLV_ATOMIC_RESP_SENT_SHIFT 0

#define NOC_NIU_RISC_NIU_SLV_WR_ACK_SENT_NIU_SLV_WR_ACK_SENT_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_SLV_WR_ACK_SENT_NIU_SLV_WR_ACK_SENT_SHIFT 0

#define NOC_NIU_RISC_NIU_SLV_RD_RESP_SENT_NIU_SLV_RD_RESP_SENT_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_SLV_RD_RESP_SENT_NIU_SLV_RD_RESP_SENT_SHIFT 0

#define NOC_NIU_RISC_NIU_SLV_RD_DATA_WORD_SENT_NIU_SLV_RD_DATA_WORD_SENT_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_SLV_RD_DATA_WORD_SENT_NIU_SLV_RD_DATA_WORD_SENT_SHIFT 0

#define NOC_NIU_RISC_NIU_SLV_REQ_ACCEPTED_NIU_SLV_REQ_ACCEPTED_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_SLV_REQ_ACCEPTED_NIU_SLV_REQ_ACCEPTED_SHIFT 0

#define NOC_NIU_RISC_NIU_SLV_RD_REQ_RECEIVED_NIU_SLV_RD_REQ_RECEIVED_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_SLV_RD_REQ_RECEIVED_NIU_SLV_RD_REQ_RECEIVED_SHIFT 0

#define NOC_NIU_RISC_NIU_SLV_NONPOSTED_ATOMIC_RECEIVED_NIU_SLV_NONPOSTED_ATOMIC_RECEIVED_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_SLV_NONPOSTED_ATOMIC_RECEIVED_NIU_SLV_NONPOSTED_ATOMIC_RECEIVED_SHIFT 0

#define NOC_NIU_RISC_NIU_SLV_POSTED_ATOMIC_RECEIVED_NIU_SLV_POSTED_ATOMIC_RECEIVED_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_SLV_POSTED_ATOMIC_RECEIVED_NIU_SLV_POSTED_ATOMIC_RECEIVED_SHIFT 0

#define NOC_NIU_RISC_NIU_SLV_NONPOSTED_WR_DATA_WORD_RECEIVED_NIU_SLV_NONPOSTED_WR_DATA_WORD_RECEIVED_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_SLV_NONPOSTED_WR_DATA_WORD_RECEIVED_NIU_SLV_NONPOSTED_WR_DATA_WORD_RECEIVED_SHIFT 0

#define NOC_NIU_RISC_NIU_SLV_POSTED_WR_DATA_WORD_RECEIVED_NIU_SLV_POSTED_WR_DATA_WORD_RECEIVED_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_SLV_POSTED_WR_DATA_WORD_RECEIVED_NIU_SLV_POSTED_WR_DATA_WORD_RECEIVED_SHIFT 0

#define NOC_NIU_RISC_NIU_SLV_NONPOSTED_WR_REQ_RECEIVED_NIU_SLV_NONPOSTED_WR_REQ_RECEIVED_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_SLV_NONPOSTED_WR_REQ_RECEIVED_NIU_SLV_NONPOSTED_WR_REQ_RECEIVED_SHIFT 0

#define NOC_NIU_RISC_NIU_SLV_POSTED_WR_REQ_RECEIVED_NIU_SLV_POSTED_WR_REQ_RECEIVED_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_SLV_POSTED_WR_REQ_RECEIVED_NIU_SLV_POSTED_WR_REQ_RECEIVED_SHIFT 0

#define NOC_NIU_RISC_NIU_SLV_NONPOSTED_WR_REQ_STARTED_NIU_SLV_NONPOSTED_WR_REQ_STARTED_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_SLV_NONPOSTED_WR_REQ_STARTED_NIU_SLV_NONPOSTED_WR_REQ_STARTED_SHIFT 0

#define NOC_NIU_RISC_NIU_SLV_POSTED_WR_REQ_STARTED_NIU_SLV_POSTED_WR_REQ_STARTED_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_NIU_SLV_POSTED_WR_REQ_STARTED_NIU_SLV_POSTED_WR_REQ_STARTED_SHIFT 0

#define NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_NUM_NUM_MASK 0xF
#define NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_NUM_NUM_SHIFT 0

#define NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_SOURCE_BIT_MAP_MASK 0xFFFF
#define NOC_NIU_RISC_MST_IF_INTP_TRANS_COUNT_RTZ_SOURCE_BIT_MAP_SHIFT 0

#define NOC_NIU_RISC_SEC_FENCE_RANGE_START_LO_ADDRESS_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_SEC_FENCE_RANGE_START_LO_ADDRESS_SHIFT 0

#define NOC_NIU_RISC_SEC_FENCE_RANGE_START_HI_ADDRESS_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_SEC_FENCE_RANGE_START_HI_ADDRESS_SHIFT 0

#define NOC_NIU_RISC_SEC_FENCE_RANGE_END_LO_ADDRESS_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_SEC_FENCE_RANGE_END_LO_ADDRESS_SHIFT 0

#define NOC_NIU_RISC_SEC_FENCE_RANGE_END_HI_ADDRESS_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_SEC_FENCE_RANGE_END_HI_ADDRESS_SHIFT 0

#define NOC_NIU_RISC_SEC_FENCE_ATTRIBUTE_WR_SEC_LEVEL_MASK 0xF
#define NOC_NIU_RISC_SEC_FENCE_ATTRIBUTE_WR_SEC_LEVEL_SHIFT 0

#define NOC_NIU_RISC_SEC_FENCE_ATTRIBUTE_RD_SEC_LEVEL_MASK 0xF0
#define NOC_NIU_RISC_SEC_FENCE_ATTRIBUTE_RD_SEC_LEVEL_SHIFT 4

#define NOC_NIU_RISC_SEC_FENCE_ATTRIBUTE_RANGE_ENABLE_MASK 0x100
#define NOC_NIU_RISC_SEC_FENCE_ATTRIBUTE_RANGE_ENABLE_SHIFT 8

#define NOC_NIU_RISC_SEC_FENCE_MASTER_LEVEL_MASTER_LEVEL_MASK 0xF
#define NOC_NIU_RISC_SEC_FENCE_MASTER_LEVEL_MASTER_LEVEL_SHIFT 0

#define NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_STATUS_ENTRY_COUNTER_MASK 0x1F
#define NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_STATUS_ENTRY_COUNTER_SHIFT 0

#define NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_STATUS_RSVD_MASK 0xE0
#define NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_STATUS_RSVD_SHIFT 5

#define NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_STATUS_EMPTY_MASK 0x100
#define NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_STATUS_EMPTY_SHIFT 8

#define NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_STATUS_FULL_MASK 0x200
#define NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_STATUS_FULL_SHIFT 9

#define NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_RDDATA_VIOLATED_RANGE_MASK 0xFF
#define NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_RDDATA_VIOLATED_RANGE_SHIFT 0

#define NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_RDDATA_VIOLATED_DEFAULT_RANGE_MASK 0x100
#define NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_RDDATA_VIOLATED_DEFAULT_RANGE_SHIFT 8

#define NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_RDDATA_VIOLATED_SRC_X_MASK 0x7E00
#define NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_RDDATA_VIOLATED_SRC_X_SHIFT 9

#define NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_RDDATA_VIOLATED_SRC_Y_MASK 0x1F8000
#define NOC_NIU_RISC_SEC_FENCE_VIOLATION_FIFO_RDDATA_VIOLATED_SRC_Y_SHIFT 15

#define NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_START_LO_ADDRESS_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_START_LO_ADDRESS_SHIFT 0

#define NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_START_HI_ADDRESS_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_START_HI_ADDRESS_SHIFT 0

#define NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_END_LO_ADDRESS_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_END_LO_ADDRESS_SHIFT 0

#define NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_END_HI_ADDRESS_MASK 0xFFFFFFFF
#define NOC_NIU_RISC_SEC_FENCE_DEFAULT_RANGE_END_HI_ADDRESS_SHIFT 0

#define NOC2AXI_LOCAL_MST_WR_MEM_FULL_THRESH_MST_WR_MEM_THRESH_MASK 0xFFF
#define NOC2AXI_LOCAL_MST_WR_MEM_FULL_THRESH_MST_WR_MEM_THRESH_SHIFT 0

#define NOC2AXI_LOCAL_MST_RD_MEM_FULL_THRESH_MST_RD_MEM_THRESH_MASK 0xFFF
#define NOC2AXI_LOCAL_MST_RD_MEM_FULL_THRESH_MST_RD_MEM_THRESH_SHIFT 0

#define NOC2AXI_LOCAL_MST_WR_DISABLE_BYTE_ENABLE_MST_WR_DISABLE_BYTE_ENABLE_MASK 0x1
#define NOC2AXI_LOCAL_MST_WR_DISABLE_BYTE_ENABLE_MST_WR_DISABLE_BYTE_ENABLE_SHIFT 0

#define NOC2AXI_LOCAL_SCRATCH_SCRATCH_MASK 0xFFFFFFFF
#define NOC2AXI_LOCAL_SCRATCH_SCRATCH_SHIFT 0

#define NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_DEFAULT_START_ADDR_MASK 0xFFFFFFFF
#define NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_DEFAULT_START_ADDR_SHIFT 0

#define NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_DEFAULT_END_ADDR_MASK 0xFFFFFFFF
#define NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_DEFAULT_END_ADDR_SHIFT 0

#define NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_START_ADDR_MASK 0xFFFFFFFF
#define NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_START_ADDR_START_ADDR_SHIFT 0

#define NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_END_ADDR_MASK 0xFFFFFFFF
#define NOC2AXI_LOCAL_AXI2NOC_HEADER_TLB_END_ADDR_END_ADDR_SHIFT 0

#define NOC2AXI_LOCAL_CHICKEN_REG_DISABLE_AXI_RESPS_MASK 0x1
#define NOC2AXI_LOCAL_CHICKEN_REG_DISABLE_AXI_RESPS_SHIFT 0

#define NOC2AXI_LOCAL_CHICKEN_REG_DETECTED_RDATA_IS_MAGIC_NUM_MASK 0x2
#define NOC2AXI_LOCAL_CHICKEN_REG_DETECTED_RDATA_IS_MAGIC_NUM_SHIFT 1

#define NOC2AXI_LOCAL_DISABLE_AUTOINLINE_DISABLE_AUTOINLINE_WR_REQ_MASK 0x1
#define NOC2AXI_LOCAL_DISABLE_AUTOINLINE_DISABLE_AUTOINLINE_WR_REQ_SHIFT 0

#define NOC2AXI_LOCAL_DISABLE_AUTOINLINE_DISABLE_AUTOINLINE_RD_RESP_MASK 0x2
#define NOC2AXI_LOCAL_DISABLE_AUTOINLINE_DISABLE_AUTOINLINE_RD_RESP_SHIFT 1

#define NOC2AXI_LOCAL_DISABLE_SLV_RD_MEM_CHECK_DISABLE_SLV_RD_MEM_CHECK_MASK 0x1
#define NOC2AXI_LOCAL_DISABLE_SLV_RD_MEM_CHECK_DISABLE_SLV_RD_MEM_CHECK_SHIFT 0

#define NOC2AXI_LOCAL_AXI2NOC_MST_LOW_BOUNDARY_ADDR_LOW_ADDR_BOUNDARY_MASK 0xFFFFFFFF
#define NOC2AXI_LOCAL_AXI2NOC_MST_LOW_BOUNDARY_ADDR_LOW_ADDR_BOUNDARY_SHIFT 0

#define NOC2AXI_LOCAL_AXI2NOC_MST_HIGH_BOUNDARY_ADDR_HIGH_ADDR_BOUNDARY_MASK 0xFFFFFFFF
#define NOC2AXI_LOCAL_AXI2NOC_MST_HIGH_BOUNDARY_ADDR_HIGH_ADDR_BOUNDARY_SHIFT 0

#define NOC2AXI_LOCAL_ENABLE_AXI_ERR_ENABLE_AXI_ERR_MASK 0x1
#define NOC2AXI_LOCAL_ENABLE_AXI_ERR_ENABLE_AXI_ERR_SHIFT 0

#define NOC2AXI_LOCAL_CNT_POSTED_TIME_OUT_LIMIT_CNT_POSTED_TIME_OUT_LIMIT_MASK 0xFFFF
#define NOC2AXI_LOCAL_CNT_POSTED_TIME_OUT_LIMIT_CNT_POSTED_TIME_OUT_LIMIT_SHIFT 0

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_SEC_SEC_SOURCE_ID_MASK 0xF
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_SEC_SEC_SOURCE_ID_SHIFT 0

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_SEC_SEC_GROUP_ID_MASK 0xF0
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_SEC_SEC_GROUP_ID_SHIFT 4

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_SEC_CCE_CMD_SNOOP_MASK 0x100
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_SEC_CCE_CMD_SNOOP_SHIFT 8

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_COORD_X_OFFSET_MASK 0x3F
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_COORD_X_OFFSET_SHIFT 0

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_COORD_Y_OFFSET_MASK 0xFC0
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_COORD_Y_OFFSET_SHIFT 6

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_CMD_RESP_MARKED_MASK 0x1
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_CMD_RESP_MARKED_SHIFT 0

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_CMD_BRCST_MASK 0x2
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_CMD_BRCST_SHIFT 1

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_CMD_LINKED_MASK 0x4
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_CMD_LINKED_SHIFT 2

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_CMD_FORCE_DIM_ROUTING_MASK 0x8
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_CMD_FORCE_DIM_ROUTING_SHIFT 3

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_CMD_FORCE_USER_BITS_VC_MASK 0x10
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_CMD_FORCE_USER_BITS_VC_SHIFT 4

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_CMD_STATIC_VC_MASK 0x1E0
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_CMD_STATIC_VC_SHIFT 5

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_CMD_RESP_STATIC_VC_MASK 0x1E00
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_CMD_RESP_STATIC_VC_SHIFT 9

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_CMD_PKT_TAG_ID_MASK 0x1E000
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_CMD_PKT_TAG_ID_SHIFT 13

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_CMD_STRICT_ORDER_MASK 0x20000
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_CMD_STRICT_ORDER_SHIFT 17

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_CMD_FLUSH_BIT_MASK 0x40000
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_CMD_FLUSH_BIT_SHIFT 18

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_BRCST_XY_BIT_MASK 0x80000
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_BRCST_XY_BIT_SHIFT 19

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_BRCST_SRC_INCLUDE_MASK 0x100000
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_CMD_BRCST_SRC_INCLUDE_SHIFT 20

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_BRCST_BRCST_QUAD_EXCL_COORD_X_MASK 0xFF
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_BRCST_BRCST_QUAD_EXCL_COORD_X_SHIFT 0

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_BRCST_BRCST_QUAD_EXCL_COORD_Y_MASK 0xFF00
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_BRCST_BRCST_QUAD_EXCL_COORD_Y_SHIFT 8

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_BRCST_BRCST_QUAD_EXCL_DIR_X_MASK 0x10000
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_BRCST_BRCST_QUAD_EXCL_DIR_X_SHIFT 16

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_BRCST_BRCST_QUAD_EXCL_DIR_Y_MASK 0x20000
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_BRCST_BRCST_QUAD_EXCL_DIR_Y_SHIFT 17

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_BRCST_BRCST_QUAD_EXCL_EN_MASK 0x40000
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_BRCST_BRCST_QUAD_EXCL_EN_SHIFT 18

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_BRCST_BRCST_STRIDED_KEEP_X_MASK 0x180000
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_BRCST_BRCST_STRIDED_KEEP_X_SHIFT 19

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_BRCST_BRCST_STRIDED_SKIP_X_MASK 0x600000
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_BRCST_BRCST_STRIDED_SKIP_X_SHIFT 21

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_BRCST_BRCST_STRIDED_KEEP_Y_MASK 0x1800000
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_BRCST_BRCST_STRIDED_KEEP_Y_SHIFT 23

#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_BRCST_BRCST_STRIDED_SKIP_Y_MASK 0x6000000
#define NOC2AXI_TLBS_AXI2NOC_HEADER_TLB_BRCST_BRCST_STRIDED_SKIP_Y_SHIFT 25

#endif
