Analysis & Elaboration report for FIFO_TEST
Thu Aug 10 03:55:41 2023
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for dcfifo:dcfifo_component
  6. Source assignments for dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated
  7. Source assignments for dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|a_graycounter_au6:rdptr_g1p
  8. Source assignments for dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|a_graycounter_6cc:wrptr_g1p
  9. Source assignments for dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|altsyncram_m2d1:fifo_ram
 10. Source assignments for dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|dffpipe_3dc:rdaclr
 11. Source assignments for dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|alt_synch_pipe_snl:rs_dgwp
 12. Source assignments for dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10
 13. Source assignments for dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|dffpipe_3dc:wraclr
 14. Source assignments for dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|alt_synch_pipe_tnl:ws_dgrp
 15. Source assignments for dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13
 16. Parameter Settings for User Entity Instance: dcfifo:dcfifo_component
 17. dcfifo Parameter Settings by Entity Instance
 18. Analysis & Elaboration Settings
 19. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu Aug 10 03:55:41 2023       ;
; Quartus Prime Version         ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                 ; FIFO_TEST                                   ;
; Top-level Entity Name         ; FIFO_DC_i4o4_8d                             ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                              ;
+--------+--------------+---------+--------------+--------------+------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance  ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+------------------+-------------------+
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |FIFO_DC_i4o4_8d ; FIFO_DC_i4o4_8d.v ;
+--------+--------------+---------+--------------+--------------+------------------+-------------------+


+-----------------------------------------------------+
; Source assignments for dcfifo:dcfifo_component      ;
+---------------------------------+-------+------+----+
; Assignment                      ; Value ; From ; To ;
+---------------------------------+-------+------+----+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -  ;
+---------------------------------+-------+------+----+


+---------------------------------------------------------------------------+
; Source assignments for dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated ;
+---------------------------------------+-------+------+--------------------+
; Assignment                            ; Value ; From ; To                 ;
+---------------------------------------+-------+------+--------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g            ;
+---------------------------------------+-------+------+--------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|a_graycounter_au6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|a_graycounter_6cc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|altsyncram_m2d1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|alt_synch_pipe_snl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------+
; Assignment                  ; Value                  ; From ; To                                     ;
+-----------------------------+------------------------+------+----------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                      ;
+-----------------------------+------------------------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|alt_synch_pipe_tnl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------+
; Assignment                  ; Value                  ; From ; To                                     ;
+-----------------------------+------------------------+------+----------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                      ;
+-----------------------------+------------------------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------+
; Parameter Name          ; Value       ; Type                         ;
+-------------------------+-------------+------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE               ;
; LPM_WIDTH               ; 4           ; Signed Integer               ;
; LPM_NUMWORDS            ; 8           ; Signed Integer               ;
; LPM_WIDTHU              ; 3           ; Signed Integer               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                      ;
; USE_EAB                 ; ON          ; Untyped                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                      ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer               ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                      ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                      ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                      ;
; CBXI_PARAMETER          ; dcfifo_cqp1 ; Untyped                      ;
+-------------------------+-------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance         ;
+----------------------------+-------------------------+
; Name                       ; Value                   ;
+----------------------------+-------------------------+
; Number of entity instances ; 1                       ;
; Entity Instance            ; dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock              ;
;     -- LPM_WIDTH           ; 4                       ;
;     -- LPM_NUMWORDS        ; 8                       ;
;     -- LPM_SHOWAHEAD       ; OFF                     ;
;     -- USE_EAB             ; ON                      ;
+----------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; FIFO_DC_i4o4_8d    ; FIFO_TEST          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Aug 10 03:55:23 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FIFO_TEST -c FIFO_TEST --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file fifo_dc_i1o1_4b.v
    Info (12023): Found entity 1: FIFO_DC_i1o1_4b File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/FIFO_DC_i1o1_4b.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fifo_dc_i1o1_4b_tb.v
    Info (12023): Found entity 1: FIFO_DC_i1o1_4b_TB File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/FIFO_DC_i1o1_4b_TB.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fifo_dc_i4o4_8d.v
    Info (12023): Found entity 1: FIFO_DC_i4o4_8d File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/FIFO_DC_i4o4_8d.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fifo_dc_i4o4_8d_tb.v
    Info (12023): Found entity 1: FIFO_DC_i4o4_8d_TB File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/FIFO_DC_i4o4_8d_TB.v Line: 3
Info (12127): Elaborating entity "FIFO_DC_i4o4_8d" for the top level hierarchy
Info (12128): Elaborating entity "dcfifo" for hierarchy "dcfifo:dcfifo_component" File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/FIFO_DC_i4o4_8d.v Line: 88
Info (12130): Elaborated megafunction instantiation "dcfifo:dcfifo_component" File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/FIFO_DC_i4o4_8d.v Line: 88
Info (12133): Instantiated megafunction "dcfifo:dcfifo_component" with the following parameter: File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/FIFO_DC_i4o4_8d.v Line: 88
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_cqp1.tdf
    Info (12023): Found entity 1: dcfifo_cqp1 File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/db/dcfifo_cqp1.tdf Line: 38
Info (12128): Elaborating entity "dcfifo_cqp1" for hierarchy "dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_au6.tdf
    Info (12023): Found entity 1: a_graycounter_au6 File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/db/a_graycounter_au6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_au6" for hierarchy "dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|a_graycounter_au6:rdptr_g1p" File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/db/dcfifo_cqp1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_6cc.tdf
    Info (12023): Found entity 1: a_graycounter_6cc File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/db/a_graycounter_6cc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_6cc" for hierarchy "dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|a_graycounter_6cc:wrptr_g1p" File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/db/dcfifo_cqp1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m2d1.tdf
    Info (12023): Found entity 1: altsyncram_m2d1 File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/db/altsyncram_m2d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_m2d1" for hierarchy "dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|altsyncram_m2d1:fifo_ram" File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/db/dcfifo_cqp1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/db/dffpipe_3dc.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|dffpipe_3dc:rdaclr" File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/db/dcfifo_cqp1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_snl File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/db/alt_synch_pipe_snl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_snl" for hierarchy "dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|alt_synch_pipe_snl:rs_dgwp" File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/db/dcfifo_cqp1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9 File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/db/dffpipe_dd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10" File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/db/alt_synch_pipe_snl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tnl File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/db/alt_synch_pipe_tnl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_tnl" for hierarchy "dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|alt_synch_pipe_tnl:ws_dgrp" File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/db/dcfifo_cqp1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9 File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/db/dffpipe_ed9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13" File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/db/alt_synch_pipe_tnl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf
    Info (12023): Found entity 1: cmpr_su5 File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/db/cmpr_su5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_su5" for hierarchy "dcfifo:dcfifo_component|dcfifo_cqp1:auto_generated|cmpr_su5:rdempty_eq_comp" File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/db/dcfifo_cqp1.tdf Line: 64
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4783 megabytes
    Info: Processing ended: Thu Aug 10 03:55:41 2023
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:31


