Determining the location of the ModelSim executable...

Using: C:/InstallModelSim/modelsim_ase/win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off opAND -c AND --vector_source="D:/Users/rabs4/Desktop/proj/ALU-SD/AND/Waveform.vwf" --testbench_file="D:/Users/rabs4/Desktop/proj/ALU-SD/AND/simulation/qsim/Waveform.vwf.vt"

Warning (292006): Can't contact license server "27000@cinlicense.cin.ufpe.br" -- this server will be ignored.
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Oct 30 09:27:32 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off opAND -c AND --vector_source=D:/Users/rabs4/Desktop/proj/ALU-SD/AND/Waveform.vwf --testbench_file=D:/Users/rabs4/Desktop/proj/ALU-SD/AND/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/Users/rabs4/Desktop/proj/ALU-SD/AND/simulation/qsim/" opAND -c AND

Warning (292006): Can't contact license server "27000@cinlicense.cin.ufpe.br" -- this server will be ignored.
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Oct 30 09:27:36 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/Users/rabs4/Desktop/proj/ALU-SD/AND/simulation/qsim/ opAND -c AND
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file AND.vo in folder "D:/Users/rabs4/Desktop/proj/ALU-SD/AND/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4652 megabytes
    Info: Processing ended: Thu Oct 30 09:27:39 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/Users/rabs4/Desktop/proj/ALU-SD/AND/simulation/qsim/opAND.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/InstallModelSim/modelsim_ase/win32aloem/vsim -c -do opAND.do

Reading pref.tcl


# 2020.1


# do opAND.do

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 09:27:40 on Oct 30,2025

# vlog -work work AND.vo 

# -- Compiling module opAND

# -- Compiling module hard_block

# 

# Top level modules:
# 	opAND

# End time: 09:27:40 on Oct 30,2025, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 09:27:40 on Oct 30,2025
# vlog -work work Waveform.vwf.vt 

# -- Compiling module opAND_vlg_vec_tst

# 

# Top level modules:
# 	opAND_vlg_vec_tst

# End time: 09:27:40 on Oct 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.opAND_vlg_vec_tst 
# Start time: 09:27:40 on Oct 30,2025
# Loading work.opAND_vlg_vec_tst
# Loading work.opAND
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb

# after#24

# ** Note: $finish    : Waveform.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /opAND_vlg_vec_tst

# End time: 09:27:40 on Oct 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/Users/rabs4/Desktop/proj/ALU-SD/AND/Waveform.vwf...

Reading D:/Users/rabs4/Desktop/proj/ALU-SD/AND/simulation/qsim/opAND.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/Users/rabs4/Desktop/proj/ALU-SD/AND/simulation/qsim/opAND_20251030092741.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.