-makelib ies/blk_mem_gen_v8_3_1 \
  "../../../ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../../FPGA-Z.srcs/sources_1/ip/Mem/sim/Mem.vhd" \
-endlib

