(pcb "P:\CortexPC\Hardware\processor-tms9995.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "8.0.6")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  276758 -263652  32758.4 -263652  32758.4 -19652  276758 -19652
            276758 -263652)
    )
    (keepout "" (polygon signal 0  174047 -22934.4  175847 -22934.4  175847 -21234.4  174047 -21234.4
            174047 -22934.4))
    (keepout "" (polygon signal 0  182547 -22934.4  184347 -22934.4  184347 -21234.4  182547 -21234.4
            182547 -22934.4))
    (keepout "" (polygon signal 0  262363 -22816.4  264163 -22816.4  264163 -21116.4  262363 -21116.4
            262363 -22816.4))
    (keepout "" (polygon signal 0  270863 -22816.4  272663 -22816.4  272663 -21116.4  270863 -21116.4
            270863 -22816.4))
    (keepout "" (polygon F.Cu 0  32758.4 -19652  32758.4 -263652  33121.6 -263652  33045.4 -19659.6
            32758.4 -19652))
    (keepout "" (polygon B.Cu 0  32758.4 -19652  32758.4 -263652  33121.6 -263652  33045.4 -19659.6
            32758.4 -19652))
    (keepout "" (polygon F.Cu 0  276758 -19652  276758 -19913.6  32816.8 -20040.6  32758.4 -19652
            276758 -19652))
    (keepout "" (polygon B.Cu 0  276758 -19652  276758 -19913.6  32816.8 -20040.6  32758.4 -19652
            276758 -19652))
    (keepout "" (polygon F.Cu 0  32758.4 -263652  32766 -263119  276758 -263144  276758 -263652
            32758.4 -263652))
    (keepout "" (polygon B.Cu 0  32758.4 -263652  32766 -263119  276758 -263144  276758 -263652
            32758.4 -263652))
    (keepout "" (polygon F.Cu 0  276758 -263652  276250 -263652  276377 -19659.6  276758 -19652
            276758 -263652))
    (keepout "" (polygon B.Cu 0  276758 -263652  276250 -263652  276377 -19659.6  276758 -19652
            276758 -263652))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200)
      (clearance 200 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Custom:STD_DDW_DIP8
      (place U33 202412.000000 -52756.000000 front 0.000000 (PN "ATtiny85-20P"))
      (place U32 59587.800000 -161569.600000 front 0.000000 (PN LM386))
      (place U24 43697.400000 -161539.700000 front 0.000000 (PN LM386))
    )
    (component Custom:STD_DDW_RESISTOR
      (place R27 216628.000000 -70842.000000 front 0.000000 (PN 4.7K))
      (place R26 216628.000000 -64492.000000 front 0.000000 (PN 4.7K))
      (place R16 121936.800000 -239777.400000 front 0.000000 (PN 10k))
      (place R23 68622.200000 -198781.800000 front 0.000000 (PN 22K))
      (place R17 121936.800000 -246178.200000 front 0.000000 (PN 470))
      (place R20 44492.200000 -205639.800000 front 0.000000 (PN 22K))
      (place R13 253771.400000 -236524.800000 front 0.000000 (PN 470))
      (place R22 68749.200000 -192304.800000 front 0.000000 (PN 470K))
      (place R9 165243.800000 -164745.800000 front 0.000000 (PN 10Ω))
      (place R2 185640.000000 -40641.400000 front 0.000000 (PN 10K))
      (place R19 44492.200000 -199315.200000 front 0.000000 (PN 4.3K))
      (place R21 44492.200000 -211964.400000 front 0.000000 (PN 470K))
      (place R10 145990.600000 -164745.800000 front 0.000000 (PN 10K))
      (place R24 68368.200000 -205868.400000 front 0.000000 (PN "10 ohms"))
      (place R25 68495.200000 -212320.000000 front 0.000000 (PN 4.3K))
      (place R18 121936.800000 -233554.400000 front 0.000000 (PN 10k))
      (place R15 44746.200000 -192600.800000 front 0.000000 (PN "10 ohms"))
    )
    (component Custom:STD_DDW_PINHEAD_V_1x02
      (place JP2 216662.000000 -79502.000000 front 0.000000 (PN "ENABLE KEYBOARD"))
      (place J21 118792.400000 -165055.800000 front 0.000000 (PN "SID AMP Enable"))
      (place P6 134210.200000 -241509.800000 front 0.000000 (PN POWER_SW))
      (place J23 57146.600000 -150349.200000 front 0.000000 (PN "SN76489 Speaker"))
      (place J22 57095.800000 -141662.400000 front 0.000000 (PN "SN76489 AMP Enable"))
      (place J4 216176.000000 -55835.800000 front 0.000000 (PN "Enable Serial Int"))
      (place J20 130222.400000 -165208.200000 front 0.000000 (PN "SID Speaker"))
      (place J6 208683.000000 -31604.200000 front 0.000000 (PN "TTL SER 0 PWR"))
      (place JP4 264512.200000 -233199.000000 front 0.000000 (PN "EXT IDE LED"))
      (place JP1 264182.000000 -244476.600000 front 0.000000 (PN JUMPER))
    )
    (component Custom:PS2_DIN
      (place J19 197086.220000 -25168.860000 front 0.000000 (PN KEYBOARD))
    )
    (component Custom:STD_DDW_PCAP
      (place C58 102775.200000 -133103.000000 front 0.000000 (PN 10uf))
      (place C26 233879.200000 -121139.600000 front 0.000000 (PN 22u))
      (place C43 113584.800000 -204124.600000 front 0.000000 (PN 10uf))
      (place C51 121077.800000 -213773.400000 front 0.000000 (PN 1uf))
      (place C57 111258.800000 -133103.000000 front 0.000000 (PN 220uf))
      (place C48 113711.800000 -213392.400000 front 0.000000 (PN 220uf))
      (place C28 165303.200000 -242519.200000 front 0.000000 (PN 47uF))
      (place C38 119971.000000 -177680.000000 front 0.000000 (PN 0.22uf))
      (place C31 130298.000000 -80423.400000 front 0.000000 (PN 10uF))
      (place C34 146431.000000 -241833.400000 front 0.000000 (PN 100µF))
      (place C49 120696.800000 -194647.200000 front 0.000000 (PN 10uf))
      (place C30 155825.000000 -242475.400000 front 0.000000 (PN 1uF))
      (place C22 89357.200000 -80848.200000 front 0.000000 (PN 10u))
      (place C39 113584.800000 -194774.200000 front 0.000000 (PN 10uf))
      (place C20 68880.800000 -80855.200000 front 0.000000 (PN 10u))
      (place C53 94534.800000 -133001.400000 front 0.000000 (PN 1uf))
      (place C18 49098.200000 -80848.200000 front 0.000000 (PN 10u))
      (place C50 121204.800000 -204070.600000 front 0.000000 (PN 0.47uf))
      (place C24 110079.600000 -81083.800000 front 0.000000 (PN 10u))
    )
    (component MountingHole:MountingHole_3.2mm_M3_Pad_TopBottom
      (place P18 112718.400000 -30152.000000 front 0.000000 (PN CONN_1))
      (place P16 112718.400000 -185092.000000 front 0.000000 (PN CONN_1))
      (place P13 46678.400000 -257482.000000 front 0.000000 (PN CONN_1))
      (place P2 66998.400000 -30152.000000 front 0.000000 (PN CONN_1))
      (place P14 46678.400000 -185092.000000 front 0.000000 (PN CONN_1))
      (place P15 66998.400000 -185092.000000 front 0.000000 (PN CONN_1))
      (place P12 66998.400000 -257482.000000 front 0.000000 (PN CONN_1))
      (place P9 270198.400000 -185092.000000 front 0.000000 (PN CONN_1))
      (place P10 270198.400000 -257482.000000 front 0.000000 (PN CONN_1))
      (place P17 270198.400000 -53012.000000 front 0.000000 (PN CONN_1))
      (place P7 46678.400000 -30152.000000 front 0.000000 (PN CONN_1))
      (place P11 112718.400000 -257482.000000 front 0.000000 (PN CONN_1))
    )
    (component Custom:STD_DDW_CAP
      (place C47 57234.800000 -211939.000000 front 0.000000 (PN 0.047uf))
      (place C11 204504.000000 -79122.400000 front 0.000000 (PN 0.1u))
      (place C37 57463.400000 -178989.000000 front 0.000000 (PN "0.1 uF"))
      (place C2 210574.600000 -43537.000000 front 0.000000 (PN 0.1u))
      (place C6 193378.800000 -149658.200000 front 0.000000 (PN 0.1u))
      (place C5 236228.600000 -200483.600000 front 0.000000 (PN 0.1u))
      (place C27 166099.200000 -132640.200000 front 0.000000 (PN 0.1u))
      (place C17 169248.800000 -203988.800000 front 0.000000 (PN 0.1u))
      (place C33 120472.200000 -226110.800000 front 0.000000 (PN "0.01 uF"))
      (place C3 194699.600000 -43714.800000 front 0.000000 (PN 0.1u))
      (place C45 57463.400000 -198759.000000 front 0.000000 (PN 470pf))
      (place C44 57463.400000 -192169.000000 front 0.000000 (PN 470pf))
      (place C36 81488.000000 -205653.800000 front 0.000000 (PN 4.7pF))
      (place C56 81364.800000 -211939.000000 front 0.000000 (PN 0.047uf))
      (place C42 57463.400000 -185579.000000 front 0.000000 (PN 2200pf))
      (place C4 193328.000000 -93244.800000 front 0.000000 (PN 0.1u))
      (place C1 122385.800000 -134367.400000 front 0.000000 (PN 0.1u))
      (place C32 43849.000000 -132792.600000 front 0.000000 (PN "0.1 uF"))
      (place C40 236203.200000 -174778.800000 front 0.000000 (PN 15pf))
      (place C41 235771.400000 -193447.800000 front 0.000000 (PN 15pf))
      (place C35 155736.000000 -164491.800000 front 0.000000 (PN 0.1µF))
      (place C13 163508.400000 -41403.400000 front 0.000000 (PN 0.1u))
      (place C29 130793.200000 -174347.000000 front 0.000000 (PN 0.1u))
      (place C8 146846.000000 -132487.800000 front 0.000000 (PN 0.1u))
      (place C46 57463.400000 -205349.000000 front 0.000000 (PN 2200pf))
      (place C16 215705.400000 -184710.200000 front 0.000000 (PN 0.1u))
      (place C12 173795.400000 -69902.200000 front 0.000000 (PN 0.1u))
      (place C10 204300.800000 -142978.000000 front 0.000000 (PN 0.1u))
    )
    (component Custom:STD_DDW_RESISTOR::1
      (place R1 241943.800000 -40894.000000 front -90.000000 (PN 470))
      (place R7 234278.000000 -40894.000000 front -90.000000 (PN 470))
      (place R6 249609.500000 -40894.000000 front -90.000000 (PN 470))
      (place R5 48766.600000 -67428.400000 front -90.000000 (PN 1000))
      (place R12 226612.300000 -40894.000000 front -90.000000 (PN 470))
      (place R4 235964.600000 -209160.400000 front -90.000000 (PN 10K))
      (place R11 257275.200000 -40894.000000 front -90.000000 (PN 470))
    )
    (component Custom:ATXConnector
      (place P5 148607.800000 -255922.800000 front 0.000000 (PN CONN_10X2))
    )
    (component Custom:STD_DDW_DIP16
      (place U7 146792.600000 -148736.800000 front 0.000000 (PN SN76489))
      (place U22 164852.000000 -84093.800000 front 0.000000 (PN 74LS259))
      (place U15 169093.800000 -220085.400000 front 0.000000 (PN 74LS138))
      (place U6 221665.800000 -128549.400000 front 0.000000 (PN 74LS112))
    )
    (component Custom:STD_DDW_DIP14
      (place U12 185883.200000 -80578.600000 front 0.000000 (PN 74LS32))
      (place U1 122535.600000 -148980.800000 front 0.000000 (PN 74LS14))
      (place U5 185883.200000 -55940.600000 front 0.000000 (PN 74LS74))
      (place U13 204247.400000 -94904.200000 front 0.000000 (PN 74LS32))
      (place P1 44100.400000 -147329.800000 front 0.000000 (PN "14.31818 MHz CLK"))
      (place P3 70872.000000 -148091.800000 front 0.000000 (PN "1 MHz CLK"))
      (place U4 165842.600000 -147380.600000 front 0.000000 (PN 74LS04))
      (place U26 130841.400000 -189316.000000 front 0.000000 (PN 74HCT14))
      (place U2 163785.200000 -56677.200000 front 0.000000 (PN 74LS07))
      (place U27 185883.200000 -136941.200000 front 0.000000 (PN 74LS74))
    )
    (component Custom:STD_DDW_PINHEAD_V_2x06
      (place J17 150882.600000 -116789.200000 front 0.000000 (PN "IRQ Selection"))
      (place J11 69342.000000 -116789.200000 front 0.000000 (PN "IRQ Selection"))
      (place J15 110496.600000 -116789.200000 front 0.000000 (PN "IRQ Selection"))
      (place J8 130410.200000 -116789.200000 front 0.000000 (PN "IRQ Selection"))
      (place J13 89998.800000 -116789.200000 front 0.000000 (PN "IRQ Selection"))
      (place J2 49282.600000 -116789.200000 front 0.000000 (PN "IRQ Selection"))
    )
    (component Custom:STD_DDW_DIP40
      (place U23 250976.800000 -142875.200000 front 0.000000 (PN "74LS612-DIP"))
      (place U3 250672.000000 -204241.600000 front 0.000000 (PN "TMS9995-DIP_1"))
      (place U10 240029.400000 -79807.000000 front 0.000000 (PN "TMS9918 EMU"))
    )
    (component Custom:STD_DDW_DIP20
      (place U20 84867.400000 -183327.000000 front 0.000000 (PN 74LS374))
      (place U25 147707.000000 -184266.800000 front 0.000000 (PN 74LS245))
      (place U17 185883.200000 -166283.600000 front 0.000000 (PN 74LS688))
      (place U29 166807.800000 -184774.800000 front 0.000000 (PN 74LS244))
      (place U28 204247.400000 -124348.200000 front 0.000000 (PN 74LS244))
      (place U31 147503.800000 -217845.600000 front 0.000000 (PN 74LS244))
      (place U19 84689.600000 -151907.200000 front 0.000000 (PN 74LS374))
    )
    (component Custom:STD_DDW_PINHEAD_V_1x07
      (place J7 250704.600000 -22838.000000 front 90.000000 (PN "USER OUT"))
    )
    (component Custom:STD_DDW_DIP24_Skinny
      (place U30 217849.800000 -149713.200000 front 0.000000 (PN GAL22V10))
      (place U11 200431.400000 -149479.000000 front 0.000000 (PN GAL22V10))
    )
    (component Custom:STD_DDW_TACTSW
      (place SW1 253626.800000 -244711.400000 front 0.000000 (PN RESET))
      (place SW2 130716.200000 -223934.200000 front 0.000000 (PN POWER))
    )
    (component Custom:STD_DDW_CAP::1
      (place C25 157605.600000 -174731.400000 front -90.000000 (PN 0.1u))
      (place C23 175207.800000 -175573.400000 front -90.000000 (PN 0.1u))
      (place C14 265250.800000 -120887.200000 front -90.000000 (PN 0.1u))
      (place C21 157580.200000 -208415.600000 front -90.000000 (PN 0.1u))
      (place C9 231824.400000 -152154.600000 front -90.000000 (PN 0.1u))
    )
    (component Custom:STD_DDW_LED5
      (place D8 248568.600000 -26948.200000 front 0.000000 (PN Tx))
      (place D1 240821.600000 -26948.200000 front 0.000000 (PN PWR))
      (place D6 225327.600000 -26948.200000 front 0.000000 (PN "IDE ACT"))
      (place D3 233074.600000 -26948.200000 front 0.000000 (PN MAP))
      (place D9 256315.600000 -26948.200000 front 0.000000 (PN Rx))
      (place D2 217580.600000 -26948.200000 front 0.000000 (PN IDLE))
    )
    (component Custom:STD_DDW_RESISTOR::2
      (place R8 236500.800000 -220277.400000 front 90.000000 (PN 10K))
      (place R3 219406.600000 -40962.000000 front 90.000000 (PN 470))
      (place R14 236778.800000 -231902.000000 front 90.000000 (PN 10K))
    )
    (component Custom:STD_DDW_DIP28
      (place U16 102626.600000 -157128.800000 front 0.000000 (PN 6581))
      (place U18 189647.000000 -212119.800000 front 0.000000 (PN 27C256))
    )
    (component Custom:STD_DDW_CAP::2
      (place C15 264009.000000 -202988.200000 front 90.000000 (PN 0.1u))
      (place C19 204674.600000 -193158.400000 front 90.000000 (PN 0.1u))
    )
    (component Custom:BUSPC_HOST
      (place J18 140175.800000 -81514.000000 front 90.000000 (PN Bus_I_not_SA_8bit))
      (place J14 79215.800000 -81514.000000 front 90.000000 (PN Bus_I_not_SA_8bit))
      (place J3 38575.800000 -81514.000000 front 90.000000 (PN Bus_I_not_SA_8bit))
      (place J10 119855.800000 -81514.000000 front 90.000000 (PN Bus_I_not_SA_8bit))
      (place J16 99535.800000 -81514.000000 front 90.000000 (PN Bus_I_not_SA_8bit))
      (place J12 58895.800000 -81514.000000 front 90.000000 (PN Bus_I_not_SA_8bit))
    )
    (component Potentiometer_THT:Potentiometer_Bourns_3386F_Vertical
      (place RV2 96240.600000 -202742.800000 front 0.000000 (PN 1K))
      (place RV1 96215.200000 -189814.200000 front 0.000000 (PN 1K))
    )
    (component "Custom:CUI_RCJ-047"
      (place J9 267512.800000 -21116.400000 front 90.000000 (PN "AUDIO OUT"))
      (place J24 179197.000000 -21234.400000 front 90.000000 (PN "SID OUT"))
    )
    (component Custom:STD_DDW_PINHEAD_V_1x03
      (place JP5 234235.400000 -244721.000000 front 0.000000 (PN "IDE PWR"))
    )
    (component Custom:STD_DDW_PinHeader_2x10
      (place J1 267919.200000 -80873.600000 front 0.000000 (PN "F18A TANG NANO Connector"))
    )
    (component Custom:STD_DDW_DIP32
      (place U9 221651.000000 -209930.800000 front 0.000000 (PN SRAM_512K))
    )
    (component Custom:STD_DDW_PINHEAD_V_1x06
      (place J5 229561.800000 -23320.600000 front 90.000000 (PN "TTL SERIAL 0"))
    )
    (component Custom:STD_DDW_DIODE
      (place D10 107826.800000 -246481.400000 front 0.000000 (PN 1N4148))
      (place D11 107699.800000 -239953.600000 front 0.000000 (PN 1N4148))
    )
    (component Custom:STD_DDW_TO92
      (place U8 242302.800000 -245164.200000 front 0.000000 (PN DS1233))
    )
    (component Custom:STD_DDW_CAP::3
      (place C7 222368.400000 -111733.200000 front 180.000000 (PN 0.1u))
    )
    (component Custom:STD_DDW_DIP18
      (place U21 186137.200000 -108895.000000 front 0.000000 (PN TMS9902A))
    )
    (component Custom:STD_DDW_XTAL
      (place Y1 231057.800000 -184044.800000 front 90.000000 (PN 12MHz))
    )
    (component Custom:STD_DDW_PINHEAD_V_2x20
      (place P4 176580.800000 -245948.200000 front 90.000000 (PN "8 BIT IDE (CF)"))
    )
    (component Custom:STD_DDW_DIODE::1
      (place D5 270662.200000 -66239.400000 front 90.000000 (PN 1N5817))
    )
  )
  (library
    (image Custom:STD_DDW_DIP8
      (outline (path signal 120  -5224 -1988  -5224 -12388))
      (outline (path signal 120  -5224 -12388  5276 -12388))
      (outline (path signal 120  -2224 -2048  -2224 -12328))
      (outline (path signal 120  -2224 -12328  2276 -12328))
      (outline (path signal 120  -974 -2048  -2224 -2048))
      (outline (path signal 120  2276 -2048  1026 -2048))
      (outline (path signal 120  2276 -12328  2276 -2048))
      (outline (path signal 120  5276 -1988  -5224 -1988))
      (outline (path signal 120  5276 -12388  5276 -1988))
      (outline (path signal 0  1068.43 -2005.57  1086 -2048  1067.95 -2242.77  1014.42 -2430.92
            927.23 -2606.02  809.349 -2762.12  664.793 -2893.9  498.483 -2996.87
            316.083 -3067.53  123.804 -3103.48  -71.804 -3103.48  -264.083 -3067.53
            -446.483 -2996.87  -612.793 -2893.9  -757.349 -2762.12  -875.23 -2606.02
            -962.421 -2430.92  -1015.95 -2242.77  -1034 -2048  -1016.43 -2005.57
            -974 -1988  -931.574 -2005.57  -914 -2048  -895.938 -2231.39
            -842.447 -2407.72  -755.581 -2570.24  -638.68 -2712.68  -496.236 -2829.58
            -333.722 -2916.45  -157.385 -2969.94  26 -2988  209.385 -2969.94
            385.722 -2916.45  548.236 -2829.58  690.68 -2712.68  807.581 -2570.24
            894.447 -2407.72  947.938 -2231.39  966 -2048  983.574 -2005.57
            1026 -1988))
      (outline (path signal 50  -5334 -1778  -5334 -12578))
      (outline (path signal 50  -5334 -12578  5366 -12578))
      (outline (path signal 50  5366 -1778  -5334 -1778))
      (outline (path signal 50  5366 -12578  5366 -1778))
      (outline (path signal 100  -5054 -2048  -5054 -12328))
      (outline (path signal 100  -5054 -12328  5106 -12328))
      (outline (path signal 100  -3149 -3108  -2149 -2108))
      (outline (path signal 100  -3149 -12268  -3149 -3108))
      (outline (path signal 100  -2149 -2108  3201 -2108))
      (outline (path signal 100  3201 -2108  3201 -12268))
      (outline (path signal 100  3201 -12268  -3149 -12268))
      (outline (path signal 100  5106 -2048  -5054 -2048))
      (outline (path signal 100  5106 -12328  5106 -2048))
      (pin Rect[A]Pad_2400x1600_um 1 -3784 -3378)
      (pin Oval[A]Pad_2400x1600_um 2 -3784 -5918)
      (pin Oval[A]Pad_2400x1600_um 3 -3784 -8458)
      (pin Oval[A]Pad_2400x1600_um 4 -3784 -10998)
      (pin Oval[A]Pad_2400x1600_um 5 3836 -10998)
      (pin Oval[A]Pad_2400x1600_um 6 3836 -8458)
      (pin Oval[A]Pad_2400x1600_um 7 3836 -5918)
      (pin Oval[A]Pad_2400x1600_um 8 3836 -3378)
    )
    (image Custom:STD_DDW_RESISTOR
      (outline (path signal 120  -3236 1600  3304 1600))
      (outline (path signal 120  -3236 1270  -3236 1600))
      (outline (path signal 120  -3236 -810  -3236 -1140))
      (outline (path signal 120  -3236 -1140  3304 -1140))
      (outline (path signal 120  3304 1600  3304 1270))
      (outline (path signal 120  3304 -1140  3304 -810))
      (outline (path signal 50  -4826 1730  -4826 -1270))
      (outline (path signal 50  -4826 -1270  4894 -1270))
      (outline (path signal 50  4894 1730  -4826 1730))
      (outline (path signal 50  4894 -1270  4894 1730))
      (outline (path signal 100  -3776 230  -3116 230))
      (outline (path signal 100  -3116 1480  -3116 -1020))
      (outline (path signal 100  -3116 -1020  3184 -1020))
      (outline (path signal 100  3184 1480  -3116 1480))
      (outline (path signal 100  3184 -1020  3184 1480))
      (outline (path signal 100  3844 230  3184 230))
      (pin Round[A]Pad_1600_um 1 -3776 230)
      (pin Oval[A]Pad_1600x1600_um 2 3844 230)
    )
    (image Custom:STD_DDW_PINHEAD_V_1x02
      (outline (path signal 120  -1352 2378  -22 2378))
      (outline (path signal 120  -1352 1048  -1352 2378))
      (outline (path signal 120  -1352 -222  -1352 -2822))
      (outline (path signal 120  -1352 -222  1308 -222))
      (outline (path signal 120  -1352 -2822  1308 -2822))
      (outline (path signal 120  1308 -222  1308 -2822))
      (outline (path signal 50  -1822 2848  -1822 -3302))
      (outline (path signal 50  -1822 -3302  1778 -3302))
      (outline (path signal 50  1778 2848  -1822 2848))
      (outline (path signal 50  1778 -3302  1778 2848))
      (outline (path signal 100  -1292 1683  -657 2318))
      (outline (path signal 100  -1292 -2762  -1292 1683))
      (outline (path signal 100  -657 2318  1248 2318))
      (outline (path signal 100  1248 2318  1248 -2762))
      (outline (path signal 100  1248 -2762  -1292 -2762))
      (pin Rect[A]Pad_1700x1700_um 1 -22 1048)
      (pin Oval[A]Pad_1700x1700_um 2 -22 -1492)
    )
    (image Custom:PS2_DIN
      (outline (path signal 127  -6375.4 7668.26  -6375.4 3167.38))
      (outline (path signal 127  -6375.4 3167.38  -6375.4 -5130.8))
      (outline (path signal 127  -6375.4 3167.38  -6075.68 3167.38))
      (outline (path signal 127  -6375.4 -5130.8  7620 -5080))
      (outline (path signal 127  -6075.68 3167.38  -6075.68 1170.94))
      (outline (path signal 127  -6075.68 1170.94  -6327.14 1170.94))
      (outline (path signal 127  7320.28 3167.38  7320.28 1170.94))
      (outline (path signal 127  7320.28 1170.94  7620 1170.94))
      (outline (path signal 127  7620 7668.26  -6375.4 7668.26))
      (outline (path signal 127  7620 3167.38  7320.28 3167.38))
      (outline (path signal 127  7620 3167.38  7620 7668.26))
      (outline (path signal 127  7620 1170.94  7620 3167.38))
      (outline (path signal 127  7620 -5080  7620 1170.94))
      (pin Round[A]Pad_1422.4_um 1 -675.64 -830.58)
      (pin Round[A]Pad_1422.4_um 2 1920.24 -830.58)
      (pin Round[A]Pad_1422.4_um 3 -2776.22 -830.58)
      (pin Round[A]Pad_1422.4_um 4 4020.82 -830.58)
      (pin Round[A]Pad_1422.4_um 5 -2776.22 -3279.14)
      (pin Round[A]Pad_1422.4_um 6 4020.82 -3329.94)
      (pin Round[A]Pad_3497.58_um SH1 7421.88 2169.16)
      (pin Round[A]Pad_3497.58_um SH2 622.3 2966.72)
      (pin Round[A]Pad_3497.58_um SH3 -6126.48 2169.16)
    )
    (image Custom:STD_DDW_PCAP
      (outline (path signal 120  -2907.78 1482  -2407.78 1482))
      (outline (path signal 120  -2657.78 1732  -2657.78 1232))
      (outline (path signal 120  -103 2587  -103 -2573))
      (outline (path signal 120  -63 2587  -63 -2573))
      (outline (path signal 120  -23 2586  -23 -2572))
      (outline (path signal 120  17 2585  17 -2571))
      (outline (path signal 120  57 2583  57 -2569))
      (outline (path signal 120  97 2580  97 -2566))
      (outline (path signal 120  137 2576  137 1047))
      (outline (path signal 120  137 -1033  137 -2562))
      (outline (path signal 120  177 2572  177 1047))
      (outline (path signal 120  177 -1033  177 -2558))
      (outline (path signal 120  217 2568  217 1047))
      (outline (path signal 120  217 -1033  217 -2554))
      (outline (path signal 120  257 2563  257 1047))
      (outline (path signal 120  257 -1033  257 -2549))
      (outline (path signal 120  297 2557  297 1047))
      (outline (path signal 120  297 -1033  297 -2543))
      (outline (path signal 120  337 2550  337 1047))
      (outline (path signal 120  337 -1033  337 -2536))
      (outline (path signal 120  377 2543  377 1047))
      (outline (path signal 120  377 -1033  377 -2529))
      (outline (path signal 120  417 2535  417 1047))
      (outline (path signal 120  417 -1033  417 -2521))
      (outline (path signal 120  457 2527  457 1047))
      (outline (path signal 120  457 -1033  457 -2513))
      (outline (path signal 120  497 2518  497 1047))
      (outline (path signal 120  497 -1033  497 -2504))
      (outline (path signal 120  537 2508  537 1047))
      (outline (path signal 120  537 -1033  537 -2494))
      (outline (path signal 120  577 2498  577 1047))
      (outline (path signal 120  577 -1033  577 -2484))
      (outline (path signal 120  618 2487  618 1047))
      (outline (path signal 120  618 -1033  618 -2473))
      (outline (path signal 120  658 2475  658 1047))
      (outline (path signal 120  658 -1033  658 -2461))
      (outline (path signal 120  698 2462  698 1047))
      (outline (path signal 120  698 -1033  698 -2448))
      (outline (path signal 120  738 2449  738 1047))
      (outline (path signal 120  738 -1033  738 -2435))
      (outline (path signal 120  778 2435  778 1047))
      (outline (path signal 120  778 -1033  778 -2421))
      (outline (path signal 120  818 2421  818 1047))
      (outline (path signal 120  818 -1033  818 -2407))
      (outline (path signal 120  858 2405  858 1047))
      (outline (path signal 120  858 -1033  858 -2391))
      (outline (path signal 120  898 2389  898 1047))
      (outline (path signal 120  898 -1033  898 -2375))
      (outline (path signal 120  938 2372  938 1047))
      (outline (path signal 120  938 -1033  938 -2358))
      (outline (path signal 120  978 2355  978 1047))
      (outline (path signal 120  978 -1033  978 -2341))
      (outline (path signal 120  1018 2336  1018 1047))
      (outline (path signal 120  1018 -1033  1018 -2322))
      (outline (path signal 120  1058 2317  1058 1047))
      (outline (path signal 120  1058 -1033  1058 -2303))
      (outline (path signal 120  1098 2297  1098 1047))
      (outline (path signal 120  1098 -1033  1098 -2283))
      (outline (path signal 120  1138 2275  1138 1047))
      (outline (path signal 120  1138 -1033  1138 -2261))
      (outline (path signal 120  1178 2254  1178 1047))
      (outline (path signal 120  1178 -1033  1178 -2240))
      (outline (path signal 120  1218 2231  1218 1047))
      (outline (path signal 120  1218 -1033  1218 -2217))
      (outline (path signal 120  1258 2207  1258 1047))
      (outline (path signal 120  1258 -1033  1258 -2193))
      (outline (path signal 120  1298 2182  1298 1047))
      (outline (path signal 120  1298 -1033  1298 -2168))
      (outline (path signal 120  1338 2156  1338 1047))
      (outline (path signal 120  1338 -1033  1338 -2142))
      (outline (path signal 120  1378 2129  1378 1047))
      (outline (path signal 120  1378 -1033  1378 -2115))
      (outline (path signal 120  1418 2102  1418 1047))
      (outline (path signal 120  1418 -1033  1418 -2088))
      (outline (path signal 120  1458 2072  1458 1047))
      (outline (path signal 120  1458 -1033  1458 -2058))
      (outline (path signal 120  1498 2042  1498 1047))
      (outline (path signal 120  1498 -1033  1498 -2028))
      (outline (path signal 120  1538 2011  1538 1047))
      (outline (path signal 120  1538 -1033  1538 -1997))
      (outline (path signal 120  1578 1978  1578 1047))
      (outline (path signal 120  1578 -1033  1578 -1964))
      (outline (path signal 120  1618 1944  1618 1047))
      (outline (path signal 120  1618 -1033  1618 -1930))
      (outline (path signal 120  1658 1908  1658 1047))
      (outline (path signal 120  1658 -1033  1658 -1894))
      (outline (path signal 120  1698 1871  1698 1047))
      (outline (path signal 120  1698 -1033  1698 -1857))
      (outline (path signal 120  1738 1833  1738 1047))
      (outline (path signal 120  1738 -1033  1738 -1819))
      (outline (path signal 120  1778 1792  1778 1047))
      (outline (path signal 120  1778 -1033  1778 -1778))
      (outline (path signal 120  1818 1750  1818 1047))
      (outline (path signal 120  1818 -1033  1818 -1736))
      (outline (path signal 120  1858 1706  1858 1047))
      (outline (path signal 120  1858 -1033  1858 -1692))
      (outline (path signal 120  1898 1660  1898 1047))
      (outline (path signal 120  1898 -1033  1898 -1646))
      (outline (path signal 120  1938 1612  1938 1047))
      (outline (path signal 120  1938 -1033  1938 -1598))
      (outline (path signal 120  1978 1561  1978 1047))
      (outline (path signal 120  1978 -1033  1978 -1547))
      (outline (path signal 120  2018 1507  2018 1047))
      (outline (path signal 120  2018 -1033  2018 -1493))
      (outline (path signal 120  2058 1450  2058 1047))
      (outline (path signal 120  2058 -1033  2058 -1436))
      (outline (path signal 120  2098 1390  2098 1047))
      (outline (path signal 120  2098 -1033  2098 -1376))
      (outline (path signal 120  2138 1326  2138 1047))
      (outline (path signal 120  2138 -1033  2138 -1312))
      (outline (path signal 120  2178 1258  2178 1047))
      (outline (path signal 120  2178 -1033  2178 -1244))
      (outline (path signal 120  2218 1185  2218 -1171))
      (outline (path signal 120  2258 1105  2258 -1091))
      (outline (path signal 120  2298 1018  2298 -1004))
      (outline (path signal 120  2338 922  2338 -908))
      (outline (path signal 120  2378 812  2378 -798))
      (outline (path signal 120  2418 684  2418 -670))
      (outline (path signal 120  2458 525  2458 -511))
      (outline (path signal 120  2498 291  2498 -277))
      (outline (path signal 120  2517 7  2497.9 -308.806  2440.87 -620.007  2346.74 -922.065
            2216.89 -1210.58  2053.22 -1481.33  1858.1 -1730.38  1634.38 -1954.1
            1385.33 -2149.22  1114.58 -2312.89  826.065 -2442.74  524.007 -2536.87
            212.806 -2593.9  -103 -2613  -418.806 -2593.9  -730.007 -2536.87
            -1032.07 -2442.74  -1320.58 -2312.89  -1591.33 -2149.22  -1840.38 -1954.1
            -2064.1 -1730.38  -2259.22 -1481.33  -2422.89 -1210.58  -2552.74 -922.065
            -2646.87 -620.007  -2703.9 -308.806  -2723 7  -2703.9 322.806
            -2646.87 634.007  -2552.74 936.065  -2422.89 1224.58  -2259.22 1495.33
            -2064.1 1744.38  -1840.38 1968.1  -1591.33 2163.22  -1320.58 2326.89
            -1032.07 2456.74  -730.007 2550.87  -418.806 2607.9  -103 2627
            212.806 2607.9  524.007 2550.87  826.065 2456.74  1114.58 2326.89
            1385.33 2163.22  1634.38 1968.1  1858.1 1744.38  2053.22 1495.33
            2216.89 1224.58  2346.74 936.065  2440.87 634.007  2497.9 322.806
            2517 7))
      (outline (path signal 50  2647 7  2627.7 -318.251  2570.06 -638.937  2474.9 -950.554
            2343.56 -1248.73  2177.87 -1529.28  1980.16 -1788.26  1753.2 -2022.04
            1500.19 -2227.34  1224.68 -2401.27  930.526 -2541.4  621.865 -2645.75
            303.028 -2712.86  -21.508 -2741.79  -347.189 -2732.14  -669.441 -2684.03
            -983.742 -2598.15  -1285.68 -2475.69  -1571.01 -2318.39  -1835.74 -2128.44
            -2076.14 -1908.52  -2288.85 -1661.7  -2470.87 -1391.46  -2619.65 -1101.59
            -2733.1 -796.156  -2809.63 -479.448  -2848.17 -155.912  -2848.17 169.912
            -2809.63 493.448  -2733.1 810.156  -2619.65 1115.59  -2470.87 1405.46
            -2288.85 1675.7  -2076.14 1922.52  -1835.74 2142.44  -1571.01 2332.39
            -1285.68 2489.69  -983.742 2612.15  -669.441 2698.03  -347.189 2746.14
            -21.508 2755.79  303.028 2726.86  621.865 2659.75  930.526 2555.4
            1224.68 2415.27  1500.19 2241.34  1753.2 2036.04  1980.16 1802.26
            2177.87 1543.28  2343.56 1262.73  2474.9 964.554  2570.06 652.937
            2627.7 332.251  2647 7))
      (outline (path signal 100  -2236.61 1094.5  -1736.61 1094.5))
      (outline (path signal 100  -1986.61 1344.5  -1986.61 844.5))
      (outline (path signal 100  2397 7  2378.05 -300.221  2321.49 -602.784  2228.18 -896.104
            2099.53 -1175.73  1937.49 -1437.43  1744.52 -1677.24  1523.55 -1891.51
            1277.91 -2077.01  1011.35 -2230.91  727.887 -2350.89  431.833 -2435.12
            127.671 -2482.34  -179.988 -2491.81  -486.479 -2463.41  -787.157 -2397.56
            -1077.46 -2295.26  -1353 -2158.06  -1609.59 -1988.04  -1843.34 -1787.78
            -2050.7 -1560.31  -2228.54 -1309.08  -2374.16 -1037.9  -2485.36 -750.882
            -2560.43 -452.374  -2598.26 -146.902  -2598.26 160.902  -2560.43 466.374
            -2485.36 764.882  -2374.16 1051.9  -2228.54 1323.08  -2050.7 1574.31
            -1843.34 1801.78  -1609.59 2002.04  -1353 2172.06  -1077.46 2309.26
            -787.157 2411.56  -486.479 2477.41  -179.988 2505.81  127.671 2496.34
            431.833 2449.12  727.887 2364.89  1011.35 2244.91  1277.91 2091.01
            1523.55 1905.51  1744.52 1691.24  1937.49 1451.43  2099.53 1189.73
            2228.18 910.104  2321.49 616.784  2378.05 314.221  2397 7))
      (pin Rect[A]Pad_1600x1600_um 1 -1353 7)
      (pin Round[A]Pad_1600_um 2 1147 7)
    )
    (image MountingHole:MountingHole_3.2mm_M3_Pad_TopBottom
      (outline (path signal 150  3200 0  3180.58 -352.026  3122.55 -699.779  3026.61 -1039.04
            2893.94 -1365.68  2726.14 -1675.75  2525.25 -1965.48  2293.7 -2231.35
            2034.32 -2470.13  1750.23 -2678.93  1444.91 -2855.21  1122.04 -2996.84
            785.554 -3102.08  439.531 -3169.67  88.174 -3198.78  -264.254 -3189.07
            -613.474 -3140.64  -955.247 -3054.1  -1285.42 -2930.47  -1600 -2771.28
            -1895.15 -2578.45  -2167.3 -2354.32  -2413.14 -2101.61  -2629.69 -1823.39
            -2814.32 -1523.03  -2964.78 -1204.19  -3079.26 -870.731  -3156.36 -526.703
            -3195.14 -176.281  -3195.14 176.281  -3156.36 526.703  -3079.26 870.731
            -2964.78 1204.19  -2814.32 1523.03  -2629.69 1823.39  -2413.14 2101.61
            -2167.3 2354.32  -1895.15 2578.45  -1600 2771.28  -1285.42 2930.47
            -955.247 3054.1  -613.474 3140.64  -264.254 3189.07  88.174 3198.78
            439.531 3169.67  785.554 3102.08  1122.04 2996.84  1444.91 2855.21
            1750.23 2678.93  2034.32 2470.13  2293.7 2231.35  2525.25 1965.48
            2726.14 1675.75  2893.94 1365.68  3026.61 1039.04  3122.55 699.779
            3180.58 352.026  3200 0))
      (outline (path signal 50  3450 0  3430.45 -366.713  3372.04 -729.27  3275.42 -1083.57
            3141.69 -1425.58  2972.36 -1751.45  2769.36 -2057.47  2534.97 -2340.18
            2271.86 -2596.37  1983.02 -2823.14  1671.7 -3017.93  1341.44 -3178.53
            995.987 -3303.11  639.246 -3390.26  275.262 -3439  -91.841 -3448.78
            -457.903 -3419.48  -818.777 -3351.43  -1170.37 -3245.42  -1508.71 -3102.63
            -1829.95 -2924.68  -2130.46 -2713.6  -2406.83 -2471.78  -2655.93 -2201.94
            -2874.93 -1907.16  -3061.36 -1590.77  -3213.11 -1256.35  -3328.45 -907.704
            -3406.08 -548.769  -3445.11 -183.617  -3445.11 183.617  -3406.08 548.769
            -3328.45 907.704  -3213.11 1256.35  -3061.36 1590.77  -2874.93 1907.16
            -2655.93 2201.94  -2406.83 2471.78  -2130.46 2713.6  -1829.95 2924.68
            -1508.71 3102.63  -1170.37 3245.42  -818.777 3351.43  -457.903 3419.48
            -91.841 3448.78  275.262 3439  639.246 3390.26  995.987 3303.11
            1341.44 3178.53  1671.7 3017.93  1983.02 2823.14  2271.86 2596.37
            2534.97 2340.18  2769.36 2057.47  2972.36 1751.45  3141.69 1425.58
            3275.42 1083.57  3372.04 729.27  3430.45 366.713  3450 0))
      (pin Round[A]Pad_3600_um 1 0 0)
      (pin Round[T]Pad_6400_um 1@1 0 0)
      (pin Round[B]Pad_6400_um 1@2 0 0)
    )
    (image Custom:STD_DDW_CAP
      (outline (path signal 120  -2614 1346  -2614 1031))
      (outline (path signal 120  -2614 1346  2626 1346))
      (outline (path signal 120  -2614 -1079  -2614 -1394))
      (outline (path signal 120  -2614 -1394  2626 -1394))
      (outline (path signal 120  2626 1346  2626 1031))
      (outline (path signal 120  2626 -1079  2626 -1394))
      (outline (path signal 50  -3544 1476  -3544 -1524))
      (outline (path signal 50  -3544 -1524  3556 -1524))
      (outline (path signal 50  3556 1476  -3544 1476))
      (outline (path signal 50  3556 -1524  3556 1476))
      (outline (path signal 100  -2494 1226  -2494 -1274))
      (outline (path signal 100  -2494 -1274  2506 -1274))
      (outline (path signal 100  2506 1226  -2494 1226))
      (outline (path signal 100  2506 -1274  2506 1226))
      (pin Round[A]Pad_1600_um 1 -2494 -24)
      (pin Round[A]Pad_1600_um 2 2506 -24)
    )
    (image Custom:STD_DDW_RESISTOR::1
      (outline (path signal 120  -3236 -1140  3304 -1140))
      (outline (path signal 120  3304 -1140  3304 -810))
      (outline (path signal 120  -3236 -810  -3236 -1140))
      (outline (path signal 120  -3236 1270  -3236 1600))
      (outline (path signal 120  -3236 1600  3304 1600))
      (outline (path signal 120  3304 1600  3304 1270))
      (outline (path signal 50  -4826 -1270  4894 -1270))
      (outline (path signal 50  4894 -1270  4894 1730))
      (outline (path signal 50  -4826 1730  -4826 -1270))
      (outline (path signal 50  4894 1730  -4826 1730))
      (outline (path signal 100  -3116 -1020  3184 -1020))
      (outline (path signal 100  3184 -1020  3184 1480))
      (outline (path signal 100  -3776 230  -3116 230))
      (outline (path signal 100  3844 230  3184 230))
      (outline (path signal 100  -3116 1480  -3116 -1020))
      (outline (path signal 100  3184 1480  -3116 1480))
      (pin Round[A]Pad_1600_um 1 -3776 230)
      (pin Oval[A]Pad_1600x1600_um 2 3844 230)
    )
    (image Custom:ATXConnector
      (outline (path signal 381  -21864.3 4775.2  -264.16 4775.2))
      (outline (path signal 381  -21864.3 -4826  -21864.3 4775.2))
      (outline (path signal 381  -1963.42 -6225.54  -1963.42 -4826))
      (outline (path signal 381  -264.16 4775.2  21336 4775.2))
      (outline (path signal 381  1435.1 -4826  1435.1 -6225.54))
      (outline (path signal 381  1435.1 -6225.54  -1963.42 -6225.54))
      (outline (path signal 381  21336 4775.2  21336 -4826))
      (outline (path signal 381  21336 -4826  -21864.3 -4826))
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 1 -19164.3 2725.42)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 2 -19164.3 -2776.22)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 3 -14963.1 2725.42)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 4 -14963.1 -2776.22)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 5 -10764.5 2725.42)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 6 -10764.5 -2776.22)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 7 -6563.36 2725.42)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 8 -6563.36 -2776.22)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 9 -2364.74 2725.42)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 10 -2364.74 -2776.22)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 11 1836.42 2725.42)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 12 1836.42 -2776.22)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 13 6035.04 2725.42)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 14 6035.04 -2776.22)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 15 10236.2 2725.42)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 16 10236.2 -2776.22)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 17 14434.8 2725.42)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 18 14434.8 -2776.22)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 19 18636 2725.42)
      (pin Rect[A]Pad_2125.98x2125.98_um (rotate 180) 20 18636 -2776.22)
    )
    (image Custom:STD_DDW_DIP16
      (outline (path signal 120  -5256 10376  -5256 -10184))
      (outline (path signal 120  -5256 -10184  5244 -10184))
      (outline (path signal 120  -2256 10316  -2256 -10124))
      (outline (path signal 120  -2256 -10124  2244 -10124))
      (outline (path signal 120  -1006 10316  -2256 10316))
      (outline (path signal 120  2244 10316  994 10316))
      (outline (path signal 120  2244 -10124  2244 10316))
      (outline (path signal 120  5244 10376  -5256 10376))
      (outline (path signal 120  5244 -10184  5244 10376))
      (outline (path signal 0  1036.43 10358.4  1054 10316  1035.95 10121.2  982.421 9933.08
            895.23 9757.98  777.349 9601.88  632.793 9470.1  466.483 9367.13
            284.083 9296.47  91.804 9260.52  -103.804 9260.52  -296.083 9296.47
            -478.483 9367.13  -644.793 9470.1  -789.349 9601.88  -907.23 9757.98
            -994.421 9933.08  -1047.95 10121.2  -1066 10316  -1048.43 10358.4
            -1006 10376  -963.574 10358.4  -946 10316  -927.938 10132.6
            -874.447 9956.28  -787.581 9793.76  -670.68 9651.32  -528.236 9534.42
            -365.722 9447.55  -189.385 9394.06  -6 9376  177.385 9394.06
            353.722 9447.55  516.236 9534.42  658.68 9651.32  775.581 9793.76
            862.447 9956.28  915.938 10132.6  934 10316  951.574 10358.4
            994 10376))
      (outline (path signal 50  -5366 10586  -5366 -10414))
      (outline (path signal 50  -5366 -10414  5334 -10414))
      (outline (path signal 50  5334 10586  -5366 10586))
      (outline (path signal 50  5334 -10414  5334 10586))
      (outline (path signal 100  -5086 10316  -5086 -10124))
      (outline (path signal 100  -5086 -10124  5074 -10124))
      (outline (path signal 100  -3181 9256  -2181 10256))
      (outline (path signal 100  -3181 -10064  -3181 9256))
      (outline (path signal 100  -2181 10256  3169 10256))
      (outline (path signal 100  3169 10256  3169 -10064))
      (outline (path signal 100  3169 -10064  -3181 -10064))
      (outline (path signal 100  5074 10316  -5086 10316))
      (outline (path signal 100  5074 -10124  5074 10316))
      (pin Rect[A]Pad_2400x1600_um 1 -3816 8986)
      (pin Oval[A]Pad_2400x1600_um 2 -3816 6446)
      (pin Oval[A]Pad_2400x1600_um 3 -3816 3906)
      (pin Oval[A]Pad_2400x1600_um 4 -3816 1366)
      (pin Oval[A]Pad_2400x1600_um 5 -3816 -1174)
      (pin Oval[A]Pad_2400x1600_um 6 -3816 -3714)
      (pin Oval[A]Pad_2400x1600_um 7 -3816 -6254)
      (pin Oval[A]Pad_2400x1600_um 8 -3816 -8794)
      (pin Oval[A]Pad_2400x1600_um 9 3804 -8794)
      (pin Oval[A]Pad_2400x1600_um 10 3804 -6254)
      (pin Oval[A]Pad_2400x1600_um 11 3804 -3714)
      (pin Oval[A]Pad_2400x1600_um 12 3804 -1174)
      (pin Oval[A]Pad_2400x1600_um 13 3804 1366)
      (pin Oval[A]Pad_2400x1600_um 14 3804 3906)
      (pin Oval[A]Pad_2400x1600_um 15 3804 6446)
      (pin Oval[A]Pad_2400x1600_um 16 3804 8986)
    )
    (image Custom:STD_DDW_DIP14
      (outline (path signal 120  -5256 9096  -5256 -8924))
      (outline (path signal 120  -5256 -8924  5244 -8924))
      (outline (path signal 120  -2256 9036  -2256 -8864))
      (outline (path signal 120  -2256 -8864  2244 -8864))
      (outline (path signal 120  -1006 9036  -2256 9036))
      (outline (path signal 120  2244 9036  994 9036))
      (outline (path signal 120  2244 -8864  2244 9036))
      (outline (path signal 120  5244 9096  -5256 9096))
      (outline (path signal 120  5244 -8924  5244 9096))
      (outline (path signal 0  1036.43 9078.43  1054 9036  1035.95 8841.23  982.421 8653.08
            895.23 8477.98  777.349 8321.88  632.793 8190.1  466.483 8087.13
            284.083 8016.47  91.804 7980.52  -103.804 7980.52  -296.083 8016.47
            -478.483 8087.13  -644.793 8190.1  -789.349 8321.88  -907.23 8477.98
            -994.421 8653.08  -1047.95 8841.23  -1066 9036  -1048.43 9078.43
            -1006 9096  -963.574 9078.43  -946 9036  -927.938 8852.61  -874.447 8676.28
            -787.581 8513.76  -670.68 8371.32  -528.236 8254.42  -365.722 8167.55
            -189.385 8114.06  -6 8096  177.385 8114.06  353.722 8167.55
            516.236 8254.42  658.68 8371.32  775.581 8513.76  862.447 8676.28
            915.938 8852.61  934 9036  951.574 9078.43  994 9096))
      (outline (path signal 50  -5366 9306  -5366 -9144))
      (outline (path signal 50  -5366 -9144  5334 -9144))
      (outline (path signal 50  5334 9306  -5366 9306))
      (outline (path signal 50  5334 -9144  5334 9306))
      (outline (path signal 100  -5086 9036  -5086 -8864))
      (outline (path signal 100  -5086 -8864  5074 -8864))
      (outline (path signal 100  -3181 7976  -2181 8976))
      (outline (path signal 100  -3181 -8804  -3181 7976))
      (outline (path signal 100  -2181 8976  3169 8976))
      (outline (path signal 100  3169 8976  3169 -8804))
      (outline (path signal 100  3169 -8804  -3181 -8804))
      (outline (path signal 100  5074 9036  -5086 9036))
      (outline (path signal 100  5074 -8864  5074 9036))
      (pin Rect[A]Pad_2400x1600_um 1 -3816 7706)
      (pin Oval[A]Pad_2400x1600_um 2 -3816 5166)
      (pin Oval[A]Pad_2400x1600_um 3 -3816 2626)
      (pin Oval[A]Pad_2400x1600_um 4 -3816 86)
      (pin Oval[A]Pad_2400x1600_um 5 -3816 -2454)
      (pin Oval[A]Pad_2400x1600_um 6 -3816 -4994)
      (pin Oval[A]Pad_2400x1600_um 7 -3816 -7534)
      (pin Oval[A]Pad_2400x1600_um 8 3804 -7534)
      (pin Oval[A]Pad_2400x1600_um 9 3804 -4994)
      (pin Oval[A]Pad_2400x1600_um 10 3804 -2454)
      (pin Oval[A]Pad_2400x1600_um 11 3804 86)
      (pin Oval[A]Pad_2400x1600_um 12 3804 2626)
      (pin Oval[A]Pad_2400x1600_um 13 3804 5166)
      (pin Oval[A]Pad_2400x1600_um 14 3804 7706)
    )
    (image Custom:STD_DDW_PINHEAD_V_2x06
      (outline (path signal 120  -2632 7426  -1302 7426))
      (outline (path signal 120  -2632 6096  -2632 7426))
      (outline (path signal 120  -2632 4826  -2632 -7934))
      (outline (path signal 120  -2632 4826  -32 4826))
      (outline (path signal 120  -2632 -7934  2568 -7934))
      (outline (path signal 120  -32 7426  2568 7426))
      (outline (path signal 120  -32 4826  -32 7426))
      (outline (path signal 120  2568 7426  2568 -7934))
      (outline (path signal 50  -3102 7896  -3102 -8404))
      (outline (path signal 50  -3102 -8404  3048 -8404))
      (outline (path signal 50  3048 7896  -3102 7896))
      (outline (path signal 50  3048 -8404  3048 7896))
      (outline (path signal 100  -2572 6096  -1302 7366))
      (outline (path signal 100  -2572 -7874  -2572 6096))
      (outline (path signal 100  -1302 7366  2508 7366))
      (outline (path signal 100  2508 7366  2508 -7874))
      (outline (path signal 100  2508 -7874  -2572 -7874))
      (pin Rect[A]Pad_1700x1700_um 1 -1302 6096)
      (pin Oval[A]Pad_1700x1700_um 2 1238 6096)
      (pin Oval[A]Pad_1700x1700_um 3 -1302 3556)
      (pin Oval[A]Pad_1700x1700_um 4 1238 3556)
      (pin Oval[A]Pad_1700x1700_um 5 -1302 1016)
      (pin Oval[A]Pad_1700x1700_um 6 1238 1016)
      (pin Oval[A]Pad_1700x1700_um 7 -1302 -1524)
      (pin Oval[A]Pad_1700x1700_um 8 1238 -1524)
      (pin Oval[A]Pad_1700x1700_um 9 -1302 -4064)
      (pin Oval[A]Pad_1700x1700_um 10 1238 -4064)
      (pin Oval[A]Pad_1700x1700_um 11 -1302 -6604)
      (pin Oval[A]Pad_1700x1700_um 12 1238 -6604)
    )
    (image Custom:STD_DDW_DIP40
      (outline (path signal 120  -9034 25444  -9034 -25596))
      (outline (path signal 120  -9034 -25596  9086 -25596))
      (outline (path signal 120  -6034 25384  -6034 -25536))
      (outline (path signal 120  -6034 -25536  6086 -25536))
      (outline (path signal 120  -974 25384  -6034 25384))
      (outline (path signal 120  6086 25384  1026 25384))
      (outline (path signal 120  6086 -25536  6086 25384))
      (outline (path signal 120  9086 25444  -9034 25444))
      (outline (path signal 120  9086 -25596  9086 25444))
      (outline (path signal 0  1068.43 25426.4  1086 25384  1067.95 25189.2  1014.42 25001.1
            927.23 24826  809.349 24669.9  664.793 24538.1  498.483 24435.1
            316.083 24364.5  123.804 24328.5  -71.804 24328.5  -264.083 24364.5
            -446.483 24435.1  -612.793 24538.1  -757.349 24669.9  -875.23 24826
            -962.421 25001.1  -1015.95 25189.2  -1034 25384  -1016.43 25426.4
            -974 25444  -931.574 25426.4  -914 25384  -895.938 25200.6  -842.447 25024.3
            -755.581 24861.8  -638.68 24719.3  -496.236 24602.4  -333.722 24515.6
            -157.385 24462.1  26 24444  209.385 24462.1  385.722 24515.6
            548.236 24602.4  690.68 24719.3  807.581 24861.8  894.447 25024.3
            947.938 25200.6  966 25384  983.574 25426.4  1026 25444))
      (outline (path signal 50  -9144 25654  -9144 -25796))
      (outline (path signal 50  -9144 -25796  9206 -25796))
      (outline (path signal 50  9206 25654  -9144 25654))
      (outline (path signal 50  9206 -25796  9206 25654))
      (outline (path signal 100  -8864 25384  -8864 -25536))
      (outline (path signal 100  -8864 -25536  8916 -25536))
      (outline (path signal 100  -7339 24324  -6339 25324))
      (outline (path signal 100  -7339 -25476  -7339 24324))
      (outline (path signal 100  -6339 25324  7391 25324))
      (outline (path signal 100  7391 25324  7391 -25476))
      (outline (path signal 100  7391 -25476  -7339 -25476))
      (outline (path signal 100  8916 25384  -8864 25384))
      (outline (path signal 100  8916 -25536  8916 25384))
      (pin Rect[A]Pad_2400x1600_um 1 -7594 24054)
      (pin Oval[A]Pad_2400x1600_um 2 -7594 21514)
      (pin Oval[A]Pad_2400x1600_um 3 -7594 18974)
      (pin Oval[A]Pad_2400x1600_um 4 -7594 16434)
      (pin Oval[A]Pad_2400x1600_um 5 -7594 13894)
      (pin Oval[A]Pad_2400x1600_um 6 -7594 11354)
      (pin Oval[A]Pad_2400x1600_um 7 -7594 8814)
      (pin Oval[A]Pad_2400x1600_um 8 -7594 6274)
      (pin Oval[A]Pad_2400x1600_um 9 -7594 3734)
      (pin Oval[A]Pad_2400x1600_um 10 -7594 1194)
      (pin Oval[A]Pad_2400x1600_um 11 -7594 -1346)
      (pin Oval[A]Pad_2400x1600_um 12 -7594 -3886)
      (pin Oval[A]Pad_2400x1600_um 13 -7594 -6426)
      (pin Oval[A]Pad_2400x1600_um 14 -7594 -8966)
      (pin Oval[A]Pad_2400x1600_um 15 -7594 -11506)
      (pin Oval[A]Pad_2400x1600_um 16 -7594 -14046)
      (pin Oval[A]Pad_2400x1600_um 17 -7594 -16586)
      (pin Oval[A]Pad_2400x1600_um 18 -7594 -19126)
      (pin Oval[A]Pad_2400x1600_um 19 -7594 -21666)
      (pin Oval[A]Pad_2400x1600_um 20 -7594 -24206)
      (pin Oval[A]Pad_2400x1600_um 21 7646 -24206)
      (pin Oval[A]Pad_2400x1600_um 22 7646 -21666)
      (pin Oval[A]Pad_2400x1600_um 23 7646 -19126)
      (pin Oval[A]Pad_2400x1600_um 24 7646 -16586)
      (pin Oval[A]Pad_2400x1600_um 25 7646 -14046)
      (pin Oval[A]Pad_2400x1600_um 26 7646 -11506)
      (pin Oval[A]Pad_2400x1600_um 27 7646 -8966)
      (pin Oval[A]Pad_2400x1600_um 28 7646 -6426)
      (pin Oval[A]Pad_2400x1600_um 29 7646 -3886)
      (pin Oval[A]Pad_2400x1600_um 30 7646 -1346)
      (pin Oval[A]Pad_2400x1600_um 31 7646 1194)
      (pin Oval[A]Pad_2400x1600_um 32 7646 3734)
      (pin Oval[A]Pad_2400x1600_um 33 7646 6274)
      (pin Oval[A]Pad_2400x1600_um 34 7646 8814)
      (pin Oval[A]Pad_2400x1600_um 35 7646 11354)
      (pin Oval[A]Pad_2400x1600_um 36 7646 13894)
      (pin Oval[A]Pad_2400x1600_um 37 7646 16434)
      (pin Oval[A]Pad_2400x1600_um 38 7646 18974)
      (pin Oval[A]Pad_2400x1600_um 39 7646 21514)
      (pin Oval[A]Pad_2400x1600_um 40 7646 24054)
    )
    (image Custom:STD_DDW_DIP20
      (outline (path signal 120  -5256 12886  -5256 -12754))
      (outline (path signal 120  -5256 -12754  5244 -12754))
      (outline (path signal 120  -2256 12826  -2256 -12694))
      (outline (path signal 120  -2256 -12694  2244 -12694))
      (outline (path signal 120  -1006 12826  -2256 12826))
      (outline (path signal 120  2244 12826  994 12826))
      (outline (path signal 120  2244 -12694  2244 12826))
      (outline (path signal 120  5244 12886  -5256 12886))
      (outline (path signal 120  5244 -12754  5244 12886))
      (outline (path signal 0  1036.43 12868.4  1054 12826  1035.95 12631.2  982.421 12443.1
            895.23 12268  777.349 12111.9  632.793 11980.1  466.483 11877.1
            284.083 11806.5  91.804 11770.5  -103.804 11770.5  -296.083 11806.5
            -478.483 11877.1  -644.793 11980.1  -789.349 12111.9  -907.23 12268
            -994.421 12443.1  -1047.95 12631.2  -1066 12826  -1048.43 12868.4
            -1006 12886  -963.574 12868.4  -946 12826  -927.938 12642.6
            -874.447 12466.3  -787.581 12303.8  -670.68 12161.3  -528.236 12044.4
            -365.722 11957.6  -189.385 11904.1  -6 11886  177.385 11904.1
            353.722 11957.6  516.236 12044.4  658.68 12161.3  775.581 12303.8
            862.447 12466.3  915.938 12642.6  934 12826  951.574 12868.4
            994 12886))
      (outline (path signal 50  -5366 13096  -5366 -12954))
      (outline (path signal 50  -5366 -12954  5334 -12954))
      (outline (path signal 50  5334 13096  -5366 13096))
      (outline (path signal 50  5334 -12954  5334 13096))
      (outline (path signal 100  -5086 12826  -5086 -12694))
      (outline (path signal 100  -5086 -12694  5074 -12694))
      (outline (path signal 100  -3181 11766  -2181 12766))
      (outline (path signal 100  -3181 -12634  -3181 11766))
      (outline (path signal 100  -2181 12766  3169 12766))
      (outline (path signal 100  3169 12766  3169 -12634))
      (outline (path signal 100  3169 -12634  -3181 -12634))
      (outline (path signal 100  5074 12826  -5086 12826))
      (outline (path signal 100  5074 -12694  5074 12826))
      (pin Rect[A]Pad_2400x1600_um 1 -3816 11496)
      (pin Oval[A]Pad_2400x1600_um 2 -3816 8956)
      (pin Oval[A]Pad_2400x1600_um 3 -3816 6416)
      (pin Oval[A]Pad_2400x1600_um 4 -3816 3876)
      (pin Oval[A]Pad_2400x1600_um 5 -3816 1336)
      (pin Oval[A]Pad_2400x1600_um 6 -3816 -1204)
      (pin Oval[A]Pad_2400x1600_um 7 -3816 -3744)
      (pin Oval[A]Pad_2400x1600_um 8 -3816 -6284)
      (pin Oval[A]Pad_2400x1600_um 9 -3816 -8824)
      (pin Oval[A]Pad_2400x1600_um 10 -3816 -11364)
      (pin Oval[A]Pad_2400x1600_um 11 3804 -11364)
      (pin Oval[A]Pad_2400x1600_um 12 3804 -8824)
      (pin Oval[A]Pad_2400x1600_um 13 3804 -6284)
      (pin Oval[A]Pad_2400x1600_um 14 3804 -3744)
      (pin Oval[A]Pad_2400x1600_um 15 3804 -1204)
      (pin Oval[A]Pad_2400x1600_um 16 3804 1336)
      (pin Oval[A]Pad_2400x1600_um 17 3804 3876)
      (pin Oval[A]Pad_2400x1600_um 18 3804 6416)
      (pin Oval[A]Pad_2400x1600_um 19 3804 8956)
      (pin Oval[A]Pad_2400x1600_um 20 3804 11496)
    )
    (image Custom:STD_DDW_PINHEAD_V_1x07
      (outline (path signal 120  -1352 9490  -22 9490))
      (outline (path signal 120  -1352 8160  -1352 9490))
      (outline (path signal 120  1308 6890  1308 -8410))
      (outline (path signal 120  -1352 6890  1308 6890))
      (outline (path signal 120  -1352 6890  -1352 -8410))
      (outline (path signal 120  -1352 -8410  1308 -8410))
      (outline (path signal 50  1778 9960  -1822 9960))
      (outline (path signal 50  -1822 9960  -1822 -8890))
      (outline (path signal 50  1778 -8890  1778 9960))
      (outline (path signal 50  -1822 -8890  1778 -8890))
      (outline (path signal 100  1248 9430  1248 -8350))
      (outline (path signal 100  -657 9430  1248 9430))
      (outline (path signal 100  -1292 8795  -657 9430))
      (outline (path signal 100  1248 -8350  -1292 -8350))
      (outline (path signal 100  -1292 -8350  -1292 8795))
      (pin Rect[A]Pad_1700x1700_um 1 -22 8160)
      (pin Oval[A]Pad_1700x1700_um 2 -22 5620)
      (pin Oval[A]Pad_1700x1700_um 3 -22 3080)
      (pin Oval[A]Pad_1700x1700_um 4 -22 540)
      (pin Oval[A]Pad_1700x1700_um 5 -22 -2000)
      (pin Oval[A]Pad_1700x1700_um 6 -22 -4540)
      (pin Oval[A]Pad_1700x1700_um 7 -22 -7080)
    )
    (image Custom:STD_DDW_DIP24_Skinny
      (outline (path signal 120  -1440 1390  -1440 -29330))
      (outline (path signal 120  -1440 -29330  9060 -29330))
      (outline (path signal 120  1560 1330  1560 -29270))
      (outline (path signal 120  1560 -29270  6060 -29270))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -29270  6060 1330))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 120  9060 -29330  9060 1390))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 50  -1550 -29550  9150 -29550))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -29550  9150 1600))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  -1270 -29270  8890 -29270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -29210  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -29210))
      (outline (path signal 100  6985 -29210  635 -29210))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -29270  8890 1330))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 11 0 -25400)
      (pin Oval[A]Pad_2400x1600_um 12 0 -27940)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -27940)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -25400)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -22860)
      (pin Oval[A]Pad_2400x1600_um 16 7620 -20320)
      (pin Oval[A]Pad_2400x1600_um 17 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 18 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 19 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 20 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 21 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 22 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 23 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 24 7620 0)
    )
    (image Custom:STD_DDW_TACTSW
      (outline (path signal 120  -3152 -1102  -3152 1098))
      (outline (path signal 120  -2682 -3072  2518 -3072))
      (outline (path signal 120  -2082 3168  2318 3168))
      (outline (path signal 120  3088 1098  3088 -1102))
      (outline (path signal 120  1382.21 48  1362.93 -184.772  1305.59 -411.195  1211.76 -625.091
            1084.01 -820.628  925.821 -992.471  741.502 -1135.93  536.083 -1247.1
            315.169 -1322.94  84.785 -1361.38  -148.785 -1361.38  -379.169 -1322.94
            -600.083 -1247.1  -805.502 -1135.93  -989.821 -992.471  -1148.01 -820.628
            -1275.76 -625.091  -1369.59 -411.195  -1426.93 -184.772  -1446.21 48
            -1426.93 280.772  -1369.59 507.195  -1275.76 721.091  -1148.01 916.628
            -989.821 1088.47  -805.502 1231.93  -600.083 1343.1  -379.169 1418.94
            -148.785 1457.38  84.785 1457.38  315.169 1418.94  536.083 1343.1
            741.502 1231.93  925.821 1088.47  1084.01 916.628  1211.76 721.091
            1305.59 507.195  1362.93 280.772  1382.21 48))
      (outline (path signal 50  -4382 3398  -4382 -3302))
      (outline (path signal 50  -4382 3398  4318 3398))
      (outline (path signal 50  -4382 -3302  4318 -3302))
      (outline (path signal 50  4318 -3302  4318 3398))
      (outline (path signal 100  -3032 3048  -3032 -2952))
      (outline (path signal 100  -3032 3048  2968 3048))
      (outline (path signal 100  -3032 -2952  2968 -2952))
      (outline (path signal 100  2968 3048  2968 -2952))
      (pin Rect[A]Pad_1700x1700_um 1 -3282 2298)
      (pin Round[A]Pad_1700_um 1@1 3218 2298)
      (pin Round[A]Pad_1700_um 2 -3282 -2202)
      (pin Round[A]Pad_1700_um 2@1 3218 -2202)
    )
    (image Custom:STD_DDW_CAP::1
      (outline (path signal 120  -2614 -1394  2626 -1394))
      (outline (path signal 120  -2614 -1079  -2614 -1394))
      (outline (path signal 120  2626 -1079  2626 -1394))
      (outline (path signal 120  -2614 1346  -2614 1031))
      (outline (path signal 120  -2614 1346  2626 1346))
      (outline (path signal 120  2626 1346  2626 1031))
      (outline (path signal 50  -3544 -1524  3556 -1524))
      (outline (path signal 50  3556 -1524  3556 1476))
      (outline (path signal 50  -3544 1476  -3544 -1524))
      (outline (path signal 50  3556 1476  -3544 1476))
      (outline (path signal 100  -2494 -1274  2506 -1274))
      (outline (path signal 100  2506 -1274  2506 1226))
      (outline (path signal 100  -2494 1226  -2494 -1274))
      (outline (path signal 100  2506 1226  -2494 1226))
      (pin Round[A]Pad_1600_um 1 -2494 -24)
      (pin Round[A]Pad_1600_um 2 2506 -24)
    )
    (image Custom:STD_DDW_LED5
      (outline (path signal 120  -2488 -3333  -2488 -6423))
      (outline (path signal 0  239.626 -1832.61  567.764 -1868.56  890.095 -1939.77  1202.84 -2045.39
            1502.35 -2184.19  1785.09 -2354.55  2047.77 -2554.46  2287.31 -2781.6
            2500.9 -3033.29  2686.03 -3306.59  2840.55 -3598.29  2962.63 -3904.99
            3050.86 -4223.08  3104.19 -4548.85  3122 -4878.47  3122 -4878.47
            3104.43 -4920.89  3062 -4938.46  3019.57 -4920.89  3002 -4878.46
            3002 -4878.45  3002 -4878.45  2983.37 -4548.09  2927.61 -4221.94
            2835.42 -3904.15  2708 -3598.78  2546.96 -3309.72  2354.35 -3040.67
            2132.64 -2795.05  1884.64 -2575.99  1613.53 -2386.3  1322.76 -2228.38
            1016.04 -2104.25  697.273 -2015.49  370.536 -1963.25  39.992 -1948.17
            -290.144 -1970.47  -615.662 -2029.84  -932.41 -2125.53  -1236.35 -2256.34
            -1523.6 -2420.57  -1790.5 -2616.14  -2033.65 -2840.57  -2249.95 -3090.97
            -2436.63 -3364.17  -2440 -3362.14  -2445.57 -3375.6  -2488 -3393.17
            -2530.43 -3375.6  -2548 -3333.17  -2536 -3304.2  -2539.37 -3302.17
            -2353.77 -3029.18  -2139.76 -2777.86  -1899.84 -2551.13  -1636.82 -2351.66
            -1353.79 -2181.78  -1054.05 -2043.48  -741.127 -1938.39  -418.676 -1867.73
            -90.477 -1832.33))
      (outline (path signal 0  3104.43 -4835.11  3122 -4877.53  3122 -4877.53  3104.19 -5207.15
            3050.86 -5532.92  2962.63 -5851.01  2840.55 -6157.71  2686.03 -6449.41
            2500.9 -6722.71  2287.31 -6974.4  2047.77 -7201.54  1785.09 -7401.45
            1502.35 -7571.81  1202.84 -7710.61  890.095 -7816.23  567.764 -7887.44
            239.626 -7923.39  -90.477 -7923.67  -418.676 -7888.27  -741.127 -7817.61
            -1054.05 -7712.52  -1353.79 -7574.22  -1636.82 -7404.35  -1899.84 -7204.87
            -2139.76 -6978.15  -2353.77 -6726.82  -2539.37 -6453.83  -2536 -6451.8
            -2548 -6422.83  -2530.43 -6380.4  -2488 -6362.83  -2445.57 -6380.4
            -2440 -6393.86  -2436.63 -6391.83  -2249.95 -6665.03  -2033.65 -6915.43
            -1790.5 -7139.85  -1523.6 -7335.43  -1236.35 -7499.66  -932.41 -7630.47
            -615.662 -7726.16  -290.144 -7785.53  39.992 -7807.82  370.536 -7792.75
            697.273 -7740.51  1016.04 -7651.75  1322.76 -7527.62  1613.53 -7369.7
            1884.64 -7180.01  2132.64 -6960.95  2354.35 -6715.33  2546.96 -6446.28
            2708 -6157.22  2835.42 -5851.85  2927.61 -5534.06  2983.37 -5207.91
            3002 -4877.55  3002 -4877.55  3002 -4877.54  3019.57 -4835.11
            3062 -4817.54))
      (outline (path signal 120  2572 -4878  2553.05 -5185.22  2496.49 -5487.78  2403.18 -5781.1
            2274.53 -6060.73  2112.49 -6322.44  1919.52 -6562.24  1698.55 -6776.51
            1452.91 -6962.01  1186.35 -7115.91  902.887 -7235.89  606.833 -7320.12
            302.671 -7367.34  -4.988 -7376.81  -311.479 -7348.41  -612.157 -7282.56
            -902.465 -7180.26  -1178 -7043.06  -1434.59 -6873.04  -1668.34 -6672.78
            -1875.7 -6445.31  -2053.54 -6194.08  -2199.16 -5922.9  -2310.36 -5635.88
            -2385.43 -5337.37  -2423.26 -5031.9  -2423.26 -4724.1  -2385.43 -4418.63
            -2310.36 -4120.12  -2199.16 -3833.1  -2053.54 -3561.92  -1875.7 -3310.69
            -1668.34 -3083.22  -1434.59 -2882.96  -1178 -2712.94  -902.465 -2575.74
            -612.157 -2473.44  -311.479 -2407.59  -4.988 -2379.19  302.671 -2388.66
            606.833 -2435.88  902.887 -2520.11  1186.35 -2640.09  1452.91 -2793.99
            1698.55 -2979.49  1919.52 -3193.76  2112.49 -3433.57  2274.53 -3695.27
            2403.18 -3974.9  2496.49 -4268.22  2553.05 -4570.78  2572 -4878))
      (outline (path signal 50  -3148 -1628  -3148 -8128))
      (outline (path signal 50  -3148 -8128  3302 -8128))
      (outline (path signal 50  3302 -1628  -3148 -1628))
      (outline (path signal 50  3302 -8128  3302 -1628))
      (outline (path signal 100  -2428 -3408.31  -2428 -6347.69))
      (outline (path signal 0  353.313 -1941.44  684.042 -1992.19  1006.9 -2080.06  1317.72 -2203.93
            1612.53 -2362.19  1887.51 -2552.83  2139.14 -2773.37  2364.17 -3021
            2559.71 -3292.51  2723.25 -3584.42  2852.69 -3892.97  2946.34 -4214.19
            3003.03 -4543.96  3022 -4878.02  3003.02 -5212.08  2946.34 -5541.84
            2852.68 -5863.06  2723.24 -6171.61  2559.7 -6463.52  2364.15 -6735.03
            2139.11 -6982.65  1887.48 -7203.19  1612.5 -7393.82  1317.69 -7552.09
            1006.87 -7675.95  684.01 -7763.82  353.28 -7814.56  18.932 -7827.52
            -314.733 -7802.54  -643.423 -7739.94  -962.909 -7640.51  -1269.08 -7505.55
            -1558 -7336.78  -1825.95 -7136.38  -2069.48 -6906.93  -2285.47 -6651.37
            -2471.12 -6373.01  -2468.22 -6371.3  -2478.02 -6347.67  -2463.37 -6312.31
            -2428.02 -6297.67  -2392.66 -6312.31  -2387.81 -6324.03  -2384.91 -6322.33
            -2201.22 -6597  -1986.98 -6848.56  -1745.05 -7073.64  -1478.7 -7269.19
            -1191.51 -7432.61  -887.331 -7561.69  -570.257 -7654.69  -244.549 -7710.37
            85.414 -7727.97  415.197 -7707.26  740.367 -7648.52  1056.55 -7552.54
            1359.5 -7420.6  1645.14 -7254.49  1909.64 -7056.43  2149.44 -6829.09
            2361.3 -6575.52  2542.4 -6299.14  2690.29 -6003.64  2802.98 -5693.02
            2878.96 -5371.44  2917.21 -5043.23  2917.21 -4712.8  2878.96 -4384.59
            2802.99 -4063.01  2690.3 -3752.39  2542.42 -3456.89  2361.32 -3180.5
            2149.46 -2926.93  1909.67 -2699.59  1645.17 -2501.53  1359.53 -2335.41
            1056.58 -2203.47  740.398 -2107.49  415.229 -2048.74  85.446 -2028.03
            -244.517 -2045.63  -570.226 -2101.3  -887.302 -2194.3  -1191.48 -2323.37
            -1478.68 -2486.79  -1745.03 -2682.34  -1986.96 -2907.42  -2201.2 -3158.98
            -2384.9 -3433.65  -2387.79 -3431.94  -2392.64 -3443.66  -2428 -3458.31
            -2463.36 -3443.66  -2478 -3408.31  -2468.21 -3384.67  -2471.1 -3382.97
            -2285.45 -3104.6  -2069.46 -2849.05  -1825.92 -2619.6  -1557.97 -2419.2
            -1269.05 -2250.44  -962.879 -2115.48  -643.391 -2016.06  -314.701 -1953.45
            18.965 -1928.48))
      (outline (path signal 100  2572 -4878  2553.05 -5185.22  2496.49 -5487.78  2403.18 -5781.1
            2274.53 -6060.73  2112.49 -6322.44  1919.52 -6562.24  1698.55 -6776.51
            1452.91 -6962.01  1186.35 -7115.91  902.887 -7235.89  606.833 -7320.12
            302.671 -7367.34  -4.988 -7376.81  -311.479 -7348.41  -612.157 -7282.56
            -902.465 -7180.26  -1178 -7043.06  -1434.59 -6873.04  -1668.34 -6672.78
            -1875.7 -6445.31  -2053.54 -6194.08  -2199.16 -5922.9  -2310.36 -5635.88
            -2385.43 -5337.37  -2423.26 -5031.9  -2423.26 -4724.1  -2385.43 -4418.63
            -2310.36 -4120.12  -2199.16 -3833.1  -2053.54 -3561.92  -1875.7 -3310.69
            -1668.34 -3083.22  -1434.59 -2882.96  -1178 -2712.94  -902.465 -2575.74
            -612.157 -2473.44  -311.479 -2407.59  -4.988 -2379.19  302.671 -2388.66
            606.833 -2435.88  902.887 -2520.11  1186.35 -2640.09  1452.91 -2793.99
            1698.55 -2979.49  1919.52 -3193.76  2112.49 -3433.57  2274.53 -3695.27
            2403.18 -3974.9  2496.49 -4268.22  2553.05 -4570.78  2572 -4878))
      (pin Rect[A]Pad_1800x1800_um 1 -1198 -4878)
      (pin Round[A]Pad_1800_um 2 1342 -4878)
    )
    (image Custom:STD_DDW_RESISTOR::2
      (outline (path signal 120  3304 1600  3304 1270))
      (outline (path signal 120  -3236 1600  3304 1600))
      (outline (path signal 120  -3236 1270  -3236 1600))
      (outline (path signal 120  -3236 -810  -3236 -1140))
      (outline (path signal 120  3304 -1140  3304 -810))
      (outline (path signal 120  -3236 -1140  3304 -1140))
      (outline (path signal 50  4894 1730  -4826 1730))
      (outline (path signal 50  -4826 1730  -4826 -1270))
      (outline (path signal 50  4894 -1270  4894 1730))
      (outline (path signal 50  -4826 -1270  4894 -1270))
      (outline (path signal 100  3184 1480  -3116 1480))
      (outline (path signal 100  -3116 1480  -3116 -1020))
      (outline (path signal 100  3844 230  3184 230))
      (outline (path signal 100  -3776 230  -3116 230))
      (outline (path signal 100  3184 -1020  3184 1480))
      (outline (path signal 100  -3116 -1020  3184 -1020))
      (pin Round[A]Pad_1600_um 1 -3776 230)
      (pin Oval[A]Pad_1600x1600_um 2 3844 230)
    )
    (image Custom:STD_DDW_DIP28
      (outline (path signal 120  -9096 17752  -9096 -18048))
      (outline (path signal 120  -9096 -18048  9024 -18048))
      (outline (path signal 120  -6096 17692  -6096 -17988))
      (outline (path signal 120  -6096 -17988  6024 -17988))
      (outline (path signal 120  -1036 17692  -6096 17692))
      (outline (path signal 120  6024 17692  964 17692))
      (outline (path signal 120  6024 -17988  6024 17692))
      (outline (path signal 120  9024 17752  -9096 17752))
      (outline (path signal 120  9024 -18048  9024 17752))
      (outline (path signal 0  1006.43 17734.4  1024 17692  1005.95 17497.2  952.421 17309.1
            865.23 17134  747.349 16977.9  602.793 16846.1  436.483 16743.1
            254.083 16672.5  61.804 16636.5  -133.804 16636.5  -326.083 16672.5
            -508.483 16743.1  -674.793 16846.1  -819.349 16977.9  -937.23 17134
            -1024.42 17309.1  -1077.95 17497.2  -1096 17692  -1078.43 17734.4
            -1036 17752  -993.574 17734.4  -976 17692  -957.938 17508.6
            -904.447 17332.3  -817.581 17169.8  -700.68 17027.3  -558.236 16910.4
            -395.722 16823.6  -219.385 16770.1  -36 16752  147.385 16770.1
            323.722 16823.6  486.236 16910.4  628.68 17027.3  745.581 17169.8
            832.447 17332.3  885.938 17508.6  904 17692  921.574 17734.4
            964 17752))
      (outline (path signal 50  -9206 17962  -9206 -18288))
      (outline (path signal 50  -9206 -18288  9144 -18288))
      (outline (path signal 50  9144 17962  -9206 17962))
      (outline (path signal 50  9144 -18288  9144 17962))
      (outline (path signal 100  -8926 17692  -8926 -17988))
      (outline (path signal 100  -8926 -17988  8854 -17988))
      (outline (path signal 100  -7401 16632  -6401 17632))
      (outline (path signal 100  -7401 -17928  -7401 16632))
      (outline (path signal 100  -6401 17632  7329 17632))
      (outline (path signal 100  7329 17632  7329 -17928))
      (outline (path signal 100  7329 -17928  -7401 -17928))
      (outline (path signal 100  8854 17692  -8926 17692))
      (outline (path signal 100  8854 -17988  8854 17692))
      (pin Rect[A]Pad_2400x1600_um 1 -7656 16362)
      (pin Oval[A]Pad_2400x1600_um 2 -7656 13822)
      (pin Oval[A]Pad_2400x1600_um 3 -7656 11282)
      (pin Oval[A]Pad_2400x1600_um 4 -7656 8742)
      (pin Oval[A]Pad_2400x1600_um 5 -7656 6202)
      (pin Oval[A]Pad_2400x1600_um 6 -7656 3662)
      (pin Oval[A]Pad_2400x1600_um 7 -7656 1122)
      (pin Oval[A]Pad_2400x1600_um 8 -7656 -1418)
      (pin Oval[A]Pad_2400x1600_um 9 -7656 -3958)
      (pin Oval[A]Pad_2400x1600_um 10 -7656 -6498)
      (pin Oval[A]Pad_2400x1600_um 11 -7656 -9038)
      (pin Oval[A]Pad_2400x1600_um 12 -7656 -11578)
      (pin Oval[A]Pad_2400x1600_um 13 -7656 -14118)
      (pin Oval[A]Pad_2400x1600_um 14 -7656 -16658)
      (pin Oval[A]Pad_2400x1600_um 15 7584 -16658)
      (pin Oval[A]Pad_2400x1600_um 16 7584 -14118)
      (pin Oval[A]Pad_2400x1600_um 17 7584 -11578)
      (pin Oval[A]Pad_2400x1600_um 18 7584 -9038)
      (pin Oval[A]Pad_2400x1600_um 19 7584 -6498)
      (pin Oval[A]Pad_2400x1600_um 20 7584 -3958)
      (pin Oval[A]Pad_2400x1600_um 21 7584 -1418)
      (pin Oval[A]Pad_2400x1600_um 22 7584 1122)
      (pin Oval[A]Pad_2400x1600_um 23 7584 3662)
      (pin Oval[A]Pad_2400x1600_um 24 7584 6202)
      (pin Oval[A]Pad_2400x1600_um 25 7584 8742)
      (pin Oval[A]Pad_2400x1600_um 26 7584 11282)
      (pin Oval[A]Pad_2400x1600_um 27 7584 13822)
      (pin Oval[A]Pad_2400x1600_um 28 7584 16362)
    )
    (image Custom:STD_DDW_CAP::2
      (outline (path signal 120  2626 1346  2626 1031))
      (outline (path signal 120  -2614 1346  2626 1346))
      (outline (path signal 120  -2614 1346  -2614 1031))
      (outline (path signal 120  2626 -1079  2626 -1394))
      (outline (path signal 120  -2614 -1079  -2614 -1394))
      (outline (path signal 120  -2614 -1394  2626 -1394))
      (outline (path signal 50  3556 1476  -3544 1476))
      (outline (path signal 50  -3544 1476  -3544 -1524))
      (outline (path signal 50  3556 -1524  3556 1476))
      (outline (path signal 50  -3544 -1524  3556 -1524))
      (outline (path signal 100  2506 1226  -2494 1226))
      (outline (path signal 100  -2494 1226  -2494 -1274))
      (outline (path signal 100  2506 -1274  2506 1226))
      (outline (path signal 100  -2494 -1274  2506 -1274))
      (pin Round[A]Pad_1600_um 1 -2494 -24)
      (pin Round[A]Pad_1600_um 2 2506 -24)
    )
    (image Custom:BUSPC_HOST
      (outline (path signal 254  40640 4064  40640 -5080))
      (outline (path signal 254  -44704 4064  40640 4064))
      (outline (path signal 254  40640 -5080  -44704 -5080))
      (outline (path signal 254  -44704 -5080  -44704 4064))
      (pin Round[A]Pad_1524_um (rotate 180) 1 36068 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 2 33528 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 3 30988 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 4 28448 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 5 25908 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 6 23368 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 7 20828 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 8 18288 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 9 15748 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 10 13208 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 11 10668 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 12 8128 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 13 5588 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 14 3048 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 15 508 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 16 -2032 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 17 -4572 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 18 -7112 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 19 -9652 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 20 -12192 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 21 -14732 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 22 -17272 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 23 -19812 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 24 -22352 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 25 -24892 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 26 -27432 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 27 -29972 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 28 -32512 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 29 -35052 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 30 -37592 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 31 -40132 2032)
      (pin Round[A]Pad_1524_um (rotate 180) 32 36068 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 33 33528 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 34 30988 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 35 28448 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 36 25908 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 37 23368 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 38 20828 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 39 18288 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 40 15748 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 41 13208 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 42 10668 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 43 8128 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 44 5588 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 45 3048 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 46 508 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 47 -2032 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 48 -4572 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 49 -7112 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 50 -9652 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 51 -12192 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 52 -14732 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 53 -17272 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 54 -19812 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 55 -22352 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 56 -24892 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 57 -27432 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 58 -29972 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 59 -32512 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 60 -35052 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 61 -37592 -3048)
      (pin Round[A]Pad_1524_um (rotate 180) 62 -40132 -3048)
    )
    (image Potentiometer_THT:Potentiometer_Bourns_3386F_Vertical
      (outline (path signal 120  -2230 7425  -2230 -2345))
      (outline (path signal 120  -2230 7425  7540 7425))
      (outline (path signal 120  -2230 -2345  7540 -2345))
      (outline (path signal 120  7540 7425  7540 -2345))
      (outline (path signal 50  -2360 7560  -2360 -2480))
      (outline (path signal 50  -2360 -2480  7670 -2480))
      (outline (path signal 50  7670 7560  -2360 7560))
      (outline (path signal 50  7670 -2480  7670 7560))
      (outline (path signal 100  -2110 7305  -2110 -2225))
      (outline (path signal 100  -2110 -2225  7420 -2225))
      (outline (path signal 100  1781 980  1781 4099))
      (outline (path signal 100  1781 980  1781 4099))
      (outline (path signal 100  7420 7305  -2110 7305))
      (outline (path signal 100  7420 -2225  7420 7305))
      (outline (path signal 100  3356 2540  3336.61 2293.62  3278.91 2053.3  3184.34 1824.96
            3055.2 1614.24  2894.69 1426.31  2706.76 1265.8  2496.03 1136.66
            2267.7 1042.09  2027.38 984.391  1781 965  1534.62 984.391  1294.3 1042.09
            1065.96 1136.66  855.238 1265.8  667.307 1426.31  506.798 1614.24
            377.665 1824.96  283.086 2053.3  225.391 2293.62  206 2540  225.391 2786.38
            283.086 3026.7  377.665 3255.03  506.798 3465.76  667.307 3653.69
            855.238 3814.2  1065.96 3943.34  1294.3 4037.91  1534.62 4095.61
            1781 4115  2027.38 4095.61  2267.7 4037.91  2496.03 3943.34
            2706.76 3814.2  2894.69 3653.69  3055.2 3465.76  3184.34 3255.03
            3278.91 3026.7  3336.61 2786.38  3356 2540))
      (pin Round[A]Pad_1440_um 1 0 0)
      (pin Round[A]Pad_1440_um 2 5080 2540)
      (pin Round[A]Pad_1440_um 3 0 5080)
    )
    (image "Custom:CUI_RCJ-047"
      (outline (path signal 127  -10000 5000  -2000 5000))
      (outline (path signal 127  250 4150  8890 4150))
      (outline (path signal 127  9500 3540  9500 -3760))
      (outline (path signal 127  -9600 2000  -10000 2000))
      (outline (path signal 127  -10000 2000  -10000 5000))
      (outline (path signal 127  -9600 1000  -9600 2000))
      (outline (path signal 127  -9600 -2000  -9600 -1000))
      (outline (path signal 127  -10000 -2000  -9600 -2000))
      (outline (path signal 127  0 -3000  0 3000))
      (outline (path signal 127  9110 -4150  250 -4150))
      (outline (path signal 127  -10000 -5000  -10000 -2000))
      (outline (path signal 127  -10000 -5000  -2000 -5000))
      (outline (path signal 0  9544.9 3495.1  9500 3476.5  9455.1 3495.1  9436.5 3540  9422.8 3661.61
            9382.38 3777.12  9317.27 3880.74  9230.74 3967.27  9127.12 4032.38
            9011.61 4072.8  8890 4086.5  8845.1 4105.1  8826.5 4150  8845.1 4194.9
            8890 4213.5  9039.87 4196.61  9182.22 4146.8  9309.92 4066.56
            9416.56 3959.92  9496.8 3832.22  9546.61 3689.87  9563.5 3540))
      (outline (path signal 0  9548.05 -3877.37  9502.74 -3986.75  9430.67 -4080.67  9336.75 -4152.74
            9227.37 -4198.05  9110 -4213.5  9065.1 -4194.9  9046.5 -4150
            9065.1 -4105.1  9110 -4086.5  9210.89 -4070.52  9301.91 -4024.14
            9374.14 -3951.91  9420.52 -3860.89  9436.5 -3760  9455.1 -3715.1
            9500 -3696.5  9544.9 -3715.1  9563.5 -3760))
      (outline (path signal 200  -3990 -5613  -4044.06 -5597.12  -4080.96 -5554.54  -4088.98 -5498.77
            -4065.57 -5447.51  -4018.17 -5417.05  -3961.83 -5417.05  -3914.43 -5447.51
            -3891.02 -5498.77  -3899.04 -5554.54  -3935.94 -5597.12  -3990 -5613))
      (outline (path signal 10  0 5150  -1700 5150))
      (outline (path signal 10  -1700 5150  -1700 3350))
      (outline (path signal 10  0 3350  0 5150))
      (outline (path signal 10  -1700 3350  0 3350))
      (outline (path signal 10  0 -3350  -1700 -3350))
      (outline (path signal 10  -1700 -3350  -1700 -5150))
      (outline (path signal 10  0 -5150  0 -3350))
      (outline (path signal 10  -1700 -5150  0 -5150))
      (outline (path signal 50  250 5400  -1950 5400))
      (outline (path signal 50  -1950 5400  -1950 5250))
      (outline (path signal 50  -1950 5250  -10450 5250))
      (outline (path signal 50  -10450 5250  -10450 -5250))
      (outline (path signal 50  9750 4400  250 4400))
      (outline (path signal 50  250 4400  250 5400))
      (outline (path signal 50  9750 -4400  9750 4400))
      (outline (path signal 50  250 -4400  9750 -4400))
      (outline (path signal 50  -1950 -5250  -1950 -5400))
      (outline (path signal 50  -10450 -5250  -1950 -5250))
      (outline (path signal 50  250 -5400  250 -4400))
      (outline (path signal 50  -1950 -5400  250 -5400))
      (outline (path signal 127  0 5000  0 4150))
      (outline (path signal 127  -10000 5000  0 5000))
      (outline (path signal 127  0 4150  8910 4150))
      (outline (path signal 127  0 4150  0 -4150))
      (outline (path signal 127  9500 3560  9500 -3760))
      (outline (path signal 127  -9600 2000  -10000 2000))
      (outline (path signal 127  -10000 2000  -10000 5000))
      (outline (path signal 127  -9600 -2000  -9600 2000))
      (outline (path signal 127  -10000 -2000  -9600 -2000))
      (outline (path signal 127  9110 -4150  0 -4150))
      (outline (path signal 127  0 -4150  0 -5000))
      (outline (path signal 127  0 -5000  -10000 -5000))
      (outline (path signal 127  -10000 -5000  -10000 -2000))
      (outline (path signal 0  9544.9 3515.1  9500 3496.5  9455.1 3515.1  9436.5 3560  9423.3 3677.16
            9384.36 3788.44  9321.63 3888.27  9238.27 3971.63  9138.44 4034.36
            9027.16 4073.3  8910 4086.5  8865.1 4105.1  8846.5 4150  8865.1 4194.9
            8910 4213.5  9055.42 4197.11  9193.54 4148.78  9317.45 4070.93
            9420.93 3967.45  9498.78 3843.54  9547.11 3705.42  9563.5 3560))
      (outline (path signal 0  9548.05 -3877.37  9502.74 -3986.75  9430.67 -4080.67  9336.75 -4152.74
            9227.37 -4198.05  9110 -4213.5  9065.1 -4194.9  9046.5 -4150
            9065.1 -4105.1  9110 -4086.5  9210.89 -4070.52  9301.91 -4024.14
            9374.14 -3951.91  9420.52 -3860.89  9436.5 -3760  9455.1 -3715.1
            9500 -3696.5  9544.9 -3715.1  9563.5 -3760))
      (outline (path signal 200  -3990 -3200  -4044.06 -3184.12  -4080.96 -3141.54  -4088.98 -3085.77
            -4065.57 -3034.51  -4018.17 -3004.05  -3961.83 -3004.05  -3914.43 -3034.51
            -3891.02 -3085.77  -3899.04 -3141.54  -3935.94 -3184.12  -3990 -3200))
      (pin Oval[A]Pad_2400x4800_um 1 -4000 0)
      (pin Oval[A]Pad_3400x1700_um 2 -8500 0)
    )
    (image Custom:STD_DDW_PINHEAD_V_1x03
      (outline (path signal 120  -1352 3862  -22 3862))
      (outline (path signal 120  -1352 2532  -1352 3862))
      (outline (path signal 120  -1352 1262  -1352 -3878))
      (outline (path signal 120  -1352 1262  1308 1262))
      (outline (path signal 120  -1352 -3878  1308 -3878))
      (outline (path signal 120  1308 1262  1308 -3878))
      (outline (path signal 50  -1822 4332  -1822 -4318))
      (outline (path signal 50  -1822 -4318  1778 -4318))
      (outline (path signal 50  1778 4332  -1822 4332))
      (outline (path signal 50  1778 -4318  1778 4332))
      (outline (path signal 100  -1292 3167  -657 3802))
      (outline (path signal 100  -1292 -3818  -1292 3167))
      (outline (path signal 100  -657 3802  1248 3802))
      (outline (path signal 100  1248 3802  1248 -3818))
      (outline (path signal 100  1248 -3818  -1292 -3818))
      (pin Rect[A]Pad_1700x1700_um 1 -22 2532)
      (pin Oval[A]Pad_1700x1700_um 2 -22 -8)
      (pin Oval[A]Pad_1700x1700_um 3 -22 -2548)
    )
    (image Custom:STD_DDW_PinHeader_2x10
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  -1330 -24190))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  -1330 -24190  3870 -24190))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  3870 1330  3870 -24190))
      (outline (path signal 50  -1800 1800  -1800 -24650))
      (outline (path signal 50  -1800 -24650  4350 -24650))
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -24650  4350 1800))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -24130  -1270 0))
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -24130))
      (outline (path signal 100  3810 -24130  -1270 -24130))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
    )
    (image Custom:STD_DDW_DIP32
      (outline (path signal 120  -9096 20516  -9096 -20364))
      (outline (path signal 120  -9096 -20364  9024 -20364))
      (outline (path signal 120  -6096 20456  -6096 -20304))
      (outline (path signal 120  -6096 -20304  6024 -20304))
      (outline (path signal 120  -1036 20456  -6096 20456))
      (outline (path signal 120  6024 20456  964 20456))
      (outline (path signal 120  6024 -20304  6024 20456))
      (outline (path signal 120  9024 20516  -9096 20516))
      (outline (path signal 120  9024 -20364  9024 20516))
      (outline (path signal 0  1006.43 20498.4  1024 20456  1005.95 20261.2  952.421 20073.1
            865.23 19898  747.349 19741.9  602.793 19610.1  436.483 19507.1
            254.083 19436.5  61.804 19400.5  -133.804 19400.5  -326.083 19436.5
            -508.483 19507.1  -674.793 19610.1  -819.349 19741.9  -937.23 19898
            -1024.42 20073.1  -1077.95 20261.2  -1096 20456  -1078.43 20498.4
            -1036 20516  -993.574 20498.4  -976 20456  -957.938 20272.6
            -904.447 20096.3  -817.581 19933.8  -700.68 19791.3  -558.236 19674.4
            -395.722 19587.6  -219.385 19534.1  -36 19516  147.385 19534.1
            323.722 19587.6  486.236 19674.4  628.68 19791.3  745.581 19933.8
            832.447 20096.3  885.938 20272.6  904 20456  921.574 20498.4
            964 20516))
      (outline (path signal 50  -9206 20726  -9206 -20574))
      (outline (path signal 50  -9206 -20574  9144 -20574))
      (outline (path signal 50  9144 20726  -9206 20726))
      (outline (path signal 50  9144 -20574  9144 20726))
      (outline (path signal 100  -8926 20456  -8926 -20304))
      (outline (path signal 100  -8926 -20304  8854 -20304))
      (outline (path signal 100  -7401 19396  -6401 20396))
      (outline (path signal 100  -7401 -20244  -7401 19396))
      (outline (path signal 100  -6401 20396  7329 20396))
      (outline (path signal 100  7329 20396  7329 -20244))
      (outline (path signal 100  7329 -20244  -7401 -20244))
      (outline (path signal 100  8854 20456  -8926 20456))
      (outline (path signal 100  8854 -20304  8854 20456))
      (pin Rect[A]Pad_2400x1600_um 1 -7656 19126)
      (pin Oval[A]Pad_2400x1600_um 2 -7656 16586)
      (pin Oval[A]Pad_2400x1600_um 3 -7656 14046)
      (pin Oval[A]Pad_2400x1600_um 4 -7656 11506)
      (pin Oval[A]Pad_2400x1600_um 5 -7656 8966)
      (pin Oval[A]Pad_2400x1600_um 6 -7656 6426)
      (pin Oval[A]Pad_2400x1600_um 7 -7656 3886)
      (pin Oval[A]Pad_2400x1600_um 8 -7656 1346)
      (pin Oval[A]Pad_2400x1600_um 9 -7656 -1194)
      (pin Oval[A]Pad_2400x1600_um 10 -7656 -3734)
      (pin Oval[A]Pad_2400x1600_um 11 -7656 -6274)
      (pin Oval[A]Pad_2400x1600_um 12 -7656 -8814)
      (pin Oval[A]Pad_2400x1600_um 13 -7656 -11354)
      (pin Oval[A]Pad_2400x1600_um 14 -7656 -13894)
      (pin Oval[A]Pad_2400x1600_um 15 -7656 -16434)
      (pin Oval[A]Pad_2400x1600_um 16 -7656 -18974)
      (pin Oval[A]Pad_2400x1600_um 17 7584 -18974)
      (pin Oval[A]Pad_2400x1600_um 18 7584 -16434)
      (pin Oval[A]Pad_2400x1600_um 19 7584 -13894)
      (pin Oval[A]Pad_2400x1600_um 20 7584 -11354)
      (pin Oval[A]Pad_2400x1600_um 21 7584 -8814)
      (pin Oval[A]Pad_2400x1600_um 22 7584 -6274)
      (pin Oval[A]Pad_2400x1600_um 23 7584 -3734)
      (pin Oval[A]Pad_2400x1600_um 24 7584 -1194)
      (pin Oval[A]Pad_2400x1600_um 25 7584 1346)
      (pin Oval[A]Pad_2400x1600_um 26 7584 3886)
      (pin Oval[A]Pad_2400x1600_um 27 7584 6426)
      (pin Oval[A]Pad_2400x1600_um 28 7584 8966)
      (pin Oval[A]Pad_2400x1600_um 29 7584 11506)
      (pin Oval[A]Pad_2400x1600_um 30 7584 14046)
      (pin Oval[A]Pad_2400x1600_um 31 7584 16586)
      (pin Oval[A]Pad_2400x1600_um 32 7584 19126)
    )
    (image Custom:STD_DDW_PINHEAD_V_1x06
      (outline (path signal 120  -844 8210  486 8210))
      (outline (path signal 120  -844 6880  -844 8210))
      (outline (path signal 120  1816 5610  1816 -7150))
      (outline (path signal 120  -844 5610  1816 5610))
      (outline (path signal 120  -844 5610  -844 -7150))
      (outline (path signal 120  -844 -7150  1816 -7150))
      (outline (path signal 50  2286 8680  -1314 8680))
      (outline (path signal 50  -1314 8680  -1314 -7620))
      (outline (path signal 50  2286 -7620  2286 8680))
      (outline (path signal 50  -1314 -7620  2286 -7620))
      (outline (path signal 100  1756 8150  1756 -7090))
      (outline (path signal 100  -149 8150  1756 8150))
      (outline (path signal 100  -784 7515  -149 8150))
      (outline (path signal 100  1756 -7090  -784 -7090))
      (outline (path signal 100  -784 -7090  -784 7515))
      (pin Rect[A]Pad_1700x1700_um 1 486 6880)
      (pin Oval[A]Pad_1700x1700_um 2 486 4340)
      (pin Oval[A]Pad_1700x1700_um 3 486 1800)
      (pin Oval[A]Pad_1700x1700_um 4 486 -740)
      (pin Oval[A]Pad_1700x1700_um 5 486 -3280)
      (pin Oval[A]Pad_1700x1700_um 6 486 -5820)
    )
    (image Custom:STD_DDW_DIODE
      (outline (path signal 120  -4074 76  -3054 76))
      (outline (path signal 120  -3054 1546  -3054 -1394))
      (outline (path signal 120  -3054 -1394  2386 -1394))
      (outline (path signal 120  -2274 1546  -2274 -1394))
      (outline (path signal 120  -2154 1546  -2154 -1394))
      (outline (path signal 120  -2034 1546  -2034 -1394))
      (outline (path signal 120  2386 1546  -3054 1546))
      (outline (path signal 120  2386 -1394  2386 1546))
      (outline (path signal 120  3406 76  2386 76))
      (outline (path signal 50  -6764 1676  -6764 -1524))
      (outline (path signal 50  -6764 -1524  6096 -1524))
      (outline (path signal 50  6096 1676  -6764 1676))
      (outline (path signal 50  6096 -1524  6096 1676))
      (outline (path signal 100  -5414 76  -2934 76))
      (outline (path signal 100  -2934 1426  -2934 -1274))
      (outline (path signal 100  -2934 -1274  2266 -1274))
      (outline (path signal 100  -2254 1426  -2254 -1274))
      (outline (path signal 100  -2154 1426  -2154 -1274))
      (outline (path signal 100  -2054 1426  -2054 -1274))
      (outline (path signal 100  2266 1426  -2934 1426))
      (outline (path signal 100  2266 -1274  2266 1426))
      (outline (path signal 100  4746 76  2266 76))
      (pin Rect[A]Pad_2200x2200_um 1 -5414 76)
      (pin Oval[A]Pad_2200x2200_um 2 4746 76)
    )
    (image Custom:STD_DDW_TO92
      (outline (path signal 120  -1736 -1872  1864 -1872))
      (outline (path signal 0  -713.574 2470.43  -696 2428  -713.574 2385.57  -738.364 2375.31
            -736.957 2371.1  -1017.9 2257.91  -1283.25 2111.86  -1529.2 1935.08
            -1752.2 1730.11  -1949.03 1499.9  -2116.87 1247.76  -2253.28 977.331
            -2356.32 692.506  -2424.49 397.389  -2456.81 96.229  -2452.82 -206.633
            -2412.57 -506.836  -2336.65 -800.054  -2226.14 -1082.06  -2082.64 -1348.8
            -1908.22 -1596.43  -1705.38 -1821.38  -1705.53 -1821.52  -1705.03 -1821.73
            -1687.45 -1864.16  -1705.03 -1906.58  -1747.45 -1924.16  -1789.38 -1906.79
            -1789.52 -1906.94  -1789.82 -1906.61  -1789.88 -1906.58  -1789.91 -1906.51
            -1990.95 -1685.04  -2165.97 -1441.78  -2312.33 -1180.27  -2428.16 -903.868
            -2511.95 -616.139  -2562.64 -320.773  -2579.58 -21.569  -2562.55 277.63
            -2511.76 572.979  -2427.87 860.682  -2311.95 1137.04  -2165.51 1398.51
            -1990.41 1641.71  -1788.91 1863.54  -1563.59 2061.14  -1317.37 2231.97
            -1053.38 2373.83  -775.043 2484.9  -773.637 2480.7  -756 2488))
      (outline (path signal 0  860.876 2481.01  862.202 2485.17  1142.39 2378.03  1408.56 2239.68
            1657.25 2071.94  1885.23 1876.98  2089.55 1657.34  2267.53 1415.88
            2416.87 1155.72  2535.64 880.254  2622.27 593.061  2675.65 297.874
            2695.09 -1.471  2680.32 -301.082  2631.55 -597.066  2549.41 -885.576
            2434.97 -1162.86  2289.7 -1425.32  2115.51 -1669.53  1914.89 -1892.06
            1914.87 -1892.11  1914.83 -1892.12  1914.65 -1892.33  1914.55 -1892.24
            1872.44 -1909.68  1830.02 -1892.11  1812.44 -1849.68  1830.02 -1807.26
            1830.34 -1807.13  1830.24 -1807.03  2032.45 -1581.22  2205.97 -1332.69
            2348.29 -1065.06  2457.32 -782.235  2531.49 -488.333  2569.7 -187.636
            2571.4 115.474  2536.57 416.582  2465.72 711.299  2359.86 995.331
            2220.57 1264.54  2049.84 1515.01  1850.19 1743.08  1624.51 1945.43
            1376.09 2119.12  1108.55 2261.61  825.798 2370.83  827.123 2374.99
            801.574 2385.57  784 2428  801.574 2470.43  844 2488))
      (outline (path signal 50  -2666 3028  2794 3028))
      (outline (path signal 50  -2656 3028  -2666 -2032))
      (outline (path signal 50  2794 -2032  -2666 -2032))
      (outline (path signal 50  2794 -2032  2794 3028))
      (outline (path signal 100  -1706 -1772  1794 -1772))
      (outline (path signal 0  99.355 2493.36  114 2458  99.355 2422.64  64 2408  -236.573 2389.34
            -532.53 2333.64  -819.324 2241.77  -1092.55 2115.12  -1348.02 1955.65
            -1581.79 1765.81  -1790.29 1548.51  -1970.32 1307.08  -2119.09 1045.25
            -2234.34 767.02  -2314.28 476.673  -2357.7 178.668  -2363.92 -122.42
            -2332.86 -421.965  -2264.98 -715.367  -2161.33 -998.12  -2023.5 -1265.88
            -1853.61 -1514.54  -1654.27 -1740.27  -1654.27 -1740.27  -1639.62 -1775.62
            -1654.27 -1810.98  -1689.62 -1825.62  -1724.98 -1810.98  -1922.85 -1588.31
            -2093.18 -1343.92  -2233.6 -1081.21  -2342.17 -803.813  -2417.39 -515.579
            -2458.2 -220.502  -2464.05 77.327  -2434.85 373.779  -2371.01 664.744
            -2273.41 946.189  -2143.41 1214.21  -1982.81 1465.1  -1793.84 1695.37
            -1579.1 1901.83  -1341.59 2081.62  -1084.6 2232.25  -811.676 2351.62
            -526.617 2438.1  -233.37 2490.46  64 2508))
      (outline (path signal 0  361.37 2490.46  654.617 2438.1  939.676 2351.62  1212.6 2232.25
            1469.59 2081.62  1707.1 1901.83  1921.84 1695.37  2110.81 1465.1
            2271.41 1214.21  2401.41 946.189  2499.01 664.744  2562.85 373.779
            2592.05 77.327  2586.2 -220.502  2545.39 -515.579  2470.17 -803.813
            2361.6 -1081.21  2221.18 -1343.92  2050.85 -1588.31  1852.98 -1810.98
            1817.62 -1825.62  1782.27 -1810.98  1767.62 -1775.62  1782.27 -1740.27
            1782.27 -1740.27  1981.61 -1514.54  2151.5 -1265.88  2289.33 -998.12
            2392.98 -715.367  2460.86 -421.965  2491.92 -122.42  2485.7 178.668
            2442.28 476.673  2362.34 767.02  2247.09 1045.25  2098.32 1307.08
            1918.29 1548.51  1709.79 1765.81  1476.02 1955.65  1220.55 2115.12
            947.324 2241.77  660.53 2333.64  364.573 2389.34  64 2408  28.645 2422.64
            14 2458  28.645 2493.36  64 2508))
      (pin "Rect[A][0,-400]Pad_1100x1800_um" 1 -1206 -22)
      (pin RoundRect[A][0,400]Pad_1100x1800_276.046_um_0.000000_0 2 64 1248)
      (pin "RoundRect[A][0,-400]Pad_1100x1800_276.046_um_0.000000_0" 3 1334 -22)
    )
    (image Custom:STD_DDW_CAP::3
      (outline (path signal 120  2626 -1079  2626 -1394))
      (outline (path signal 120  2626 1346  2626 1031))
      (outline (path signal 120  -2614 -1394  2626 -1394))
      (outline (path signal 120  -2614 -1079  -2614 -1394))
      (outline (path signal 120  -2614 1346  2626 1346))
      (outline (path signal 120  -2614 1346  -2614 1031))
      (outline (path signal 50  3556 -1524  3556 1476))
      (outline (path signal 50  3556 1476  -3544 1476))
      (outline (path signal 50  -3544 -1524  3556 -1524))
      (outline (path signal 50  -3544 1476  -3544 -1524))
      (outline (path signal 100  2506 -1274  2506 1226))
      (outline (path signal 100  2506 1226  -2494 1226))
      (outline (path signal 100  -2494 -1274  2506 -1274))
      (outline (path signal 100  -2494 1226  -2494 -1274))
      (pin Round[A]Pad_1600_um 1 -2494 -24)
      (pin Round[A]Pad_1600_um 2 2506 -24)
    )
    (image Custom:STD_DDW_DIP18
      (outline (path signal 120  -5510 11606  -5510 -11494))
      (outline (path signal 120  -5510 -11494  4990 -11494))
      (outline (path signal 120  -2510 11546  -2510 -11434))
      (outline (path signal 120  -2510 -11434  1990 -11434))
      (outline (path signal 120  -1260 11546  -2510 11546))
      (outline (path signal 120  1990 11546  740 11546))
      (outline (path signal 120  1990 -11434  1990 11546))
      (outline (path signal 120  4990 11606  -5510 11606))
      (outline (path signal 120  4990 -11494  4990 11606))
      (outline (path signal 0  782.426 11588.4  800 11546  781.951 11351.2  728.421 11163.1
            641.23 10988  523.349 10831.9  378.793 10700.1  212.483 10597.1
            30.083 10526.5  -162.196 10490.5  -357.804 10490.5  -550.083 10526.5
            -732.483 10597.1  -898.793 10700.1  -1043.35 10831.9  -1161.23 10988
            -1248.42 11163.1  -1301.95 11351.2  -1320 11546  -1302.43 11588.4
            -1260 11606  -1217.57 11588.4  -1200 11546  -1181.94 11362.6
            -1128.45 11186.3  -1041.58 11023.8  -924.68 10881.3  -782.236 10764.4
            -619.722 10677.6  -443.385 10624.1  -260 10606  -76.615 10624.1
            99.722 10677.6  262.236 10764.4  404.68 10881.3  521.581 11023.8
            608.447 11186.3  661.938 11362.6  680 11546  697.574 11588.4
            740 11606))
      (outline (path signal 50  -5620 11816  -5620 -11684))
      (outline (path signal 50  -5620 -11684  5080 -11684))
      (outline (path signal 50  5080 11816  -5620 11816))
      (outline (path signal 50  5080 -11684  5080 11816))
      (outline (path signal 100  -5340 11546  -5340 -11434))
      (outline (path signal 100  -5340 -11434  4820 -11434))
      (outline (path signal 100  -3435 10486  -2435 11486))
      (outline (path signal 100  -3435 -11374  -3435 10486))
      (outline (path signal 100  -2435 11486  2915 11486))
      (outline (path signal 100  2915 11486  2915 -11374))
      (outline (path signal 100  2915 -11374  -3435 -11374))
      (outline (path signal 100  4820 11546  -5340 11546))
      (outline (path signal 100  4820 -11434  4820 11546))
      (pin Rect[A]Pad_2400x1600_um 1 -4070 10216)
      (pin Oval[A]Pad_2400x1600_um 2 -4070 7676)
      (pin Oval[A]Pad_2400x1600_um 3 -4070 5136)
      (pin Oval[A]Pad_2400x1600_um 4 -4070 2596)
      (pin Oval[A]Pad_2400x1600_um 5 -4070 56)
      (pin Oval[A]Pad_2400x1600_um 6 -4070 -2484)
      (pin Oval[A]Pad_2400x1600_um 7 -4070 -5024)
      (pin Oval[A]Pad_2400x1600_um 8 -4070 -7564)
      (pin Oval[A]Pad_2400x1600_um 9 -4070 -10104)
      (pin Oval[A]Pad_2400x1600_um 10 3550 -10104)
      (pin Oval[A]Pad_2400x1600_um 11 3550 -7564)
      (pin Oval[A]Pad_2400x1600_um 12 3550 -5024)
      (pin Oval[A]Pad_2400x1600_um 13 3550 -2484)
      (pin Oval[A]Pad_2400x1600_um 14 3550 56)
      (pin Oval[A]Pad_2400x1600_um 15 3550 2596)
      (pin Oval[A]Pad_2400x1600_um 16 3550 5136)
      (pin Oval[A]Pad_2400x1600_um 17 3550 7676)
      (pin Oval[A]Pad_2400x1600_um 18 3550 10216)
    )
    (image Custom:STD_DDW_XTAL
      (outline (path signal 120  -3256 -2307  3144 -2307))
      (outline (path signal 120  -3256 -7357  3144 -7357))
      (outline (path signal 0  5710.15 -5143.59  5653.89 -5450.63  5561.02 -5748.65  5432.9 -6033.31
            5271.41 -6300.45  5078.9 -6546.17  4858.17 -6766.9  4612.45 -6959.41
            4345.31 -7120.9  4060.65 -7249.02  3762.63 -7341.89  3455.59 -7398.15
            3144 -7417  3101.57 -7399.43  3084 -7357  3101.57 -7314.57  3144 -7297
            3441.12 -7279.03  3733.91 -7225.37  4018.1 -7136.81  4289.54 -7014.65
            4544.28 -6860.65  4778.6 -6677.08  4989.08 -6466.6  5172.65 -6232.28
            5326.65 -5977.54  5448.81 -5706.1  5537.37 -5421.91  5591.03 -5129.12
            5609 -4832  5591.03 -4534.88  5537.37 -4242.09  5448.81 -3957.9
            5326.65 -3686.46  5172.65 -3431.72  4989.08 -3197.4  4778.6 -2986.92
            4544.28 -2803.34  4289.54 -2649.35  4018.1 -2527.18  3733.91 -2438.63
            3441.12 -2384.97  3144 -2367  3101.57 -2349.43  3084 -2307  3101.57 -2264.57
            3144 -2247  3455.59 -2265.85  3762.63 -2322.11  4060.65 -2414.98
            4345.31 -2543.1  4612.45 -2704.59  4858.17 -2897.1  5078.9 -3117.83
            5271.41 -3363.55  5432.9 -3630.69  5561.02 -3915.35  5653.89 -4213.37
            5710.15 -4520.41  5729 -4832))
      (outline (path signal 0  -3213.57 -7399.43  -3256 -7417  -3567.59 -7398.15  -3874.63 -7341.89
            -4172.65 -7249.02  -4457.31 -7120.9  -4724.45 -6959.41  -4970.17 -6766.9
            -5190.9 -6546.17  -5383.41 -6300.45  -5544.9 -6033.31  -5673.02 -5748.65
            -5765.89 -5450.63  -5822.15 -5143.59  -5841 -4832  -5822.15 -4520.41
            -5765.89 -4213.37  -5673.02 -3915.35  -5544.9 -3630.69  -5383.41 -3363.55
            -5190.9 -3117.83  -4970.17 -2897.1  -4724.45 -2704.59  -4457.31 -2543.1
            -4172.65 -2414.98  -3874.63 -2322.11  -3567.59 -2265.85  -3256 -2247
            -3213.57 -2264.57  -3196 -2307  -3213.57 -2349.43  -3256 -2367
            -3553.12 -2384.97  -3845.91 -2438.63  -4130.1 -2527.18  -4401.54 -2649.35
            -4656.28 -2803.34  -4890.6 -2986.92  -5101.08 -3197.4  -5284.65 -3431.72
            -5438.65 -3686.46  -5560.81 -3957.9  -5649.37 -4242.09  -5703.03 -4534.88
            -5721 -4832  -5703.03 -5129.12  -5649.37 -5421.91  -5560.81 -5706.1
            -5438.65 -5977.54  -5284.65 -6232.28  -5101.08 -6466.6  -4890.6 -6677.08
            -4656.28 -6860.65  -4401.54 -7014.65  -4130.1 -7136.81  -3845.91 -7225.37
            -3553.12 -7279.03  -3256 -7297  -3213.57 -7314.57  -3196 -7357))
      (outline (path signal 50  6004 -2032  -6096 -2032))
      (outline (path signal 50  -6096 -2032  -6096 -7632))
      (outline (path signal 50  6004 -7632  6004 -2032))
      (outline (path signal 50  -6096 -7632  6004 -7632))
      (outline (path signal 100  -3256 -2507  3144 -2507))
      (outline (path signal 100  -3056 -2832  2944 -2832))
      (outline (path signal 100  -3056 -6832  2944 -6832))
      (outline (path signal 100  -3256 -7157  3144 -7157))
      (outline (path signal 0  5476.93 -5277.03  5402.76 -5565.91  5292.96 -5843.23  5149.28 -6104.59
            4973.97 -6345.88  4769.8 -6563.3  4539.99 -6753.41  4288.16 -6913.23
            4018.3 -7040.22  3734.64 -7132.39  3441.67 -7188.27  3144 -7207
            3108.64 -7192.35  3094 -7157  3108.64 -7121.65  3144 -7107  3429.13 -7089.06
            3709.77 -7035.53  3981.48 -6947.24  4239.99 -6825.6  4481.21 -6672.51
            4701.35 -6490.4  4896.92 -6282.14  5064.85 -6051.01  5202.48 -5800.65
            5307.65 -5535.01  5378.7 -5258.29  5414.51 -4974.85  5414.51 -4689.15
            5378.7 -4405.71  5307.65 -4128.99  5202.48 -3863.35  5064.85 -3612.99
            4896.92 -3381.86  4701.35 -3173.6  4481.21 -2991.49  4239.99 -2838.4
            3981.48 -2716.76  3709.77 -2628.47  3429.13 -2574.94  3144 -2557
            3108.64 -2542.36  3094 -2507  3108.64 -2471.64  3144 -2457  3441.67 -2475.73
            3734.64 -2531.61  4018.3 -2623.78  4288.16 -2750.77  4539.99 -2910.59
            4769.8 -3100.7  4973.97 -3318.12  5149.28 -3559.41  5292.96 -3820.77
            5402.76 -4098.09  5476.93 -4386.97  5514.31 -4682.87  5514.31 -4981.13))
      (outline (path signal 0  4951.12 -5249.09  4875.64 -5518.5  4764.16 -5775.13  4618.79 -6014.19
            4442.21 -6231.23  4237.73 -6422.21  4009.15 -6583.56  3760.72 -6712.28
            3497.08 -6805.98  3223.14 -6862.91  2944 -6882  2908.64 -6867.35
            2894 -6832  2908.64 -6796.65  2944 -6782  3209.53 -6763.84  3470.1 -6709.69
            3720.88 -6620.56  3957.19 -6498.12  4174.62 -6344.64  4369.13 -6162.98
            4537.09 -5956.53  4675.38 -5729.13  4781.41 -5485.02  4853.21 -5228.74
            4889.45 -4965.07  4889.45 -4698.93  4853.21 -4435.26  4781.41 -4178.98
            4675.38 -3934.87  4537.09 -3707.47  4369.13 -3501.02  4174.62 -3319.36
            3957.19 -3165.88  3720.88 -3043.44  3470.1 -2954.31  3209.53 -2900.16
            2944 -2882  2908.64 -2867.36  2894 -2832  2908.64 -2796.64  2944 -2782
            3223.14 -2801.09  3497.08 -2858.02  3760.72 -2951.72  4009.15 -3080.44
            4237.73 -3241.79  4442.21 -3432.77  4618.79 -3649.8  4764.16 -3888.87
            4875.64 -4145.5  4951.12 -4414.91  4989.22 -4692.1  4989.22 -4971.9))
      (outline (path signal 0  -3020.64 -6867.35  -3056 -6882  -3335.14 -6862.91  -3609.08 -6805.98
            -3872.72 -6712.28  -4121.15 -6583.56  -4349.73 -6422.21  -4554.21 -6231.23
            -4730.79 -6014.19  -4876.16 -5775.13  -4987.64 -5518.5  -5063.12 -5249.09
            -5101.22 -4971.9  -5101.22 -4692.1  -5063.12 -4414.91  -4987.64 -4145.5
            -4876.16 -3888.87  -4730.79 -3649.8  -4554.21 -3432.77  -4349.73 -3241.79
            -4121.15 -3080.44  -3872.72 -2951.72  -3609.08 -2858.02  -3335.14 -2801.09
            -3056 -2782  -3020.64 -2796.64  -3006 -2832  -3020.64 -2867.36
            -3056 -2882  -3321.53 -2900.16  -3582.1 -2954.31  -3832.88 -3043.44
            -4069.19 -3165.88  -4286.62 -3319.36  -4481.13 -3501.02  -4649.09 -3707.47
            -4787.38 -3934.87  -4893.41 -4178.98  -4965.21 -4435.26  -5001.45 -4698.93
            -5001.45 -4965.07  -4965.21 -5228.74  -4893.41 -5485.02  -4787.38 -5729.13
            -4649.09 -5956.53  -4481.13 -6162.98  -4286.62 -6344.64  -4069.19 -6498.12
            -3832.88 -6620.56  -3582.1 -6709.69  -3321.53 -6763.84  -3056 -6782
            -3020.64 -6796.65  -3006 -6832))
      (outline (path signal 0  -3220.64 -7192.35  -3256 -7207  -3553.67 -7188.27  -3846.64 -7132.39
            -4130.3 -7040.22  -4400.16 -6913.23  -4651.99 -6753.41  -4881.8 -6563.3
            -5085.97 -6345.88  -5261.28 -6104.59  -5404.96 -5843.23  -5514.76 -5565.91
            -5588.93 -5277.03  -5626.31 -4981.13  -5626.31 -4682.87  -5588.93 -4386.97
            -5514.76 -4098.09  -5404.96 -3820.77  -5261.28 -3559.41  -5085.97 -3318.12
            -4881.8 -3100.7  -4651.99 -2910.59  -4400.16 -2750.77  -4130.3 -2623.78
            -3846.64 -2531.61  -3553.67 -2475.73  -3256 -2457  -3220.64 -2471.64
            -3206 -2507  -3220.64 -2542.36  -3256 -2557  -3541.13 -2574.94
            -3821.77 -2628.47  -4093.48 -2716.76  -4351.99 -2838.4  -4593.21 -2991.49
            -4813.35 -3173.6  -5008.92 -3381.86  -5176.85 -3612.99  -5314.48 -3863.35
            -5419.65 -4128.99  -5490.7 -4405.71  -5526.51 -4689.15  -5526.51 -4974.85
            -5490.7 -5258.29  -5419.65 -5535.01  -5314.48 -5800.65  -5176.85 -6051.01
            -5008.92 -6282.14  -4813.35 -6490.4  -4593.21 -6672.51  -4351.99 -6825.6
            -4093.48 -6947.24  -3821.77 -7035.53  -3541.13 -7089.06  -3256 -7107
            -3220.64 -7121.65  -3206 -7157))
      (pin Round[A]Pad_1500_um 1 -2496 -4832)
      (pin Round[A]Pad_1500_um 2 2384 -4832)
    )
    (image Custom:STD_DDW_PINHEAD_V_2x20
      (outline (path signal 120  3870 1330  3870 -49590))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -49590))
      (outline (path signal 120  -1330 -49590  3870 -49590))
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  -1800 1800  -1800 -50050))
      (outline (path signal 50  4350 -50050  4350 1800))
      (outline (path signal 50  -1800 -50050  4350 -50050))
      (outline (path signal 100  3810 1270  3810 -49530))
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  3810 -49530  -1270 -49530))
      (outline (path signal 100  -1270 -49530  -1270 0))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
    )
    (image Custom:STD_DDW_DIODE::1
      (outline (path signal 120  2386 1546  -3054 1546))
      (outline (path signal 120  -2034 1546  -2034 -1394))
      (outline (path signal 120  -2154 1546  -2154 -1394))
      (outline (path signal 120  -2274 1546  -2274 -1394))
      (outline (path signal 120  -3054 1546  -3054 -1394))
      (outline (path signal 120  3406 76  2386 76))
      (outline (path signal 120  -4074 76  -3054 76))
      (outline (path signal 120  2386 -1394  2386 1546))
      (outline (path signal 120  -3054 -1394  2386 -1394))
      (outline (path signal 50  6096 1676  -6764 1676))
      (outline (path signal 50  -6764 1676  -6764 -1524))
      (outline (path signal 50  6096 -1524  6096 1676))
      (outline (path signal 50  -6764 -1524  6096 -1524))
      (outline (path signal 100  2266 1426  -2934 1426))
      (outline (path signal 100  -2054 1426  -2054 -1274))
      (outline (path signal 100  -2154 1426  -2154 -1274))
      (outline (path signal 100  -2254 1426  -2254 -1274))
      (outline (path signal 100  -2934 1426  -2934 -1274))
      (outline (path signal 100  4746 76  2266 76))
      (outline (path signal 100  -5414 76  -2934 76))
      (outline (path signal 100  2266 -1274  2266 1426))
      (outline (path signal 100  -2934 -1274  2266 -1274))
      (pin Rect[A]Pad_2200x2200_um 1 -5414 76)
      (pin Oval[A]Pad_2200x2200_um 2 4746 76)
    )
    (padstack Round[B]Pad_6400_um
      (shape (circle B.Cu 6400))
      (attach off)
    )
    (padstack Round[A]Pad_1422.4_um
      (shape (circle F.Cu 1422.4))
      (shape (circle B.Cu 1422.4))
      (attach off)
    )
    (padstack Round[A]Pad_1440_um
      (shape (circle F.Cu 1440))
      (shape (circle B.Cu 1440))
      (attach off)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1700_um
      (shape (circle F.Cu 1700))
      (shape (circle B.Cu 1700))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_3497.58_um
      (shape (circle F.Cu 3497.58))
      (shape (circle B.Cu 3497.58))
      (attach off)
    )
    (padstack Round[A]Pad_3600_um
      (shape (circle F.Cu 3600))
      (shape (circle B.Cu 3600))
      (attach off)
    )
    (padstack Round[T]Pad_6400_um
      (shape (circle F.Cu 6400))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_3400x1700_um
      (shape (path F.Cu 1700  -850 0  850 0))
      (shape (path B.Cu 1700  -850 0  850 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2200x2200_um
      (shape (path F.Cu 2200  0 0  0 0))
      (shape (path B.Cu 2200  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x4800_um
      (shape (path F.Cu 2400  0 -1200  0 1200))
      (shape (path B.Cu 2400  0 -1200  0 1200))
      (attach off)
    )
    (padstack RoundRect[A][0,400]Pad_1100x1800_276.046_um_0.000000_0
      (shape (polygon F.Cu 0  -551.046 1025  -530.033 1130.64  -470.194 1220.19  -380.638 1280.03
            -275 1301.05  275 1301.05  380.638 1280.03  470.194 1220.19
            530.033 1130.64  551.046 1025  551.046 -225  530.033 -330.638
            470.194 -420.194  380.638 -480.033  275 -501.046  -275 -501.046
            -380.638 -480.033  -470.194 -420.194  -530.033 -330.638  -551.046 -225
            -551.046 1025))
      (shape (polygon B.Cu 0  -551.046 1025  -530.033 1130.64  -470.194 1220.19  -380.638 1280.03
            -275 1301.05  275 1301.05  380.638 1280.03  470.194 1220.19
            530.033 1130.64  551.046 1025  551.046 -225  530.033 -330.638
            470.194 -420.194  380.638 -480.033  275 -501.046  -275 -501.046
            -380.638 -480.033  -470.194 -420.194  -530.033 -330.638  -551.046 -225
            -551.046 1025))
      (attach off)
    )
    (padstack "RoundRect[A][0,-400]Pad_1100x1800_276.046_um_0.000000_0"
      (shape (polygon F.Cu 0  -551.046 225  -530.033 330.638  -470.194 420.194  -380.638 480.033
            -275 501.046  275 501.046  380.638 480.033  470.194 420.194
            530.033 330.638  551.046 225  551.046 -1025  530.033 -1130.64
            470.194 -1220.19  380.638 -1280.03  275 -1301.05  -275 -1301.05
            -380.638 -1280.03  -470.194 -1220.19  -530.033 -1130.64  -551.046 -1025
            -551.046 225))
      (shape (polygon B.Cu 0  -551.046 225  -530.033 330.638  -470.194 420.194  -380.638 480.033
            -275 501.046  275 501.046  380.638 480.033  470.194 420.194
            530.033 330.638  551.046 225  551.046 -1025  530.033 -1130.64
            470.194 -1220.19  380.638 -1280.03  275 -1301.05  -275 -1301.05
            -380.638 -1280.03  -470.194 -1220.19  -530.033 -1130.64  -551.046 -1025
            -551.046 225))
      (attach off)
    )
    (padstack Rect[A]Pad_2125.98x2125.98_um
      (shape (rect F.Cu -1062.99 -1062.99 1062.99 1062.99))
      (shape (rect B.Cu -1062.99 -1062.99 1062.99 1062.99))
      (attach off)
    )
    (padstack Rect[A]Pad_2200x2200_um
      (shape (rect F.Cu -1100 -1100 1100 1100))
      (shape (rect B.Cu -1100 -1100 1100 1100))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack "Rect[A][0,-400]Pad_1100x1800_um"
      (shape (rect F.Cu -550 -1300 550 500))
      (shape (rect B.Cu -550 -1300 550 500))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins U33-4 J19-3 U32-2 U32-4 P18-1 P18-1@1 P18-1@2 P5-5 P5-6 P5-9 P5-10 P5-12
        P5-13 P5-14 C11-2 U7-8 C37-2 U12-7 C26-2 C2-2 C6-2 C5-2 P16-1 P16-1@1 P16-1@2
        C27-2 U1-7 U23-20 U23-21 U22-8 U20-1 U20-10 P13-1 P13-1@1 P13-1@2 R5-2 C17-2
        J7-7 P6-1 J23-1 C33-2 C43-2 U30-12 SW1-1 SW1-1@1 R23-2 C25-2 C23-2 U15-5 U15-8
        C3-2 P2-1 P2-1@1 P2-1@2 U5-7 U16-7 U16-8 U16-14 C45-2 U13-7 D1-1 P1-4 P1-5
        P1-6 P1-7 C15-2 U25-10 U25-19 C28-2 R20-2 U11-12 C38-2 J18-1 J18-10 J18-31
        RV2-3 P14-1 P14-1@1 P14-1@2 C31-2 J9-2 R9-2 U17-1 U17-10 U17-12 C44-2 C30-2
        C36-2 P15-1 P15-1@1 P15-1@2 JP5-1 P12-1 P12-1@1 P12-1@2 P9-1 P9-1@1 P9-1@2
        J1-1 J1-3 C4-2 C22-2 J20-1 P3-4 P3-5 P3-6 P3-7 U9-16 C1-2 U4-7 C19-2 J5-1
        U29-1 U29-8 U29-10 U29-19 C39-2 P10-1 P10-1@1 P10-1@2 C14-2 SW2-1 SW2-1@1
        RV1-3 U3-31 C21-2 J14-1 J14-10 J14-31 U8-1 C20-2 C32-2 U6-2 U6-8 P17-1 P17-1@1
        P17-1@2 C9-2 U18-14 U28-1 U28-10 U28-19 JP1-2 U26-7 C7-2 C40-1 P7-1 P7-1@1
        P7-1@2 J3-1 J3-10 J3-31 J10-1 J10-10 J10-31 J24-2 C41-1 C13-2 C29-2 U21-9
        U31-1 U31-10 U31-19 U10-12 U24-2 U24-4 C8-2 C18-2 U2-7 C16-2 C50-2 C12-2 J16-1
        J16-10 J16-31 U19-1 U19-10 U19-14 U19-17 U19-18 C10-2 R24-2 U27-7 P4-2 P4-19
        P4-22 P4-24 P4-26 P4-30 P4-40 C24-2 J12-1 J12-10 J12-31 R15-2 P11-1 P11-1@1
        P11-1@2)
    )
    (net VCC
      (pins U33-8 R27-1 R26-1 J19-4 R1-2 P5-7 P5-11 P5-18 P5-20 C11-1 U7-16 C37-1
        R7-2 U12-14 C26-1 C2-1 C6-1 C5-1 R6-2 C27-1 U1-14 U23-40 U22-16 U20-20 C17-1
        J7-6 C43-1 U30-24 C25-1 C23-1 U15-16 C3-1 R8-1 U5-14 U16-25 C45-1 U13-14 P1-14
        C15-1 R12-2 U25-20 C28-1 U11-24 R13-2 J18-3 J18-29 R4-1 U17-20 JP5-3 C4-1
        C22-1 P3-14 U9-32 J6-1 C1-1 U4-14 C19-1 U29-20 R2-2 C14-1 R3-1 U3-10 C21-1
        J14-3 J14-29 U8-3 R14-2 C20-1 C32-1 U6-16 C9-1 U18-28 U28-20 U26-14 C7-1 J3-3
        J3-29 J10-3 J10-29 R11-2 C13-1 R10-1 C29-1 U21-18 U31-20 U10-33 C8-1 C18-1
        U2-14 C16-1 C50-1 C12-1 J16-3 J16-29 U19-20 C10-1 U27-14 C24-1 J12-3 J12-29
        D5-2)
    )
    (net "Net-(D10-A)"
      (pins R17-1 C30-1 D10-2 U26-3)
    )
    (net "Net-(D11-A)"
      (pins C31-1 D11-2 U26-1 R18-1)
    )
    (net "{slash}RESET"
      (pins U22-15 C33-1 SW1-2 SW1-2@1 U5-4 U5-10 U16-5 J1-12 U4-13 U3-22 U8-2 U6-4
        U6-14 JP1-1 U10-34)
    )
    (net SNDOUT
      (pins RV2-1 C34-2 J9-1)
    )
    (net "Net-(U7-AOUT)"
      (pins U7-7 C34-1 C35-1)
    )
    (net "Net-(C35-Pad2)"
      (pins R9-1 C35-2)
    )
    (net "Net-(U3-XTAL1)"
      (pins U3-1 C40-2 Y1-2)
    )
    (net "Net-(U3-XTAL2{slash}CLKIN)"
      (pins U3-2 C41-2 Y1-1)
    )
    (net "Net-(D1-A)"
      (pins R1-1 D1-2)
    )
    (net "Net-(D2-K)"
      (pins U15-13 D2-1)
    )
    (net "Net-(D2-A)"
      (pins R3-2 D2-2)
    )
    (net "Net-(D3-A)"
      (pins R7-1 D3-2)
    )
    (net "Net-(D3-K)"
      (pins U23-13 U4-6 D3-1)
    )
    (net "Net-(D5-K)"
      (pins J1-2 D5-1)
    )
    (net "~{ACTIVE}"
      (pins D6-1 JP4-2 P4-39)
    )
    (net "Net-(D6-A)"
      (pins R12-1 D6-2)
    )
    (net "Net-(D8-K)"
      (pins D8-1 U2-6)
    )
    (net "Net-(D8-A)"
      (pins R6-1 D8-2)
    )
    (net "Net-(D9-K)"
      (pins D9-1 U2-8)
    )
    (net "Net-(D9-A)"
      (pins D9-2 R11-1)
    )
    (net 5VSB
      (pins P5-17 R16-1 D10-1 D11-1 U26-9 U26-11 U26-13 U27-1 R18-2)
    )
    (net "CPU-D4"
      (pins U7-13 U23-8 U20-13 U25-6 J1-11 U9-18 U3-8 U18-16 U10-21 P4-9)
    )
    (net "CPU-D7"
      (pins U7-10 U23-11 U20-18 U15-3 U25-9 J1-5 U9-21 U3-12 U18-19 U10-24 P4-3)
    )
    (net "CPU-D2"
      (pins U7-1 U23-34 U20-7 U25-4 J1-15 U9-15 U3-6 U18-13 U10-19 P4-13)
    )
    (net "~{VideoWrite}"
      (pins U13-6 J1-16 U10-14)
    )
    (net "CPU-A0"
      (pins U23-36 U22-13 C36-1 J1-14 U9-12 U3-40 U18-10 U21-8 U31-2 U10-13 U19-3
        P4-35)
    )
    (net "CPU-D6"
      (pins U7-11 U23-10 U20-17 U15-2 U25-8 J1-7 U9-20 U3-11 U18-18 U10-23 P4-5)
    )
    (net "CPU-D1"
      (pins U7-2 U23-33 U20-4 U25-3 J1-17 U9-14 U3-5 U18-12 U10-18 P4-15)
    )
    (net "CPU-D0"
      (pins U7-3 U23-32 U20-3 U25-2 J1-19 U9-13 U3-4 U18-11 U10-17 P4-17)
    )
    (net "unconnected-(J1-Pin_10-Pad10)"
      (pins J1-10)
    )
    (net "~{VideoRead}"
      (pins U13-3 J1-18 U10-15)
    )
    (net "CPU-D3"
      (pins U7-15 U23-7 U23-12 U23-29 U23-30 U23-31 U20-8 U25-5 J1-13 U9-17 U3-7 U18-15
        U10-20 P4-11)
    )
    (net "unconnected-(J1-Pin_8-Pad8)"
      (pins J1-8)
    )
    (net "unconnected-(J1-Pin_20-Pad20)"
      (pins J1-20)
    )
    (net "CPU-D5"
      (pins U7-12 U23-9 U20-14 U15-1 U25-7 J1-9 U9-19 U3-9 U18-17 U10-22 P4-7)
    )
    (net SOUNDCLOCK
      (pins U7-14 J1-4 U10-38)
    )
    (net "unconnected-(J1-Pin_6-Pad6)"
      (pins J1-6)
    )
    (net "Net-(J2-Pin_8)"
      (pins J3-24 J2-8)
    )
    (net "Net-(J2-Pin_4)"
      (pins J3-22 J2-4)
    )
    (net "Net-(J2-Pin_6)"
      (pins J3-23 J2-6)
    )
    (net "Net-(J2-Pin_2)"
      (pins J3-21 J2-2)
    )
    (net B_INT
      (pins J17-1 J17-3 J17-5 J17-7 J17-9 J17-11 J11-1 J11-3 J11-5 J11-7 J11-9 J11-11
        J15-1 J15-3 J15-5 J15-7 J15-9 J15-11 U4-3 J8-1 J8-3 J8-5 J8-7 J8-9 J8-11 J13-1
        J13-3 J13-5 J13-7 J13-9 J13-11 J2-1 J2-3 J2-5 J2-7 J2-9 J2-11)
    )
    (net "Net-(J2-Pin_10)"
      (pins J3-25 J2-10)
    )
    (net isa_iq_1
      (pins J17-12 J11-12 J15-12 J18-4 J14-4 J8-12 J3-4 J10-4 J13-12 J2-12 J16-4 J12-4)
    )
    (net "unconnected-(J3-DRQ3-Pad16)"
      (pins J3-16)
    )
    (net B_D3
      (pins U25-15 J18-37 J14-37 J3-37 J10-37 J16-37 J12-37)
    )
    (net B_SMEMR
      (pins J18-12 U29-5 J14-12 J3-12 J10-12 J16-12 J12-12)
    )
    (net B_A15
      (pins J18-47 J14-47 U28-3 J3-47 J10-47 J16-47 J12-47)
    )
    (net "unconnected-(J3-~{DACK2}-Pad26)"
      (pins J3-26)
    )
    (net BUSCLK
      (pins P1-8 P1-9 P1-10 P1-11 J18-20 J18-30 J14-20 J14-30 J3-20 J3-30 J10-20 J10-30
        J16-20 J16-30 J12-20 J12-30)
    )
    (net B_D7
      (pins U25-11 J18-33 J14-33 J3-33 J10-33 J16-33 J12-33)
    )
    (net B_SMEMW
      (pins J18-11 U29-3 J14-11 J3-11 J10-11 J16-11 J12-11)
    )
    (net "unconnected-(J3-ALE-Pad28)"
      (pins J3-28)
    )
    (net B_D4
      (pins U25-14 J18-36 J14-36 J3-36 J10-36 J16-36 J12-36)
    )
    (net B_A0
      (pins J18-62 J14-62 J3-62 J10-62 U31-18 J16-62 J12-62)
    )
    (net B_A18
      (pins J18-44 U29-14 J14-44 J3-44 J10-44 J16-44 J12-44)
    )
    (net B_D0
      (pins U25-18 J18-40 J14-40 J3-40 J10-40 J16-40 J12-40)
    )
    (net -5V
      (pins P5-16 J18-5 J14-5 J3-5 J10-5 J16-5 J12-5)
    )
    (net "unconnected-(J3-DRQ1-Pad18)"
      (pins J3-18)
    )
    (net "~{RES_OUT}"
      (pins J18-2 J14-2 J3-2 J10-2 J16-2 J12-2)
    )
    (net "unconnected-(J3-~{DACK3}-Pad15)"
      (pins J3-15)
    )
    (net B_A17
      (pins J18-45 U29-16 J14-45 J3-45 J10-45 J16-45 J12-45)
    )
    (net B_A1
      (pins J18-61 J14-61 J3-61 J10-61 U31-16 J16-61 J12-61)
    )
    (net B_A7
      (pins J18-55 J14-55 J3-55 J10-55 U31-3 J16-55 J12-55)
    )
    (net B_A3
      (pins J18-59 J14-59 J3-59 J10-59 U31-12 J16-59 J12-59)
    )
    (net B_A16
      (pins J18-46 U29-18 J14-46 J3-46 J10-46 J16-46 J12-46)
    )
    (net B_A12
      (pins J18-50 J14-50 U28-9 J3-50 J10-50 J16-50 J12-50)
    )
    (net +12V
      (pins U32-6 P5-19 U16-28 C38-1 J18-9 C44-1 C39-1 J14-9 J3-9 J10-9 U24-6 J16-9
        J12-9)
    )
    (net "unconnected-(J3-IO-Pad32)"
      (pins J3-32)
    )
    (net B_A10
      (pins J18-52 J14-52 U28-14 J3-52 J10-52 J16-52 J12-52)
    )
    (net B_D5
      (pins U25-13 J18-35 J14-35 J3-35 J10-35 J16-35 J12-35)
    )
    (net "unconnected-(J3-DRQ2-Pad6)"
      (pins J3-6)
    )
    (net B_IOW
      (pins J18-13 U29-7 J14-13 J3-13 J10-13 J16-13 J12-13)
    )
    (net "{slash}AEN"
      (pins R5-1 J18-42 J14-42 J3-42 J10-42 J16-42 J12-42)
    )
    (net B_D2
      (pins U25-16 J18-38 J14-38 J3-38 J10-38 J16-38 J12-38)
    )
    (net B_D6
      (pins U25-12 J18-34 J14-34 J3-34 J10-34 J16-34 J12-34)
    )
    (net "unconnected-(J3-TC-Pad27)"
      (pins J3-27)
    )
    (net B_A6
      (pins J18-56 J14-56 J3-56 J10-56 U31-5 J16-56 J12-56)
    )
    (net B_A11
      (pins J18-51 J14-51 U28-12 J3-51 J10-51 J16-51 J12-51)
    )
    (net "unconnected-(J3-UNUSED-Pad8)"
      (pins J3-8)
    )
    (net -12V
      (pins P5-4 J18-7 J14-7 J3-7 J10-7 J16-7 J12-7)
    )
    (net "unconnected-(J3-~{DACK1}-Pad17)"
      (pins J3-17)
    )
    (net B_A9
      (pins J18-53 J14-53 U28-16 J3-53 J10-53 J16-53 J12-53)
    )
    (net B_A8
      (pins J18-54 J14-54 U28-18 J3-54 J10-54 J16-54 J12-54)
    )
    (net B_A19
      (pins J18-43 U29-12 J14-43 J3-43 J10-43 J16-43 J12-43)
    )
    (net B_A5
      (pins J18-57 J14-57 J3-57 J10-57 U31-7 J16-57 J12-57)
    )
    (net B_A4
      (pins J18-58 J14-58 J3-58 J10-58 U31-9 J16-58 J12-58)
    )
    (net B_IOR
      (pins J18-14 U29-9 J14-14 J3-14 J10-14 J16-14 J12-14)
    )
    (net B_D1
      (pins U25-17 J18-39 J14-39 J3-39 J10-39 J16-39 J12-39)
    )
    (net B_A2
      (pins J18-60 J14-60 J3-60 J10-60 U31-14 J16-60 J12-60)
    )
    (net B_A14
      (pins J18-48 J14-48 U28-5 J3-48 J10-48 J16-48 J12-48)
    )
    (net B_A13
      (pins J18-49 J14-49 U28-7 J3-49 J10-49 J16-49 J12-49)
    )
    (net "unconnected-(J3-IO_READY-Pad41)"
      (pins J3-41)
    )
    (net "unconnected-(J3-~{DACK0}-Pad19)"
      (pins J3-19)
    )
    (net "Net-(J4-Pin_1)"
      (pins J4-1 U21-1)
    )
    (net "~{CPU-INT4}"
      (pins J4-2 R4-2 U3-14)
    )
    (net TX
      (pins J5-5 U21-2 U2-5)
    )
    (net "Net-(J5-Pin_3)"
      (pins J6-2 J5-3)
    )
    (net RX
      (pins JP2-1 J5-4 U21-3 U2-9)
    )
    (net "~{RTS}"
      (pins J5-2 U21-5)
    )
    (net "~{CTS}"
      (pins J5-6 U21-6)
    )
    (net USEROUT3
      (pins U22-10 J7-3)
    )
    (net USEROUT4
      (pins U22-11 J7-4)
    )
    (net USEROUT5
      (pins U22-12 J7-5)
    )
    (net USEROUT1
      (pins U22-7 J7-1)
    )
    (net USEROUT2
      (pins U22-9 J7-2)
    )
    (net "Net-(J10-IRQ7)"
      (pins J8-2 J10-21)
    )
    (net "Net-(J10-IRQ4)"
      (pins J8-8 J10-24)
    )
    (net "Net-(J10-IRQ5)"
      (pins J8-6 J10-23)
    )
    (net "Net-(J10-IRQ6)"
      (pins J8-4 J10-22)
    )
    (net "Net-(J10-IRQ3)"
      (pins J8-10 J10-25)
    )
    (net "unconnected-(J10-~{DACK1}-Pad17)"
      (pins J10-17)
    )
    (net "unconnected-(J10-DRQ2-Pad6)"
      (pins J10-6)
    )
    (net "unconnected-(J10-ALE-Pad28)"
      (pins J10-28)
    )
    (net "unconnected-(J10-TC-Pad27)"
      (pins J10-27)
    )
    (net "unconnected-(J10-~{DACK3}-Pad15)"
      (pins J10-15)
    )
    (net "unconnected-(J10-DRQ3-Pad16)"
      (pins J10-16)
    )
    (net "unconnected-(J10-IO-Pad32)"
      (pins J10-32)
    )
    (net "unconnected-(J10-~{DACK0}-Pad19)"
      (pins J10-19)
    )
    (net "unconnected-(J10-UNUSED-Pad8)"
      (pins J10-8)
    )
    (net "unconnected-(J10-IO_READY-Pad41)"
      (pins J10-41)
    )
    (net "unconnected-(J10-~{DACK2}-Pad26)"
      (pins J10-26)
    )
    (net "unconnected-(J10-DRQ1-Pad18)"
      (pins J10-18)
    )
    (net "Net-(J11-Pin_10)"
      (pins J11-10 J12-25)
    )
    (net "Net-(J11-Pin_8)"
      (pins J11-8 J12-24)
    )
    (net "Net-(J11-Pin_6)"
      (pins J11-6 J12-23)
    )
    (net "Net-(J11-Pin_2)"
      (pins J11-2 J12-21)
    )
    (net "Net-(J11-Pin_4)"
      (pins J11-4 J12-22)
    )
    (net "unconnected-(J12-TC-Pad27)"
      (pins J12-27)
    )
    (net "unconnected-(J12-IO-Pad32)"
      (pins J12-32)
    )
    (net "unconnected-(J12-~{DACK2}-Pad26)"
      (pins J12-26)
    )
    (net "unconnected-(J12-~{DACK0}-Pad19)"
      (pins J12-19)
    )
    (net "unconnected-(J12-DRQ1-Pad18)"
      (pins J12-18)
    )
    (net "unconnected-(J12-UNUSED-Pad8)"
      (pins J12-8)
    )
    (net "unconnected-(J12-DRQ2-Pad6)"
      (pins J12-6)
    )
    (net "unconnected-(J12-~{DACK1}-Pad17)"
      (pins J12-17)
    )
    (net "unconnected-(J12-DRQ3-Pad16)"
      (pins J12-16)
    )
    (net "unconnected-(J12-IO_READY-Pad41)"
      (pins J12-41)
    )
    (net "unconnected-(J12-ALE-Pad28)"
      (pins J12-28)
    )
    (net "unconnected-(J12-~{DACK3}-Pad15)"
      (pins J12-15)
    )
    (net "Net-(J13-Pin_2)"
      (pins J14-21 J13-2)
    )
    (net "Net-(J13-Pin_8)"
      (pins J14-24 J13-8)
    )
    (net "Net-(J13-Pin_4)"
      (pins J14-22 J13-4)
    )
    (net "Net-(J13-Pin_10)"
      (pins J14-25 J13-10)
    )
    (net "Net-(J13-Pin_6)"
      (pins J14-23 J13-6)
    )
    (net "unconnected-(J14-DRQ2-Pad6)"
      (pins J14-6)
    )
    (net "unconnected-(J14-~{DACK3}-Pad15)"
      (pins J14-15)
    )
    (net "unconnected-(J14-DRQ3-Pad16)"
      (pins J14-16)
    )
    (net "unconnected-(J14-IO-Pad32)"
      (pins J14-32)
    )
    (net "unconnected-(J14-IO_READY-Pad41)"
      (pins J14-41)
    )
    (net "unconnected-(J14-ALE-Pad28)"
      (pins J14-28)
    )
    (net "unconnected-(J14-TC-Pad27)"
      (pins J14-27)
    )
    (net "unconnected-(J14-DRQ1-Pad18)"
      (pins J14-18)
    )
    (net "unconnected-(J14-~{DACK1}-Pad17)"
      (pins J14-17)
    )
    (net "unconnected-(J14-~{DACK0}-Pad19)"
      (pins J14-19)
    )
    (net "unconnected-(J14-~{DACK2}-Pad26)"
      (pins J14-26)
    )
    (net "unconnected-(J14-UNUSED-Pad8)"
      (pins J14-8)
    )
    (net "Net-(J15-Pin_2)"
      (pins J15-2 J16-21)
    )
    (net "Net-(J15-Pin_8)"
      (pins J15-8 J16-24)
    )
    (net "Net-(J15-Pin_4)"
      (pins J15-4 J16-22)
    )
    (net "Net-(J15-Pin_10)"
      (pins J15-10 J16-25)
    )
    (net "Net-(J15-Pin_6)"
      (pins J15-6 J16-23)
    )
    (net "unconnected-(J16-TC-Pad27)"
      (pins J16-27)
    )
    (net "unconnected-(J16-~{DACK0}-Pad19)"
      (pins J16-19)
    )
    (net "unconnected-(J16-~{DACK2}-Pad26)"
      (pins J16-26)
    )
    (net "unconnected-(J16-IO_READY-Pad41)"
      (pins J16-41)
    )
    (net "unconnected-(J16-DRQ2-Pad6)"
      (pins J16-6)
    )
    (net "unconnected-(J16-ALE-Pad28)"
      (pins J16-28)
    )
    (net "unconnected-(J16-IO-Pad32)"
      (pins J16-32)
    )
    (net "unconnected-(J16-DRQ3-Pad16)"
      (pins J16-16)
    )
    (net "unconnected-(J16-UNUSED-Pad8)"
      (pins J16-8)
    )
    (net "unconnected-(J16-~{DACK1}-Pad17)"
      (pins J16-17)
    )
    (net "unconnected-(J16-~{DACK3}-Pad15)"
      (pins J16-15)
    )
    (net "unconnected-(J16-DRQ1-Pad18)"
      (pins J16-18)
    )
    (net "Net-(J17-Pin_6)"
      (pins J17-6 J18-23)
    )
    (net "Net-(J17-Pin_2)"
      (pins J17-2 J18-21)
    )
    (net "Net-(J17-Pin_4)"
      (pins J17-4 J18-22)
    )
    (net "Net-(J17-Pin_8)"
      (pins J17-8 J18-24)
    )
    (net "Net-(J17-Pin_10)"
      (pins J17-10 J18-25)
    )
    (net "unconnected-(J18-IO-Pad32)"
      (pins J18-32)
    )
    (net "unconnected-(J18-~{DACK1}-Pad17)"
      (pins J18-17)
    )
    (net "unconnected-(J18-IO_READY-Pad41)"
      (pins J18-41)
    )
    (net "unconnected-(J18-~{DACK2}-Pad26)"
      (pins J18-26)
    )
    (net "unconnected-(J18-TC-Pad27)"
      (pins J18-27)
    )
    (net "unconnected-(J18-ALE-Pad28)"
      (pins J18-28)
    )
    (net "unconnected-(J18-UNUSED-Pad8)"
      (pins J18-8)
    )
    (net "unconnected-(J18-DRQ1-Pad18)"
      (pins J18-18)
    )
    (net "unconnected-(J18-DRQ2-Pad6)"
      (pins J18-6)
    )
    (net "unconnected-(J18-~{DACK3}-Pad15)"
      (pins J18-15)
    )
    (net "unconnected-(J18-DRQ3-Pad16)"
      (pins J18-16)
    )
    (net "unconnected-(J18-~{DACK0}-Pad19)"
      (pins J18-19)
    )
    (net "Net-(JP4-A)"
      (pins R13-1 JP4-1)
    )
    (net /IO/VCC_IDE
      (pins JP5-2 P4-20)
    )
    (net "unconnected-(P1-Pad3)"
      (pins P1-3)
    )
    (net "unconnected-(P1-Pad2)"
      (pins P1-2)
    )
    (net "unconnected-(P1-Pad12)"
      (pins P1-12)
    )
    (net "unconnected-(P1-Pad13)"
      (pins P1-13)
    )
    (net "unconnected-(P1-Pad1)"
      (pins P1-1)
    )
    (net "unconnected-(P4-Pin_27-Pad27)"
      (pins P4-27)
    )
    (net "CPU-A1"
      (pins U23-38 U22-1 U9-11 U3-39 U18-9 U21-10 U31-4 U19-4 P4-33)
    )
    (net "CPU-A2"
      (pins U23-1 U22-2 U11-13 U9-10 U3-38 U18-8 U21-11 U31-6 U19-7 P4-36)
    )
    (net "unconnected-(P4-Pin_28-Pad28)"
      (pins P4-28)
    )
    (net "unconnected-(P4-Pin_4-Pad4)"
      (pins P4-4)
    )
    (net "unconnected-(P4-Pin_6-Pad6)"
      (pins P4-6)
    )
    (net "unconnected-(P4-Pin_12-Pad12)"
      (pins P4-12)
    )
    (net "unconnected-(P4-Pin_8-Pad8)"
      (pins P4-8)
    )
    (net "Net-(P4-Pin_1)"
      (pins U4-12 P4-1)
    )
    (net "unconnected-(P4-Pin_14-Pad14)"
      (pins P4-14)
    )
    (net "unconnected-(P4-Pin_31-Pad31)"
      (pins P4-31)
    )
    (net "~{PWE}"
      (pins U7-5 U12-5 U12-13 U23-5 U30-19 U13-4 U13-13 U9-29 P4-23)
    )
    (net "~{CFSEL}"
      (pins U11-21 P4-37)
    )
    (net "unconnected-(P4-Pin_18-Pad18)"
      (pins P4-18)
    )
    (net "unconnected-(P4-Pin_21-Pad21)"
      (pins P4-21)
    )
    (net "unconnected-(P4-Pin_10-Pad10)"
      (pins P4-10)
    )
    (net "unconnected-(P4-Pin_34-Pad34)"
      (pins P4-34)
    )
    (net "unconnected-(P4-Pin_29-Pad29)"
      (pins P4-29)
    )
    (net "unconnected-(P4-Pin_32-Pad32)"
      (pins P4-32)
    )
    (net "Net-(P4-Pin_38)"
      (pins R14-1 P4-38)
    )
    (net "~{DBIN}"
      (pins U12-10 U13-1 U13-10 U9-24 U4-1 U3-17 U18-22 P4-25)
    )
    (net "unconnected-(P4-Pin_16-Pad16)"
      (pins P4-16)
    )
    (net +3V3
      (pins P5-1 P5-2 P5-3)
    )
    (net PWR_ON
      (pins P5-8 U27-5)
    )
    (net PG
      (pins P5-15)
    )
    (net "Net-(P6-Pin_2)"
      (pins R16-2 P6-2 R17-2 SW2-2 SW2-2@1)
    )
    (net "Net-(U5A-~{R})"
      (pins U5-1 U5-13 R2-1 U6-3 U6-10 U6-11)
    )
    (net "~{CPU-WAIT}"
      (pins R8-2 U3-18)
    )
    (net "Net-(U7-READY)"
      (pins U7-4 R10-2)
    )
    (net "Net-(U25-A->B)"
      (pins U1-10 U25-1)
    )
    (net "unconnected-(U1-Pad2)"
      (pins U1-2)
    )
    (net "unconnected-(U1-Pad13)"
      (pins U1-13)
    )
    (net "unconnected-(U1-Pad3)"
      (pins U1-3)
    )
    (net "Net-(U1-Pad11)"
      (pins U12-3 U1-11)
    )
    (net "unconnected-(U1-Pad4)"
      (pins U1-4)
    )
    (net "unconnected-(U1-Pad8)"
      (pins U1-8)
    )
    (net "unconnected-(U1-Pad6)"
      (pins U1-6)
    )
    (net "unconnected-(U1-Pad9)"
      (pins U1-9)
    )
    (net "unconnected-(U1-Pad12)"
      (pins U1-12)
    )
    (net "unconnected-(U1-Pad1)"
      (pins U1-1)
    )
    (net "unconnected-(U1-Pad5)"
      (pins U1-5)
    )
    (net "unconnected-(U2-Pad10)"
      (pins U2-10)
    )
    (net "unconnected-(U2-Pad4)"
      (pins U2-4)
    )
    (net "unconnected-(U2-Pad3)"
      (pins U2-3)
    )
    (net "unconnected-(U2-Pad13)"
      (pins U2-13)
    )
    (net "unconnected-(U2-Pad11)"
      (pins U2-11)
    )
    (net "unconnected-(U2-Pad1)"
      (pins U2-1)
    )
    (net "unconnected-(U2-Pad12)"
      (pins U2-12)
    )
    (net "unconnected-(U2-Pad2)"
      (pins U2-2)
    )
    (net "Net-(U3-~{NMI})"
      (pins U5-5 U3-21)
    )
    (net RA13
      (pins U23-37 U17-6 U3-26 U18-26)
    )
    (net RA15
      (pins U23-2 U30-5 U11-5 U17-2 U17-3 U17-5 U17-7 U17-9 U17-14 U17-16 U17-18 U3-24)
    )
    (net IAQ
      (pins U5-3 U5-11 U3-16 U6-1)
    )
    (net "Net-(U3-READY)"
      (pins U3-23 U6-9)
    )
    (net "~{CPU-INT}"
      (pins U4-4 U3-15)
    )
    (net "CPU-A5"
      (pins U11-2 U9-7 U3-35 U18-5 U21-14 U31-13)
    )
    (net CRUIN
      (pins U3-13 U21-4)
    )
    (net "CPU-A9"
      (pins U17-13 U9-26 U3-30 U18-24 U28-4)
    )
    (net "CPU-A8"
      (pins U17-11 U9-27 U3-32 U18-25 U28-2)
    )
    (net "CPU-A3"
      (pins U23-3 U22-3 U11-11 U9-9 U3-37 U18-7 U21-12 U31-8 U19-8)
    )
    (net "~{WE}"
      (pins U30-2 U15-4 U3-19)
    )
    (net "CPU-A10"
      (pins U17-15 U9-23 U3-29 U18-21 U28-6)
    )
    (net RA12
      (pins U23-35 U17-8 U3-27 U18-2)
    )
    (net RA14
      (pins U23-39 U17-4 U3-25 U18-27)
    )
    (net "CPU-A6"
      (pins U30-7 U11-7 U9-6 U3-34 U18-4 U31-15)
    )
    (net "~{MEMEN}"
      (pins U30-1 U15-6 U11-1 U3-20)
    )
    (net "CPU-A11"
      (pins U17-17 U9-25 U3-28 U18-23 U28-8)
    )
    (net "CPU-A4"
      (pins U11-3 U9-8 U3-36 U18-6 U21-13 U31-11 U19-13)
    )
    (net "CPU-A7"
      (pins U30-6 U11-6 U9-5 U3-33 U18-3 U31-17)
    )
    (net CLK
      (pins U4-9 U3-3 U21-16)
    )
    (net "Net-(U6B-C)"
      (pins U4-8 U6-13)
    )
    (net "Net-(U21-CRUCLK)"
      (pins U4-10 U21-15)
    )
    (net MAPEN
      (pins U22-5 U4-5)
    )
    (net "Net-(U23-R{slash}~{W})"
      (pins U23-6 U4-2)
    )
    (net "~{CRUCLK}"
      (pins U30-9 U15-15 U4-11)
    )
    (net "unconnected-(U5B-~{Q}-Pad8)"
      (pins U5-8)
    )
    (net "Net-(U5A-D)"
      (pins U5-2 U5-9)
    )
    (net "Net-(U5B-D)"
      (pins U5-12 U6-5)
    )
    (net "unconnected-(U5A-~{Q}-Pad6)"
      (pins U5-6)
    )
    (net "Net-(U15-O7)"
      (pins U15-7 U6-15)
    )
    (net "unconnected-(U6A-~{Q}-Pad6)"
      (pins U6-6)
    )
    (net WAIT
      (pins U11-17 U6-12)
    )
    (net "unconnected-(U6B-~{Q}-Pad7)"
      (pins U6-7)
    )
    (net "~{SNDSEL}"
      (pins U7-6 U11-22)
    )
    (net "unconnected-(U7-AIN-Pad9)"
      (pins U7-9)
    )
    (net "CPU-A18"
      (pins U23-17 U9-1 U29-6)
    )
    (net "CPU-A17"
      (pins U23-16 U9-30 U29-4)
    )
    (net "CPU-A12"
      (pins U23-25 U9-4 U28-11)
    )
    (net "CPU-A14"
      (pins U23-27 U9-3 U28-15)
    )
    (net "CPU-A16"
      (pins U23-15 U9-2 U29-2)
    )
    (net "CPU-A13"
      (pins U23-26 U9-28 U28-13)
    )
    (net "~{ONBOARDRAM}"
      (pins U30-22 U9-22)
    )
    (net "CPU-A15"
      (pins U23-24 U9-31 U28-17)
    )
    (net "unconnected-(U10-RD4-Pad28)"
      (pins U10-28)
    )
    (net "unconnected-(U10-RD1-Pad31)"
      (pins U10-31)
    )
    (net "unconnected-(U10-AD3-Pad7)"
      (pins U10-7)
    )
    (net "unconnected-(U10-GROMCLK-Pad37)"
      (pins U10-37)
    )
    (net "unconnected-(U10-RD3-Pad29)"
      (pins U10-29)
    )
    (net "unconnected-(U10-~{INT}-Pad16)"
      (pins U10-16)
    )
    (net "unconnected-(U10-AD5-Pad5)"
      (pins U10-5)
    )
    (net "unconnected-(U10-RD6-Pad26)"
      (pins U10-26)
    )
    (net "unconnected-(U10-RD7-Pad25)"
      (pins U10-25)
    )
    (net "unconnected-(U10-RD5-Pad27)"
      (pins U10-27)
    )
    (net "unconnected-(U10-R{slash}~{W}-Pad11)"
      (pins U10-11)
    )
    (net "unconnected-(U10-EXTVDP-Pad35)"
      (pins U10-35)
    )
    (net "unconnected-(U10-COMVID-Pad36)"
      (pins U10-36)
    )
    (net "unconnected-(U10-XTAL1-Pad39)"
      (pins U10-39)
    )
    (net "unconnected-(U10-RD2-Pad30)"
      (pins U10-30)
    )
    (net "unconnected-(U10-AD2-Pad8)"
      (pins U10-8)
    )
    (net "unconnected-(U10-AD4-Pad6)"
      (pins U10-6)
    )
    (net "unconnected-(U10-~{RAS}-Pad1)"
      (pins U10-1)
    )
    (net "unconnected-(U10-AD1-Pad9)"
      (pins U10-9)
    )
    (net "unconnected-(U10-RD0-Pad32)"
      (pins U10-32)
    )
    (net "unconnected-(U10-AD0-Pad10)"
      (pins U10-10)
    )
    (net "unconnected-(U10-~{CAS}-Pad2)"
      (pins U10-2)
    )
    (net "unconnected-(U10-AD7-Pad3)"
      (pins U10-3)
    )
    (net "unconnected-(U10-AD6-Pad4)"
      (pins U10-4)
    )
    (net "unconnected-(U10-XTAL2-Pad40)"
      (pins U10-40)
    )
    (net "~{ONBOARD_ROM}"
      (pins U11-23 U18-20)
    )
    (net "~{ISFE}"
      (pins U30-4 U11-4 U17-19)
    )
    (net "~{VideoSel}"
      (pins U13-2 U13-5 U11-19)
    )
    (net "~{MAPSEL}"
      (pins U23-4 U11-20)
    )
    (net "unconnected-(U11-I8-Pad9)"
      (pins U11-9)
    )
    (net "~{CPU-IORQ}"
      (pins U12-4 U12-9 U11-15)
    )
    (net "Net-(U16-CAP1A)"
      (pins U16-1 C42-1)
    )
    (net "~{ROMEN}"
      (pins U22-4 U30-8 U11-8)
    )
    (net USER
      (pins U22-6 U30-10 U11-10)
    )
    (net "~{9902SEL}"
      (pins U11-18 U21-17)
    )
    (net IOW
      (pins U12-6 U29-13)
    )
    (net SMEMR
      (pins U12-2 U13-8 U29-15)
    )
    (net IOR
      (pins U12-1 U12-8 U29-11)
    )
    (net SMEMW
      (pins U12-11 U29-17)
    )
    (net "~{CPU-MREQ}"
      (pins U12-12 U30-14 U13-9)
    )
    (net "Net-(U16-CAP1B)"
      (pins U16-2 C42-2)
    )
    (net "Net-(U16-CAP2B)"
      (pins U16-4 C46-2)
    )
    (net "Net-(U16-CAP2A)"
      (pins U16-3 C46-1)
    )
    (net "unconnected-(U15-O4-Pad11)"
      (pins U15-11)
    )
    (net "unconnected-(U15-O6-Pad9)"
      (pins U15-9)
    )
    (net "unconnected-(U15-O3-Pad12)"
      (pins U15-12)
    )
    (net "unconnected-(U15-O5-Pad10)"
      (pins U15-10)
    )
    (net "unconnected-(U15-O1-Pad14)"
      (pins U15-14)
    )
    (net "unconnected-(U18-VPP-Pad1)"
      (pins U18-1)
    )
    (net "unconnected-(U21-DSR-Pad7)"
      (pins U21-7)
    )
    (net "~{FLAGSEL}"
      (pins U22-14 U30-16)
    )
    (net PROTECT
      (pins U23-18 U30-11)
    )
    (net "unconnected-(U23-MO5-Pad19)"
      (pins U23-19)
    )
    (net "unconnected-(U23-MO0-Pad14)"
      (pins U23-14)
    )
    (net "unconnected-(U23-MO7-Pad23)"
      (pins U23-23)
    )
    (net "unconnected-(U23-MO6-Pad22)"
      (pins U23-22)
    )
    (net "unconnected-(U23-NC-Pad28)"
      (pins U23-28)
    )
    (net "unconnected-(U26-Pad10)"
      (pins U26-10)
    )
    (net "Net-(U27A-~{S})"
      (pins U26-6 U27-4)
    )
    (net "Net-(U26-Pad2)"
      (pins U26-2 U26-5)
    )
    (net "unconnected-(U26-Pad8)"
      (pins U26-8)
    )
    (net "Net-(U27A-C)"
      (pins U26-4 U27-3)
    )
    (net "unconnected-(U26-Pad12)"
      (pins U26-12)
    )
    (net "unconnected-(U27B-~{Q}-Pad8)"
      (pins U27-8)
    )
    (net "unconnected-(U27B-D-Pad12)"
      (pins U27-12)
    )
    (net "unconnected-(U27B-C-Pad11)"
      (pins U27-11)
    )
    (net "Net-(U27A-D)"
      (pins U27-2 U27-6)
    )
    (net "unconnected-(U27B-~{R}-Pad13)"
      (pins U27-13)
    )
    (net "unconnected-(U27B-~{S}-Pad10)"
      (pins U27-10)
    )
    (net "unconnected-(U27B-Q-Pad9)"
      (pins U27-9)
    )
    (net "unconnected-(U30-O2-Pad21)"
      (pins U30-21)
    )
    (net "unconnected-(U30-O5-Pad18)"
      (pins U30-18)
    )
    (net "unconnected-(U30-O0-Pad23)"
      (pins U30-23)
    )
    (net "unconnected-(U30-O6-Pad17)"
      (pins U30-17)
    )
    (net "unconnected-(U30-I11-Pad13)"
      (pins U30-13)
    )
    (net "unconnected-(U30-O3-Pad20)"
      (pins U30-20)
    )
    (net "unconnected-(U30-O8-Pad15)"
      (pins U30-15)
    )
    (net "unconnected-(U30-I2-Pad3)"
      (pins U30-3)
    )
    (net "Net-(C47-Pad1)"
      (pins C47-1 C48-1 U24-5)
    )
    (net "Net-(C47-Pad2)"
      (pins C47-2 R15-1)
    )
    (net "Net-(J20-Pin_2)"
      (pins C48-2 C49-2 J20-2)
    )
    (net "Net-(C49-Pad1)"
      (pins C49-1 R19-1)
    )
    (net "Net-(J21-Pin_1)"
      (pins J21-1 C51-2 J24-1)
    )
    (net "Net-(C51-Pad1)"
      (pins C51-1 RV1-2)
    )
    (net "Net-(C53-Pad1)"
      (pins RV2-2 C53-1)
    )
    (net "Net-(J22-Pin_1)"
      (pins J22-1 C53-2)
    )
    (net "Net-(C56-Pad2)"
      (pins C56-2 R24-1)
    )
    (net "Net-(C56-Pad1)"
      (pins U32-5 C57-1 C56-1)
    )
    (net "Net-(J23-Pin_2)"
      (pins C58-2 J23-2 C57-2)
    )
    (net "Net-(C58-Pad1)"
      (pins C58-1 R25-1)
    )
    (net "Net-(J21-Pin_2)"
      (pins J21-2 R21-1)
    )
    (net "Net-(J22-Pin_2)"
      (pins J22-2 R22-1)
    )
    (net SIDCLK
      (pins U16-6 P3-8 P3-9 P3-10 P3-11)
    )
    (net "unconnected-(P3-Pad3)"
      (pins P3-3)
    )
    (net "unconnected-(P3-Pad13)"
      (pins P3-13)
    )
    (net "unconnected-(P3-Pad12)"
      (pins P3-12)
    )
    (net "unconnected-(P3-Pad2)"
      (pins P3-2)
    )
    (net "unconnected-(P3-Pad1)"
      (pins P3-1)
    )
    (net "Net-(R19-Pad2)"
      (pins R19-2 U24-1)
    )
    (net "Net-(U24-+)"
      (pins R20-1 R21-2 U24-3)
    )
    (net "Net-(U32-+)"
      (pins U32-3 R23-1 R22-2)
    )
    (net "Net-(R25-Pad2)"
      (pins U32-1 R25-2)
    )
    (net "Net-(U16-AUDIO_OUT)"
      (pins U16-27 RV1-1)
    )
    (net "~{SIDSEL}"
      (pins U13-12 U11-14)
    )
    (net "Net-(U19-Cp)"
      (pins U20-11 U13-11 U19-11)
    )
    (net "Net-(U16-A2)"
      (pins U16-11 U19-6)
    )
    (net "unconnected-(U16-POT_Y-Pad23)"
      (pins U16-23)
    )
    (net "unconnected-(U16-EXT_IN-Pad26)"
      (pins U16-26)
    )
    (net "Net-(U16-D6)"
      (pins U20-16 U16-21)
    )
    (net "Net-(U16-A0)"
      (pins U16-9 U19-2)
    )
    (net "Net-(U16-D5)"
      (pins U20-15 U16-20)
    )
    (net "Net-(U16-A3)"
      (pins U16-12 U19-9)
    )
    (net "Net-(U16-A1)"
      (pins U16-10 U19-5)
    )
    (net "Net-(U16-D4)"
      (pins U20-12 U16-19)
    )
    (net "Net-(U16-D0)"
      (pins U20-2 U16-15)
    )
    (net "Net-(U16-D7)"
      (pins U20-19 U16-22)
    )
    (net "Net-(U16-D1)"
      (pins U20-5 U16-16)
    )
    (net "Net-(U16-D2)"
      (pins U20-6 U16-17)
    )
    (net "Net-(U16-A4)"
      (pins U16-13 U19-12)
    )
    (net "Net-(U16-D3)"
      (pins U20-9 U16-18)
    )
    (net "unconnected-(U16-POT_X-Pad24)"
      (pins U16-24)
    )
    (net "unconnected-(U19-O6-Pad16)"
      (pins U19-16)
    )
    (net "unconnected-(U19-O5-Pad15)"
      (pins U19-15)
    )
    (net "unconnected-(U19-O7-Pad19)"
      (pins U19-19)
    )
    (net "unconnected-(U24-GAIN-Pad8)"
      (pins U24-8)
    )
    (net "unconnected-(U24-BYPASS-Pad7)"
      (pins U24-7)
    )
    (net "unconnected-(U32-BYPASS-Pad7)"
      (pins U32-7)
    )
    (net "unconnected-(U32-GAIN-Pad8)"
      (pins U32-8)
    )
    (net /IO/KBDCLK
      (pins U33-7 R26-2 J19-5)
    )
    (net "unconnected-(J19-Pad2)"
      (pins J19-2)
    )
    (net /IO/KBDDAT
      (pins U33-6 R27-2 J19-1)
    )
    (net "unconnected-(J19-Pad6)"
      (pins J19-6)
    )
    (net "Net-(JP2-Pin_2)"
      (pins U33-5 JP2-2)
    )
    (net "unconnected-(U11-O7-Pad16)"
      (pins U11-16)
    )
    (net "unconnected-(U33-XTAL1{slash}PB3-Pad2)"
      (pins U33-2)
    )
    (net "unconnected-(U33-XTAL2{slash}PB4-Pad3)"
      (pins U33-3)
    )
    (net "unconnected-(U33-~{RESET}{slash}PB5-Pad1)"
      (pins U33-1)
    )
    (class kicad_default "" +3V3 -5V /IO/KBDCLK /IO/KBDDAT /IO/VCC_IDE 5VSB
      BUSCLK B_A0 B_A1 B_A10 B_A11 B_A12 B_A13 B_A14 B_A15 B_A16 B_A17 B_A18
      B_A19 B_A2 B_A3 B_A4 B_A5 B_A6 B_A7 B_A8 B_A9 B_D0 B_D1 B_D2 B_D3 B_D4
      B_D5 B_D6 B_D7 B_INT B_IOR B_IOW B_SMEMR B_SMEMW CLK "CPU-A0" "CPU-A1"
      "CPU-A10" "CPU-A11" "CPU-A12" "CPU-A13" "CPU-A14" "CPU-A15" "CPU-A16"
      "CPU-A17" "CPU-A18" "CPU-A2" "CPU-A3" "CPU-A4" "CPU-A5" "CPU-A6" "CPU-A7"
      "CPU-A8" "CPU-A9" "CPU-D0" "CPU-D1" "CPU-D2" "CPU-D3" "CPU-D4" "CPU-D5"
      "CPU-D6" "CPU-D7" CRUIN IAQ IOR IOW MAPEN "Net-(C35-Pad2)" "Net-(C47-Pad1)"
      "Net-(C47-Pad2)" "Net-(C49-Pad1)" "Net-(C51-Pad1)" "Net-(C53-Pad1)"
      "Net-(C56-Pad1)" "Net-(C56-Pad2)" "Net-(C58-Pad1)" "Net-(D1-A)" "Net-(D10-A)"
      "Net-(D11-A)" "Net-(D2-A)" "Net-(D2-K)" "Net-(D3-A)" "Net-(D3-K)" "Net-(D5-K)"
      "Net-(D6-A)" "Net-(D8-A)" "Net-(D8-K)" "Net-(D9-A)" "Net-(D9-K)" "Net-(J10-IRQ3)"
      "Net-(J10-IRQ4)" "Net-(J10-IRQ5)" "Net-(J10-IRQ6)" "Net-(J10-IRQ7)"
      "Net-(J11-Pin_10)" "Net-(J11-Pin_2)" "Net-(J11-Pin_4)" "Net-(J11-Pin_6)"
      "Net-(J11-Pin_8)" "Net-(J13-Pin_10)" "Net-(J13-Pin_2)" "Net-(J13-Pin_4)"
      "Net-(J13-Pin_6)" "Net-(J13-Pin_8)" "Net-(J15-Pin_10)" "Net-(J15-Pin_2)"
      "Net-(J15-Pin_4)" "Net-(J15-Pin_6)" "Net-(J15-Pin_8)" "Net-(J17-Pin_10)"
      "Net-(J17-Pin_2)" "Net-(J17-Pin_4)" "Net-(J17-Pin_6)" "Net-(J17-Pin_8)"
      "Net-(J2-Pin_10)" "Net-(J2-Pin_2)" "Net-(J2-Pin_4)" "Net-(J2-Pin_6)"
      "Net-(J2-Pin_8)" "Net-(J20-Pin_2)" "Net-(J21-Pin_1)" "Net-(J21-Pin_2)"
      "Net-(J22-Pin_1)" "Net-(J22-Pin_2)" "Net-(J23-Pin_2)" "Net-(J4-Pin_1)"
      "Net-(J5-Pin_3)" "Net-(JP2-Pin_2)" "Net-(JP4-A)" "Net-(P4-Pin_1)" "Net-(P4-Pin_38)"
      "Net-(P6-Pin_2)" "Net-(R19-Pad2)" "Net-(R25-Pad2)" "Net-(U1-Pad11)"
      "Net-(U15-O7)" "Net-(U16-A0)" "Net-(U16-A1)" "Net-(U16-A2)" "Net-(U16-A3)"
      "Net-(U16-A4)" "Net-(U16-AUDIO_OUT)" "Net-(U16-CAP1A)" "Net-(U16-CAP1B)"
      "Net-(U16-CAP2A)" "Net-(U16-CAP2B)" "Net-(U16-D0)" "Net-(U16-D1)" "Net-(U16-D2)"
      "Net-(U16-D3)" "Net-(U16-D4)" "Net-(U16-D5)" "Net-(U16-D6)" "Net-(U16-D7)"
      "Net-(U19-Cp)" "Net-(U21-CRUCLK)" "Net-(U23-R{slash}~{W})" "Net-(U24-+)"
      "Net-(U25-A->B)" "Net-(U26-Pad2)" "Net-(U27A-C)" "Net-(U27A-D)" "Net-(U27A-~{S})"
      "Net-(U3-READY)" "Net-(U3-XTAL1)" "Net-(U3-XTAL2{slash}CLKIN)" "Net-(U3-~{NMI})"
      "Net-(U32-+)" "Net-(U5A-D)" "Net-(U5A-~{R})" "Net-(U5B-D)" "Net-(U6B-C)"
      "Net-(U7-AOUT)" "Net-(U7-READY)" PG PROTECT PWR_ON RA12 RA13 RA14 RA15
      RX SIDCLK SMEMR SMEMW SNDOUT SOUNDCLOCK TX USER USEROUT1 USEROUT2 USEROUT3
      USEROUT4 USEROUT5 WAIT isa_iq_1 "unconnected-(J1-Pin_10-Pad10)" "unconnected-(J1-Pin_20-Pad20)"
      "unconnected-(J1-Pin_6-Pad6)" "unconnected-(J1-Pin_8-Pad8)" "unconnected-(J10-ALE-Pad28)"
      "unconnected-(J10-DRQ1-Pad18)" "unconnected-(J10-DRQ2-Pad6)" "unconnected-(J10-DRQ3-Pad16)"
      "unconnected-(J10-IO-Pad32)" "unconnected-(J10-IO_READY-Pad41)" "unconnected-(J10-TC-Pad27)"
      "unconnected-(J10-UNUSED-Pad8)" "unconnected-(J10-~{DACK0}-Pad19)" "unconnected-(J10-~{DACK1}-Pad17)"
      "unconnected-(J10-~{DACK2}-Pad26)" "unconnected-(J10-~{DACK3}-Pad15)"
      "unconnected-(J12-ALE-Pad28)" "unconnected-(J12-DRQ1-Pad18)" "unconnected-(J12-DRQ2-Pad6)"
      "unconnected-(J12-DRQ3-Pad16)" "unconnected-(J12-IO-Pad32)" "unconnected-(J12-IO_READY-Pad41)"
      "unconnected-(J12-TC-Pad27)" "unconnected-(J12-UNUSED-Pad8)" "unconnected-(J12-~{DACK0}-Pad19)"
      "unconnected-(J12-~{DACK1}-Pad17)" "unconnected-(J12-~{DACK2}-Pad26)"
      "unconnected-(J12-~{DACK3}-Pad15)" "unconnected-(J14-ALE-Pad28)" "unconnected-(J14-DRQ1-Pad18)"
      "unconnected-(J14-DRQ2-Pad6)" "unconnected-(J14-DRQ3-Pad16)" "unconnected-(J14-IO-Pad32)"
      "unconnected-(J14-IO_READY-Pad41)" "unconnected-(J14-TC-Pad27)" "unconnected-(J14-UNUSED-Pad8)"
      "unconnected-(J14-~{DACK0}-Pad19)" "unconnected-(J14-~{DACK1}-Pad17)"
      "unconnected-(J14-~{DACK2}-Pad26)" "unconnected-(J14-~{DACK3}-Pad15)"
      "unconnected-(J16-ALE-Pad28)" "unconnected-(J16-DRQ1-Pad18)" "unconnected-(J16-DRQ2-Pad6)"
      "unconnected-(J16-DRQ3-Pad16)" "unconnected-(J16-IO-Pad32)" "unconnected-(J16-IO_READY-Pad41)"
      "unconnected-(J16-TC-Pad27)" "unconnected-(J16-UNUSED-Pad8)" "unconnected-(J16-~{DACK0}-Pad19)"
      "unconnected-(J16-~{DACK1}-Pad17)" "unconnected-(J16-~{DACK2}-Pad26)"
      "unconnected-(J16-~{DACK3}-Pad15)" "unconnected-(J18-ALE-Pad28)" "unconnected-(J18-DRQ1-Pad18)"
      "unconnected-(J18-DRQ2-Pad6)" "unconnected-(J18-DRQ3-Pad16)" "unconnected-(J18-IO-Pad32)"
      "unconnected-(J18-IO_READY-Pad41)" "unconnected-(J18-TC-Pad27)" "unconnected-(J18-UNUSED-Pad8)"
      "unconnected-(J18-~{DACK0}-Pad19)" "unconnected-(J18-~{DACK1}-Pad17)"
      "unconnected-(J18-~{DACK2}-Pad26)" "unconnected-(J18-~{DACK3}-Pad15)"
      "unconnected-(J19-Pad2)" "unconnected-(J19-Pad6)" "unconnected-(J3-ALE-Pad28)"
      "unconnected-(J3-DRQ1-Pad18)" "unconnected-(J3-DRQ2-Pad6)" "unconnected-(J3-DRQ3-Pad16)"
      "unconnected-(J3-IO-Pad32)" "unconnected-(J3-IO_READY-Pad41)" "unconnected-(J3-TC-Pad27)"
      "unconnected-(J3-UNUSED-Pad8)" "unconnected-(J3-~{DACK0}-Pad19)" "unconnected-(J3-~{DACK1}-Pad17)"
      "unconnected-(J3-~{DACK2}-Pad26)" "unconnected-(J3-~{DACK3}-Pad15)"
      "unconnected-(P1-Pad1)" "unconnected-(P1-Pad12)" "unconnected-(P1-Pad13)"
      "unconnected-(P1-Pad2)" "unconnected-(P1-Pad3)" "unconnected-(P3-Pad1)"
      "unconnected-(P3-Pad12)" "unconnected-(P3-Pad13)" "unconnected-(P3-Pad2)"
      "unconnected-(P3-Pad3)" "unconnected-(P4-Pin_10-Pad10)" "unconnected-(P4-Pin_12-Pad12)"
      "unconnected-(P4-Pin_14-Pad14)" "unconnected-(P4-Pin_16-Pad16)" "unconnected-(P4-Pin_18-Pad18)"
      "unconnected-(P4-Pin_21-Pad21)" "unconnected-(P4-Pin_27-Pad27)" "unconnected-(P4-Pin_28-Pad28)"
      "unconnected-(P4-Pin_29-Pad29)" "unconnected-(P4-Pin_31-Pad31)" "unconnected-(P4-Pin_32-Pad32)"
      "unconnected-(P4-Pin_34-Pad34)" "unconnected-(P4-Pin_4-Pad4)" "unconnected-(P4-Pin_6-Pad6)"
      "unconnected-(P4-Pin_8-Pad8)" "unconnected-(U1-Pad1)" "unconnected-(U1-Pad12)"
      "unconnected-(U1-Pad13)" "unconnected-(U1-Pad2)" "unconnected-(U1-Pad3)"
      "unconnected-(U1-Pad4)" "unconnected-(U1-Pad5)" "unconnected-(U1-Pad6)"
      "unconnected-(U1-Pad8)" "unconnected-(U1-Pad9)" "unconnected-(U10-AD0-Pad10)"
      "unconnected-(U10-AD1-Pad9)" "unconnected-(U10-AD2-Pad8)" "unconnected-(U10-AD3-Pad7)"
      "unconnected-(U10-AD4-Pad6)" "unconnected-(U10-AD5-Pad5)" "unconnected-(U10-AD6-Pad4)"
      "unconnected-(U10-AD7-Pad3)" "unconnected-(U10-COMVID-Pad36)" "unconnected-(U10-EXTVDP-Pad35)"
      "unconnected-(U10-GROMCLK-Pad37)" "unconnected-(U10-RD0-Pad32)" "unconnected-(U10-RD1-Pad31)"
      "unconnected-(U10-RD2-Pad30)" "unconnected-(U10-RD3-Pad29)" "unconnected-(U10-RD4-Pad28)"
      "unconnected-(U10-RD5-Pad27)" "unconnected-(U10-RD6-Pad26)" "unconnected-(U10-RD7-Pad25)"
      "unconnected-(U10-R{slash}~{W}-Pad11)" "unconnected-(U10-XTAL1-Pad39)"
      "unconnected-(U10-XTAL2-Pad40)" "unconnected-(U10-~{CAS}-Pad2)" "unconnected-(U10-~{INT}-Pad16)"
      "unconnected-(U10-~{RAS}-Pad1)" "unconnected-(U11-I8-Pad9)" "unconnected-(U11-O7-Pad16)"
      "unconnected-(U15-O1-Pad14)" "unconnected-(U15-O3-Pad12)" "unconnected-(U15-O4-Pad11)"
      "unconnected-(U15-O5-Pad10)" "unconnected-(U15-O6-Pad9)" "unconnected-(U16-EXT_IN-Pad26)"
      "unconnected-(U16-POT_X-Pad24)" "unconnected-(U16-POT_Y-Pad23)" "unconnected-(U18-VPP-Pad1)"
      "unconnected-(U19-O5-Pad15)" "unconnected-(U19-O6-Pad16)" "unconnected-(U19-O7-Pad19)"
      "unconnected-(U2-Pad1)" "unconnected-(U2-Pad10)" "unconnected-(U2-Pad11)"
      "unconnected-(U2-Pad12)" "unconnected-(U2-Pad13)" "unconnected-(U2-Pad2)"
      "unconnected-(U2-Pad3)" "unconnected-(U2-Pad4)" "unconnected-(U21-DSR-Pad7)"
      "unconnected-(U23-MO0-Pad14)" "unconnected-(U23-MO5-Pad19)" "unconnected-(U23-MO6-Pad22)"
      "unconnected-(U23-MO7-Pad23)" "unconnected-(U23-NC-Pad28)" "unconnected-(U24-BYPASS-Pad7)"
      "unconnected-(U24-GAIN-Pad8)" "unconnected-(U26-Pad10)" "unconnected-(U26-Pad12)"
      "unconnected-(U26-Pad8)" "unconnected-(U27B-C-Pad11)" "unconnected-(U27B-D-Pad12)"
      "unconnected-(U27B-Q-Pad9)" "unconnected-(U27B-~{Q}-Pad8)" "unconnected-(U27B-~{R}-Pad13)"
      "unconnected-(U27B-~{S}-Pad10)" "unconnected-(U30-I11-Pad13)" "unconnected-(U30-I2-Pad3)"
      "unconnected-(U30-O0-Pad23)" "unconnected-(U30-O2-Pad21)" "unconnected-(U30-O3-Pad20)"
      "unconnected-(U30-O5-Pad18)" "unconnected-(U30-O6-Pad17)" "unconnected-(U30-O8-Pad15)"
      "unconnected-(U32-BYPASS-Pad7)" "unconnected-(U32-GAIN-Pad8)" "unconnected-(U33-XTAL1{slash}PB3-Pad2)"
      "unconnected-(U33-XTAL2{slash}PB4-Pad3)" "unconnected-(U33-~{RESET}{slash}PB5-Pad1)"
      "unconnected-(U5A-~{Q}-Pad6)" "unconnected-(U5B-~{Q}-Pad8)" "unconnected-(U6A-~{Q}-Pad6)"
      "unconnected-(U6B-~{Q}-Pad7)" "unconnected-(U7-AIN-Pad9)" "{slash}AEN"
      "{slash}RESET" "~{9902SEL}" "~{ACTIVE}" "~{CFSEL}" "~{CPU-INT4}" "~{CPU-INT}"
      "~{CPU-IORQ}" "~{CPU-MREQ}" "~{CPU-WAIT}" "~{CRUCLK}" "~{CTS}" "~{DBIN}"
      "~{FLAGSEL}" "~{ISFE}" "~{MAPSEL}" "~{MEMEN}" "~{ONBOARDRAM}" "~{ONBOARD_ROM}"
      "~{PWE}" "~{RES_OUT}" "~{ROMEN}" "~{RTS}" "~{SIDSEL}" "~{SNDSEL}" "~{VideoRead}"
      "~{VideoSel}" "~{VideoWrite}" "~{WE}"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200)
      )
    )
    (class G_PLCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 700)
        (clearance 200)
      )
    )
    (class Power +12V -12V GND VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 1000)
        (clearance 200)
      )
    )
  )
  (wiring
  )
)
