// Seed: 1823351191
module module_0 (
    output wor id_0,
    input supply1 id_1
    , id_4,
    input uwire id_2
);
  wire id_5;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd59,
    parameter id_1 = 32'd66,
    parameter id_9 = 32'd93
) (
    output tri0 _id_0,
    input supply0 _id_1,
    output wand id_2,
    input tri1 id_3,
    input wand id_4,
    input wor id_5,
    output tri id_6
    , id_12,
    output wire id_7,
    input wor id_8,
    input tri _id_9,
    input supply1 id_10
);
  logic [id_0  -  (  id_1  ) : id_9] id_13 = 1'b0;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4
  );
endmodule
