Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec 10 01:39:00 2019
| Host         : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file riscv_top_timing_summary_postroute_physopted.rpt -pb riscv_top_timing_summary_postroute_physopted.pb -rpx riscv_top_timing_summary_postroute_physopted.rpx
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3284 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.119    -1038.985                   1080                13631        0.027        0.000                      0                13631        1.667        0.000                       0                  3292  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
EXCLK                   {0.000 5.000}        10.000          100.000         
  clk_out4_clk_wiz_0    {0.000 2.917}        5.833           171.429         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out4_clk_wiz_0_1  {0.000 2.917}        5.833           171.429         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out4_clk_wiz_0         -2.119    -1038.985                   1080                13568        0.091        0.000                      0                13568        1.667        0.000                       0                  3288  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out4_clk_wiz_0_1       -2.118    -1038.211                   1079                13568        0.091        0.000                      0                13568        1.667        0.000                       0                  3288  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out4_clk_wiz_0_1  clk_out4_clk_wiz_0         -2.119    -1038.985                   1080                13568        0.027        0.000                      0                13568  
clk_out4_clk_wiz_0    clk_out4_clk_wiz_0_1       -2.119    -1038.985                   1080                13568        0.027        0.000                      0                13568  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out4_clk_wiz_0    clk_out4_clk_wiz_0          0.302        0.000                      0                   63        0.850        0.000                      0                   63  
**async_default**     clk_out4_clk_wiz_0_1  clk_out4_clk_wiz_0          0.302        0.000                      0                   63        0.787        0.000                      0                   63  
**async_default**     clk_out4_clk_wiz_0    clk_out4_clk_wiz_0_1        0.302        0.000                      0                   63        0.787        0.000                      0                   63  
**async_default**     clk_out4_clk_wiz_0_1  clk_out4_clk_wiz_0_1        0.302        0.000                      0                   63        0.850        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :         1080  Failing Endpoints,  Worst Slack       -2.119ns,  Total Violation    -1038.985ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.119ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 3.712ns (46.242%)  route 4.315ns (53.758%))
  Logic Levels:           18  (CARRY4=11 LUT4=1 LUT6=6)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 4.388 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          1.736    -2.047    cpu0/id_ex0/clk_out4_repN_alias
    SLICE_X25Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.591 r  cpu0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=38, routed)          0.891    -0.700    cpu0/id_ex0/ex_reg2[0]
    SLICE_X26Y138        LUT4 (Prop_lut4_I1_O)        0.124    -0.576 r  cpu0/id_ex0/_jmp_enable_i_149/O
                         net (fo=1, routed)           0.000    -0.576    cpu0/id_ex0/_jmp_enable_i_149_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.044 r  cpu0/id_ex0/_jmp_enable_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    -0.044    cpu0/id_ex0/_jmp_enable_reg_i_116_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.070 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.070    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.184 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.184    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.298 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.395    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.519 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     2.039    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.163 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.321    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.445 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.619    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.743 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.416    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.540    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.053 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.053    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.170 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.170    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.287 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.287    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.404 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.404    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.521 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.521    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.638 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.638    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.877 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[2]
                         net (fo=1, routed)           0.802     5.680    cpu0/if_id0/id0/jmp_addr1[26]
    SLICE_X29Y135        LUT6 (Prop_lut6_I3_O)        0.301     5.981 r  cpu0/if_id0/ex_jmp_addr[26]_i_1/O
                         net (fo=1, routed)           0.000     5.981    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[26]
    SLICE_X29Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.606     4.388    cpu0/id_ex0/clk_out4
    SLICE_X29Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[26]/C
                         clock pessimism             -0.493     3.895    
                         clock uncertainty           -0.063     3.831    
    SLICE_X29Y135        FDRE (Setup_fdre_C_D)        0.031     3.862    cpu0/id_ex0/ex_jmp_addr_reg[26]
  -------------------------------------------------------------------
                         required time                          3.862    
                         arrival time                          -5.981    
  -------------------------------------------------------------------
                         slack                                 -2.119    

Slack (VIOLATED) :        -2.099ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[11]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 1.200ns (16.657%)  route 6.004ns (83.343%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.930 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.805ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.728    -1.805    cpu0/if_id0/clk_out4
    SLICE_X36Y134        FDRE                                         r  cpu0/if_id0/id_inst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y134        FDRE (Prop_fdre_C_Q)         0.456    -1.349 r  cpu0/if_id0/id_inst_reg[0]/Q
                         net (fo=19, routed)          0.839    -0.509    cpu0/if_id0/id_inst_i[0]
    SLICE_X35Y135        LUT3 (Prop_lut3_I0_O)        0.124    -0.385 f  cpu0/if_id0/ex_aluop[1]_i_3/O
                         net (fo=4, routed)           0.735     0.350    cpu0/if_id0/ex_aluop[1]_i_3_n_0
    SLICE_X37Y139        LUT6 (Prop_lut6_I1_O)        0.124     0.474 f  cpu0/if_id0/ex_reg2[31]_i_26/O
                         net (fo=1, routed)           0.567     1.041    cpu0/if_id0/ex_reg2[31]_i_26_n_0
    SLICE_X39Y139        LUT6 (Prop_lut6_I0_O)        0.124     1.165 f  cpu0/if_id0/ex_reg2[31]_i_12/O
                         net (fo=32, routed)          1.332     2.497    cpu0/if_id0/ex_reg2[31]_i_12_n_0
    SLICE_X50Y140        LUT6 (Prop_lut6_I5_O)        0.124     2.621 r  cpu0/if_id0/ex_reg2[11]_i_4/O
                         net (fo=1, routed)           1.048     3.669    cpu0/id_ex0/reg2_data[6]
    SLICE_X31Y133        LUT4 (Prop_lut4_I2_O)        0.124     3.793 r  cpu0/id_ex0/ex_reg2[11]_i_2/O
                         net (fo=1, routed)           0.796     4.590    cpu0/id_ex0/ex_reg2[11]_i_2_n_0
    SLICE_X28Y133        LUT5 (Prop_lut5_I0_O)        0.124     4.714 r  cpu0/id_ex0/ex_reg2[11]_i_1/O
                         net (fo=2, routed)           0.686     5.400    cpu0/id_ex0/ex_reg2[11]_i_1_n_0
    SLICE_X26Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[11]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          1.610     3.930    cpu0/id_ex0/clk_out4_repN_1_alias
    SLICE_X26Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[11]_replica/C
                         clock pessimism             -0.505     3.425    
                         clock uncertainty           -0.063     3.361    
    SLICE_X26Y139        FDRE (Setup_fdre_C_D)       -0.061     3.300    cpu0/id_ex0/ex_reg2_reg[11]_replica
  -------------------------------------------------------------------
                         required time                          3.300    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                 -2.099    

Slack (VIOLATED) :        -2.076ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/pc_reg0/npc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 3.607ns (45.748%)  route 4.278ns (54.252%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 4.387 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.817ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.716    -1.817    cpu0/pc_reg0/clk_out4
    SLICE_X47Y125        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.361 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=144, routed)         1.559     0.199    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X39Y117        LUT6 (Prop_lut6_I2_O)        0.124     0.323 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_121/O
                         net (fo=1, routed)           0.000     0.323    cpu0/mem_ctrl0/cache0/_inst[31]_i_121_n_0
    SLICE_X39Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     0.540 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_59/O
                         net (fo=1, routed)           0.000     0.540    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_59_n_0
    SLICE_X39Y117        MUXF8 (Prop_muxf8_I1_O)      0.094     0.634 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_28/O
                         net (fo=1, routed)           1.002     1.636    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_28_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I3_O)        0.316     1.952 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     1.952    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.217     2.169 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     2.169    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X41Y127        MUXF8 (Prop_muxf8_I1_O)      0.094     2.263 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=39, routed)          0.680     2.943    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X43Y127        LUT5 (Prop_lut5_I3_O)        0.316     3.259 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=25, routed)          0.221     3.480    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.124     3.604 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.482     4.086    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X39Y129        LUT5 (Prop_lut5_I2_O)        0.124     4.210 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.333     4.543    cpu0/id_ex0/DI[0]
    SLICE_X39Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.050 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.050    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.164    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.278 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.278    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.392 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.392    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.506 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.506    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.620 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.620    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.734 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.734    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.068 r  cpu0/id_ex0/npc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.068    cpu0/pc_reg0/D[30]
    SLICE_X39Y138        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.605     4.387    cpu0/pc_reg0/clk_out4
    SLICE_X39Y138        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/C
                         clock pessimism             -0.394     3.993    
                         clock uncertainty           -0.063     3.930    
    SLICE_X39Y138        FDRE (Setup_fdre_C_D)        0.062     3.992    cpu0/pc_reg0/npc_reg[30]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                 -2.076    

Slack (VIOLATED) :        -2.015ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 1.212ns (16.494%)  route 6.136ns (83.506%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 4.153 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.805ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.728    -1.805    cpu0/if_id0/clk_out4
    SLICE_X36Y134        FDRE                                         r  cpu0/if_id0/id_inst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y134        FDRE (Prop_fdre_C_Q)         0.419    -1.386 r  cpu0/if_id0/id_inst_reg[2]/Q
                         net (fo=23, routed)          1.571     0.186    cpu0/if_id0/id_inst_i[2]
    SLICE_X16Y135        LUT6 (Prop_lut6_I1_O)        0.297     0.483 r  cpu0/if_id0/ex_reg2[27]_i_9/O
                         net (fo=11, routed)          0.959     1.442    cpu0/if_id0/ex_reg2[27]_i_9_n_0
    SLICE_X13Y142        LUT6 (Prop_lut6_I3_O)        0.124     1.566 r  cpu0/if_id0/ex_reg2[27]_i_7/O
                         net (fo=2, routed)           0.604     2.170    cpu0/if_id0/ex_reg2[27]_i_7_n_0
    SLICE_X13Y143        LUT2 (Prop_lut2_I1_O)        0.124     2.294 r  cpu0/if_id0/ex_reg2[27]_i_4/O
                         net (fo=20, routed)          1.078     3.372    cpu0/if_id0/ex_reg2[27]_i_4_n_0
    SLICE_X28Y135        LUT3 (Prop_lut3_I2_O)        0.124     3.496 r  cpu0/if_id0/ex_reg2[21]_i_4/O
                         net (fo=1, routed)           1.167     4.663    cpu0/id_ex0/ex_reg2_reg[21]_2
    SLICE_X18Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.787 r  cpu0/id_ex0/ex_reg2[21]_i_1/O
                         net (fo=1, routed)           0.757     5.544    cpu0/id_ex0/ex_reg2[21]_i_1_n_0
    SLICE_X27Y138        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          1.609     4.153    cpu0/id_ex0/clk_out4_repN_alias
    SLICE_X27Y138        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[21]/C
                         clock pessimism             -0.493     3.660    
                         clock uncertainty           -0.063     3.596    
    SLICE_X27Y138        FDRE (Setup_fdre_C_D)       -0.067     3.529    cpu0/id_ex0/ex_reg2_reg[21]
  -------------------------------------------------------------------
                         required time                          3.529    
                         arrival time                          -5.544    
  -------------------------------------------------------------------
                         slack                                 -2.015    

Slack (VIOLATED) :        -2.006ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 3.918ns (49.478%)  route 4.001ns (50.522%))
  Logic Levels:           19  (CARRY4=12 LUT4=1 LUT6=6)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 4.392 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          1.736    -2.047    cpu0/id_ex0/clk_out4_repN_alias
    SLICE_X25Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.591 r  cpu0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=38, routed)          0.891    -0.700    cpu0/id_ex0/ex_reg2[0]
    SLICE_X26Y138        LUT4 (Prop_lut4_I1_O)        0.124    -0.576 r  cpu0/id_ex0/_jmp_enable_i_149/O
                         net (fo=1, routed)           0.000    -0.576    cpu0/id_ex0/_jmp_enable_i_149_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.044 r  cpu0/id_ex0/_jmp_enable_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    -0.044    cpu0/id_ex0/_jmp_enable_reg_i_116_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.070 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.070    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.184 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.184    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.298 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.395    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.519 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     2.039    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.163 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.321    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.445 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.619    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.743 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.416    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.540    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.053 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.053    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.170 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.170    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.287 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.287    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.404 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.404    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.521 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.521    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.638 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.638    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.755 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.755    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.078 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.488     5.566    cpu0/if_id0/id0/jmp_addr1[29]
    SLICE_X31Y147        LUT6 (Prop_lut6_I3_O)        0.306     5.872 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     5.872    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[29]
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.610     4.392    cpu0/id_ex0/clk_out4
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism             -0.493     3.899    
                         clock uncertainty           -0.063     3.835    
    SLICE_X31Y147        FDRE (Setup_fdre_C_D)        0.031     3.866    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          3.866    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                 -2.006    

Slack (VIOLATED) :        -1.992ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 1.200ns (16.324%)  route 6.151ns (83.676%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 4.154 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.805ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.728    -1.805    cpu0/if_id0/clk_out4
    SLICE_X36Y134        FDRE                                         r  cpu0/if_id0/id_inst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y134        FDRE (Prop_fdre_C_Q)         0.456    -1.349 r  cpu0/if_id0/id_inst_reg[0]/Q
                         net (fo=19, routed)          0.839    -0.509    cpu0/if_id0/id_inst_i[0]
    SLICE_X35Y135        LUT3 (Prop_lut3_I0_O)        0.124    -0.385 f  cpu0/if_id0/ex_aluop[1]_i_3/O
                         net (fo=4, routed)           0.735     0.350    cpu0/if_id0/ex_aluop[1]_i_3_n_0
    SLICE_X37Y139        LUT6 (Prop_lut6_I1_O)        0.124     0.474 f  cpu0/if_id0/ex_reg2[31]_i_26/O
                         net (fo=1, routed)           0.567     1.041    cpu0/if_id0/ex_reg2[31]_i_26_n_0
    SLICE_X39Y139        LUT6 (Prop_lut6_I0_O)        0.124     1.165 f  cpu0/if_id0/ex_reg2[31]_i_12/O
                         net (fo=32, routed)          1.332     2.497    cpu0/if_id0/ex_reg2[31]_i_12_n_0
    SLICE_X50Y140        LUT6 (Prop_lut6_I5_O)        0.124     2.621 r  cpu0/if_id0/ex_reg2[11]_i_4/O
                         net (fo=1, routed)           1.048     3.669    cpu0/id_ex0/reg2_data[6]
    SLICE_X31Y133        LUT4 (Prop_lut4_I2_O)        0.124     3.793 r  cpu0/id_ex0/ex_reg2[11]_i_2/O
                         net (fo=1, routed)           0.796     4.590    cpu0/id_ex0/ex_reg2[11]_i_2_n_0
    SLICE_X28Y133        LUT5 (Prop_lut5_I0_O)        0.124     4.714 r  cpu0/id_ex0/ex_reg2[11]_i_1/O
                         net (fo=2, routed)           0.833     5.547    cpu0/id_ex0/ex_reg2[11]_i_1_n_0
    SLICE_X25Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          1.610     4.154    cpu0/id_ex0/clk_out4_repN_alias
    SLICE_X25Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[11]/C
                         clock pessimism             -0.493     3.661    
                         clock uncertainty           -0.063     3.597    
    SLICE_X25Y139        FDRE (Setup_fdre_C_D)       -0.043     3.554    cpu0/id_ex0/ex_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                          3.554    
                         arrival time                          -5.547    
  -------------------------------------------------------------------
                         slack                                 -1.992    

Slack (VIOLATED) :        -1.990ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_jmp_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[4]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 1.901ns (26.984%)  route 5.144ns (73.016%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 3.931 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.798ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.735    -1.798    cpu0/id_ex0/clk_out4
    SLICE_X32Y141        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.342 r  cpu0/id_ex0/ex_jmp_addr_reg[14]/Q
                         net (fo=3, routed)           1.177    -0.164    cpu0/id_ex0/ex_jmp_addr[14]
    SLICE_X32Y137        LUT6 (Prop_lut6_I0_O)        0.124    -0.040 r  cpu0/id_ex0/_jmp_enable_i_76/O
                         net (fo=1, routed)           0.000    -0.040    cpu0/id_ex0/_jmp_enable_i_76_n_0
    SLICE_X32Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.492 r  cpu0/id_ex0/_jmp_enable_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     0.492    cpu0/id_ex0/_jmp_enable_reg_i_31_n_0
    SLICE_X32Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.720 f  cpu0/id_ex0/_jmp_enable_reg_i_11/CO[2]
                         net (fo=5, routed)           0.972     1.692    cpu0/id_ex0/ex0/jmp_enable1
    SLICE_X27Y133        LUT6 (Prop_lut6_I4_O)        0.313     2.005 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=3, routed)           1.007     3.012    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X26Y134        LUT6 (Prop_lut6_I1_O)        0.124     3.136 f  cpu0/id_ex0/_flush_id_i_1_comp/O
                         net (fo=115, routed)         0.998     4.134    cpu0/id_ex0/ex_ctrlsel_reg[3]_1
    SLICE_X28Y138        LUT6 (Prop_lut6_I5_O)        0.124     4.258 r  cpu0/id_ex0/ex_reg2[4]_i_1/O
                         net (fo=2, routed)           0.989     5.247    cpu0/id_ex0/ex_reg2[4]_i_1_n_0
    SLICE_X24Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          1.611     3.931    cpu0/id_ex0/clk_out4_repN_1_alias
    SLICE_X24Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]_replica/C
                         clock pessimism             -0.505     3.426    
                         clock uncertainty           -0.063     3.362    
    SLICE_X24Y141        FDRE (Setup_fdre_C_D)       -0.105     3.257    cpu0/id_ex0/ex_reg2_reg[4]_replica
  -------------------------------------------------------------------
                         required time                          3.257    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                 -1.990    

Slack (VIOLATED) :        -1.982ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.889ns  (logic 3.684ns (46.699%)  route 4.205ns (53.301%))
  Logic Levels:           17  (CARRY4=10 LUT4=1 LUT6=6)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 4.386 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          1.736    -2.047    cpu0/id_ex0/clk_out4_repN_alias
    SLICE_X25Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.591 r  cpu0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=38, routed)          0.891    -0.700    cpu0/id_ex0/ex_reg2[0]
    SLICE_X26Y138        LUT4 (Prop_lut4_I1_O)        0.124    -0.576 r  cpu0/id_ex0/_jmp_enable_i_149/O
                         net (fo=1, routed)           0.000    -0.576    cpu0/id_ex0/_jmp_enable_i_149_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.044 r  cpu0/id_ex0/_jmp_enable_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    -0.044    cpu0/id_ex0/_jmp_enable_reg_i_116_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.070 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.070    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.184 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.184    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.298 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.395    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.519 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     2.039    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.163 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.321    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.445 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.619    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.743 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.416    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.540    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.053 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.053    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.170 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.170    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.287 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.287    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.404 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.404    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.521 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.521    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.844 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.692     5.536    cpu0/if_id0/id0/jmp_addr1[21]
    SLICE_X31Y136        LUT6 (Prop_lut6_I3_O)        0.306     5.842 r  cpu0/if_id0/ex_jmp_addr[21]_i_1/O
                         net (fo=1, routed)           0.000     5.842    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[21]
    SLICE_X31Y136        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.604     4.386    cpu0/id_ex0/clk_out4
    SLICE_X31Y136        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/C
                         clock pessimism             -0.493     3.893    
                         clock uncertainty           -0.063     3.829    
    SLICE_X31Y136        FDRE (Setup_fdre_C_D)        0.031     3.860    cpu0/id_ex0/ex_jmp_addr_reg[21]
  -------------------------------------------------------------------
                         required time                          3.860    
                         arrival time                          -5.842    
  -------------------------------------------------------------------
                         slack                                 -1.982    

Slack (VIOLATED) :        -1.981ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/pc_reg0/npc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 3.512ns (45.086%)  route 4.278ns (54.914%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 4.387 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.817ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.716    -1.817    cpu0/pc_reg0/clk_out4
    SLICE_X47Y125        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.361 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=144, routed)         1.559     0.199    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X39Y117        LUT6 (Prop_lut6_I2_O)        0.124     0.323 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_121/O
                         net (fo=1, routed)           0.000     0.323    cpu0/mem_ctrl0/cache0/_inst[31]_i_121_n_0
    SLICE_X39Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     0.540 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_59/O
                         net (fo=1, routed)           0.000     0.540    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_59_n_0
    SLICE_X39Y117        MUXF8 (Prop_muxf8_I1_O)      0.094     0.634 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_28/O
                         net (fo=1, routed)           1.002     1.636    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_28_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I3_O)        0.316     1.952 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     1.952    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.217     2.169 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     2.169    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X41Y127        MUXF8 (Prop_muxf8_I1_O)      0.094     2.263 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=39, routed)          0.680     2.943    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X43Y127        LUT5 (Prop_lut5_I3_O)        0.316     3.259 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=25, routed)          0.221     3.480    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.124     3.604 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.482     4.086    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X39Y129        LUT5 (Prop_lut5_I2_O)        0.124     4.210 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.333     4.543    cpu0/id_ex0/DI[0]
    SLICE_X39Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.050 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.050    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.164    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.278 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.278    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.392 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.392    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.506 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.506    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.620 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.620    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.734 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.734    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.973 r  cpu0/id_ex0/npc_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     5.973    cpu0/pc_reg0/D[31]
    SLICE_X39Y138        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.605     4.387    cpu0/pc_reg0/clk_out4
    SLICE_X39Y138        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/C
                         clock pessimism             -0.394     3.993    
                         clock uncertainty           -0.063     3.930    
    SLICE_X39Y138        FDRE (Setup_fdre_C_D)        0.062     3.992    cpu0/pc_reg0/npc_reg[31]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                 -1.981    

Slack (VIOLATED) :        -1.965ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/pc_reg0/npc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.774ns  (logic 3.496ns (44.973%)  route 4.278ns (55.027%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 4.387 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.817ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.716    -1.817    cpu0/pc_reg0/clk_out4
    SLICE_X47Y125        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.361 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=144, routed)         1.559     0.199    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X39Y117        LUT6 (Prop_lut6_I2_O)        0.124     0.323 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_121/O
                         net (fo=1, routed)           0.000     0.323    cpu0/mem_ctrl0/cache0/_inst[31]_i_121_n_0
    SLICE_X39Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     0.540 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_59/O
                         net (fo=1, routed)           0.000     0.540    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_59_n_0
    SLICE_X39Y117        MUXF8 (Prop_muxf8_I1_O)      0.094     0.634 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_28/O
                         net (fo=1, routed)           1.002     1.636    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_28_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I3_O)        0.316     1.952 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     1.952    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.217     2.169 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     2.169    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X41Y127        MUXF8 (Prop_muxf8_I1_O)      0.094     2.263 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=39, routed)          0.680     2.943    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X43Y127        LUT5 (Prop_lut5_I3_O)        0.316     3.259 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=25, routed)          0.221     3.480    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.124     3.604 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.482     4.086    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X39Y129        LUT5 (Prop_lut5_I2_O)        0.124     4.210 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.333     4.543    cpu0/id_ex0/DI[0]
    SLICE_X39Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.050 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.050    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.164    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.278 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.278    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.392 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.392    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.506 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.506    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.620 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.620    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.734 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.734    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.957 r  cpu0/id_ex0/npc_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     5.957    cpu0/pc_reg0/D[29]
    SLICE_X39Y138        FDRE                                         r  cpu0/pc_reg0/npc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.605     4.387    cpu0/pc_reg0/clk_out4
    SLICE_X39Y138        FDRE                                         r  cpu0/pc_reg0/npc_reg[29]/C
                         clock pessimism             -0.394     3.993    
                         clock uncertainty           -0.063     3.930    
    SLICE_X39Y138        FDRE (Setup_fdre_C_D)        0.062     3.992    cpu0/pc_reg0/npc_reg[29]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                 -1.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.110ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.647    -0.358    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.217 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296     0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.921    -0.110    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.212    -0.322    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.012    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.110ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.647    -0.358    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.217 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296     0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.921    -0.110    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB/CLK
                         clock pessimism             -0.212    -0.322    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.012    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.110ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.647    -0.358    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.217 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296     0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.921    -0.110    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC/CLK
                         clock pessimism             -0.212    -0.322    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.012    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.110ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.647    -0.358    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.217 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296     0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.921    -0.110    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD/CLK
                         clock pessimism             -0.212    -0.322    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.012    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 cpu0/if_id0/id_prediction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_prediction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.196%)  route 0.284ns (66.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.120ns
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    -0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.634    -0.371    cpu0/if_id0/clk_out4
    SLICE_X39Y130        FDRE                                         r  cpu0/if_id0/id_prediction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.230 r  cpu0/if_id0/id_prediction_reg[2]/Q
                         net (fo=1, routed)           0.284     0.054    cpu0/id_ex0/id_prediction[2]
    SLICE_X30Y135        FDRE                                         r  cpu0/id_ex0/ex_prediction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.911    -0.120    cpu0/id_ex0/clk_out4
    SLICE_X30Y135        FDRE                                         r  cpu0/id_ex0/ex_prediction_reg[2]/C
                         clock pessimism              0.017    -0.103    
    SLICE_X30Y135        FDRE (Hold_fdre_C_D)         0.063    -0.040    cpu0/id_ex0/ex_prediction_reg[2]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.641    -0.364    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.014    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.914    -0.117    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/CLK
                         clock pessimism             -0.231    -0.348    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.108    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.641    -0.364    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.014    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.914    -0.117    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB/CLK
                         clock pessimism             -0.231    -0.348    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.108    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.641    -0.364    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.014    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.914    -0.117    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC/CLK
                         clock pessimism             -0.231    -0.348    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.108    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.641    -0.364    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.014    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.914    -0.117    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD/CLK
                         clock pessimism             -0.231    -0.348    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.108    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.543%)  route 0.279ns (66.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.641    -0.364    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  hci0/io_in_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.279     0.056    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD1
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.914    -0.117    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/CLK
                         clock pessimism             -0.231    -0.348    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.039    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 2.917 }
Period(ns):         5.833
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y18    ram0/ram_bram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y20    ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y19    ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y21    ram0/ram_bram/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X1Y18    ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y14    ram0/ram_bram/ram_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X1Y19    ram0/ram_bram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y15    ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X2Y16    ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y28    ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3   n/a            160.000       5.833       154.167    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y127   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y127   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y127   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y127   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y128   cpu0/mem_ctrl0/cache1/tag_reg_0_255_5_5/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y128   cpu0/mem_ctrl0/cache1/tag_reg_0_255_5_5/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y127   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y127   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y127   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y127   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X34Y122   cpu0/mem_ctrl0/cache0/entry_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X34Y122   cpu0/mem_ctrl0/cache0/entry_reg_0_255_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X34Y122   cpu0/mem_ctrl0/cache0/entry_reg_0_255_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X34Y122   cpu0/mem_ctrl0/cache0/entry_reg_0_255_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.917       1.667      SLICE_X34Y111   hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.917       1.667      SLICE_X34Y111   hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :         1079  Failing Endpoints,  Worst Slack       -2.118ns,  Total Violation    -1038.211ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.118ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 3.712ns (46.242%)  route 4.315ns (53.758%))
  Logic Levels:           18  (CARRY4=11 LUT4=1 LUT6=6)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 4.388 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          1.736    -2.047    cpu0/id_ex0/clk_out4_repN_alias
    SLICE_X25Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.591 r  cpu0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=38, routed)          0.891    -0.700    cpu0/id_ex0/ex_reg2[0]
    SLICE_X26Y138        LUT4 (Prop_lut4_I1_O)        0.124    -0.576 r  cpu0/id_ex0/_jmp_enable_i_149/O
                         net (fo=1, routed)           0.000    -0.576    cpu0/id_ex0/_jmp_enable_i_149_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.044 r  cpu0/id_ex0/_jmp_enable_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    -0.044    cpu0/id_ex0/_jmp_enable_reg_i_116_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.070 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.070    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.184 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.184    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.298 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.395    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.519 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     2.039    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.163 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.321    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.445 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.619    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.743 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.416    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.540    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.053 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.053    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.170 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.170    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.287 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.287    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.404 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.404    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.521 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.521    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.638 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.638    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.877 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[2]
                         net (fo=1, routed)           0.802     5.680    cpu0/if_id0/id0/jmp_addr1[26]
    SLICE_X29Y135        LUT6 (Prop_lut6_I3_O)        0.301     5.981 r  cpu0/if_id0/ex_jmp_addr[26]_i_1/O
                         net (fo=1, routed)           0.000     5.981    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[26]
    SLICE_X29Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.606     4.388    cpu0/id_ex0/clk_out4
    SLICE_X29Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[26]/C
                         clock pessimism             -0.493     3.895    
                         clock uncertainty           -0.063     3.832    
    SLICE_X29Y135        FDRE (Setup_fdre_C_D)        0.031     3.863    cpu0/id_ex0/ex_jmp_addr_reg[26]
  -------------------------------------------------------------------
                         required time                          3.863    
                         arrival time                          -5.981    
  -------------------------------------------------------------------
                         slack                                 -2.118    

Slack (VIOLATED) :        -2.099ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[11]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 1.200ns (16.657%)  route 6.004ns (83.343%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.930 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.805ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.728    -1.805    cpu0/if_id0/clk_out4
    SLICE_X36Y134        FDRE                                         r  cpu0/if_id0/id_inst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y134        FDRE (Prop_fdre_C_Q)         0.456    -1.349 r  cpu0/if_id0/id_inst_reg[0]/Q
                         net (fo=19, routed)          0.839    -0.509    cpu0/if_id0/id_inst_i[0]
    SLICE_X35Y135        LUT3 (Prop_lut3_I0_O)        0.124    -0.385 f  cpu0/if_id0/ex_aluop[1]_i_3/O
                         net (fo=4, routed)           0.735     0.350    cpu0/if_id0/ex_aluop[1]_i_3_n_0
    SLICE_X37Y139        LUT6 (Prop_lut6_I1_O)        0.124     0.474 f  cpu0/if_id0/ex_reg2[31]_i_26/O
                         net (fo=1, routed)           0.567     1.041    cpu0/if_id0/ex_reg2[31]_i_26_n_0
    SLICE_X39Y139        LUT6 (Prop_lut6_I0_O)        0.124     1.165 f  cpu0/if_id0/ex_reg2[31]_i_12/O
                         net (fo=32, routed)          1.332     2.497    cpu0/if_id0/ex_reg2[31]_i_12_n_0
    SLICE_X50Y140        LUT6 (Prop_lut6_I5_O)        0.124     2.621 r  cpu0/if_id0/ex_reg2[11]_i_4/O
                         net (fo=1, routed)           1.048     3.669    cpu0/id_ex0/reg2_data[6]
    SLICE_X31Y133        LUT4 (Prop_lut4_I2_O)        0.124     3.793 r  cpu0/id_ex0/ex_reg2[11]_i_2/O
                         net (fo=1, routed)           0.796     4.590    cpu0/id_ex0/ex_reg2[11]_i_2_n_0
    SLICE_X28Y133        LUT5 (Prop_lut5_I0_O)        0.124     4.714 r  cpu0/id_ex0/ex_reg2[11]_i_1/O
                         net (fo=2, routed)           0.686     5.400    cpu0/id_ex0/ex_reg2[11]_i_1_n_0
    SLICE_X26Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[11]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          1.610     3.930    cpu0/id_ex0/clk_out4_repN_1_alias
    SLICE_X26Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[11]_replica/C
                         clock pessimism             -0.505     3.425    
                         clock uncertainty           -0.063     3.362    
    SLICE_X26Y139        FDRE (Setup_fdre_C_D)       -0.061     3.301    cpu0/id_ex0/ex_reg2_reg[11]_replica
  -------------------------------------------------------------------
                         required time                          3.301    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                 -2.099    

Slack (VIOLATED) :        -2.076ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/pc_reg0/npc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 3.607ns (45.748%)  route 4.278ns (54.252%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 4.387 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.817ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.716    -1.817    cpu0/pc_reg0/clk_out4
    SLICE_X47Y125        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.361 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=144, routed)         1.559     0.199    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X39Y117        LUT6 (Prop_lut6_I2_O)        0.124     0.323 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_121/O
                         net (fo=1, routed)           0.000     0.323    cpu0/mem_ctrl0/cache0/_inst[31]_i_121_n_0
    SLICE_X39Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     0.540 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_59/O
                         net (fo=1, routed)           0.000     0.540    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_59_n_0
    SLICE_X39Y117        MUXF8 (Prop_muxf8_I1_O)      0.094     0.634 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_28/O
                         net (fo=1, routed)           1.002     1.636    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_28_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I3_O)        0.316     1.952 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     1.952    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.217     2.169 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     2.169    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X41Y127        MUXF8 (Prop_muxf8_I1_O)      0.094     2.263 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=39, routed)          0.680     2.943    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X43Y127        LUT5 (Prop_lut5_I3_O)        0.316     3.259 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=25, routed)          0.221     3.480    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.124     3.604 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.482     4.086    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X39Y129        LUT5 (Prop_lut5_I2_O)        0.124     4.210 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.333     4.543    cpu0/id_ex0/DI[0]
    SLICE_X39Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.050 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.050    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.164    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.278 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.278    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.392 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.392    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.506 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.506    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.620 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.620    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.734 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.734    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.068 r  cpu0/id_ex0/npc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.068    cpu0/pc_reg0/D[30]
    SLICE_X39Y138        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.605     4.387    cpu0/pc_reg0/clk_out4
    SLICE_X39Y138        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/C
                         clock pessimism             -0.394     3.993    
                         clock uncertainty           -0.063     3.930    
    SLICE_X39Y138        FDRE (Setup_fdre_C_D)        0.062     3.992    cpu0/pc_reg0/npc_reg[30]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                 -2.076    

Slack (VIOLATED) :        -2.014ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 1.212ns (16.494%)  route 6.136ns (83.506%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 4.153 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.805ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.728    -1.805    cpu0/if_id0/clk_out4
    SLICE_X36Y134        FDRE                                         r  cpu0/if_id0/id_inst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y134        FDRE (Prop_fdre_C_Q)         0.419    -1.386 r  cpu0/if_id0/id_inst_reg[2]/Q
                         net (fo=23, routed)          1.571     0.186    cpu0/if_id0/id_inst_i[2]
    SLICE_X16Y135        LUT6 (Prop_lut6_I1_O)        0.297     0.483 r  cpu0/if_id0/ex_reg2[27]_i_9/O
                         net (fo=11, routed)          0.959     1.442    cpu0/if_id0/ex_reg2[27]_i_9_n_0
    SLICE_X13Y142        LUT6 (Prop_lut6_I3_O)        0.124     1.566 r  cpu0/if_id0/ex_reg2[27]_i_7/O
                         net (fo=2, routed)           0.604     2.170    cpu0/if_id0/ex_reg2[27]_i_7_n_0
    SLICE_X13Y143        LUT2 (Prop_lut2_I1_O)        0.124     2.294 r  cpu0/if_id0/ex_reg2[27]_i_4/O
                         net (fo=20, routed)          1.078     3.372    cpu0/if_id0/ex_reg2[27]_i_4_n_0
    SLICE_X28Y135        LUT3 (Prop_lut3_I2_O)        0.124     3.496 r  cpu0/if_id0/ex_reg2[21]_i_4/O
                         net (fo=1, routed)           1.167     4.663    cpu0/id_ex0/ex_reg2_reg[21]_2
    SLICE_X18Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.787 r  cpu0/id_ex0/ex_reg2[21]_i_1/O
                         net (fo=1, routed)           0.757     5.544    cpu0/id_ex0/ex_reg2[21]_i_1_n_0
    SLICE_X27Y138        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          1.609     4.153    cpu0/id_ex0/clk_out4_repN_alias
    SLICE_X27Y138        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[21]/C
                         clock pessimism             -0.493     3.660    
                         clock uncertainty           -0.063     3.597    
    SLICE_X27Y138        FDRE (Setup_fdre_C_D)       -0.067     3.530    cpu0/id_ex0/ex_reg2_reg[21]
  -------------------------------------------------------------------
                         required time                          3.530    
                         arrival time                          -5.544    
  -------------------------------------------------------------------
                         slack                                 -2.014    

Slack (VIOLATED) :        -2.005ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 3.918ns (49.478%)  route 4.001ns (50.522%))
  Logic Levels:           19  (CARRY4=12 LUT4=1 LUT6=6)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 4.392 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          1.736    -2.047    cpu0/id_ex0/clk_out4_repN_alias
    SLICE_X25Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.591 r  cpu0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=38, routed)          0.891    -0.700    cpu0/id_ex0/ex_reg2[0]
    SLICE_X26Y138        LUT4 (Prop_lut4_I1_O)        0.124    -0.576 r  cpu0/id_ex0/_jmp_enable_i_149/O
                         net (fo=1, routed)           0.000    -0.576    cpu0/id_ex0/_jmp_enable_i_149_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.044 r  cpu0/id_ex0/_jmp_enable_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    -0.044    cpu0/id_ex0/_jmp_enable_reg_i_116_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.070 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.070    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.184 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.184    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.298 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.395    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.519 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     2.039    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.163 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.321    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.445 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.619    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.743 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.416    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.540    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.053 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.053    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.170 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.170    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.287 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.287    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.404 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.404    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.521 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.521    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.638 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.638    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.755 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.755    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.078 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.488     5.566    cpu0/if_id0/id0/jmp_addr1[29]
    SLICE_X31Y147        LUT6 (Prop_lut6_I3_O)        0.306     5.872 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     5.872    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[29]
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.610     4.392    cpu0/id_ex0/clk_out4
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism             -0.493     3.899    
                         clock uncertainty           -0.063     3.836    
    SLICE_X31Y147        FDRE (Setup_fdre_C_D)        0.031     3.867    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          3.867    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                 -2.005    

Slack (VIOLATED) :        -1.992ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 1.200ns (16.324%)  route 6.151ns (83.676%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 4.154 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.805ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.728    -1.805    cpu0/if_id0/clk_out4
    SLICE_X36Y134        FDRE                                         r  cpu0/if_id0/id_inst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y134        FDRE (Prop_fdre_C_Q)         0.456    -1.349 r  cpu0/if_id0/id_inst_reg[0]/Q
                         net (fo=19, routed)          0.839    -0.509    cpu0/if_id0/id_inst_i[0]
    SLICE_X35Y135        LUT3 (Prop_lut3_I0_O)        0.124    -0.385 f  cpu0/if_id0/ex_aluop[1]_i_3/O
                         net (fo=4, routed)           0.735     0.350    cpu0/if_id0/ex_aluop[1]_i_3_n_0
    SLICE_X37Y139        LUT6 (Prop_lut6_I1_O)        0.124     0.474 f  cpu0/if_id0/ex_reg2[31]_i_26/O
                         net (fo=1, routed)           0.567     1.041    cpu0/if_id0/ex_reg2[31]_i_26_n_0
    SLICE_X39Y139        LUT6 (Prop_lut6_I0_O)        0.124     1.165 f  cpu0/if_id0/ex_reg2[31]_i_12/O
                         net (fo=32, routed)          1.332     2.497    cpu0/if_id0/ex_reg2[31]_i_12_n_0
    SLICE_X50Y140        LUT6 (Prop_lut6_I5_O)        0.124     2.621 r  cpu0/if_id0/ex_reg2[11]_i_4/O
                         net (fo=1, routed)           1.048     3.669    cpu0/id_ex0/reg2_data[6]
    SLICE_X31Y133        LUT4 (Prop_lut4_I2_O)        0.124     3.793 r  cpu0/id_ex0/ex_reg2[11]_i_2/O
                         net (fo=1, routed)           0.796     4.590    cpu0/id_ex0/ex_reg2[11]_i_2_n_0
    SLICE_X28Y133        LUT5 (Prop_lut5_I0_O)        0.124     4.714 r  cpu0/id_ex0/ex_reg2[11]_i_1/O
                         net (fo=2, routed)           0.833     5.547    cpu0/id_ex0/ex_reg2[11]_i_1_n_0
    SLICE_X25Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          1.610     4.154    cpu0/id_ex0/clk_out4_repN_alias
    SLICE_X25Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[11]/C
                         clock pessimism             -0.493     3.661    
                         clock uncertainty           -0.063     3.598    
    SLICE_X25Y139        FDRE (Setup_fdre_C_D)       -0.043     3.555    cpu0/id_ex0/ex_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                          3.555    
                         arrival time                          -5.547    
  -------------------------------------------------------------------
                         slack                                 -1.992    

Slack (VIOLATED) :        -1.989ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_jmp_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[4]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 1.901ns (26.984%)  route 5.144ns (73.016%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 3.931 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.798ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.735    -1.798    cpu0/id_ex0/clk_out4
    SLICE_X32Y141        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.342 r  cpu0/id_ex0/ex_jmp_addr_reg[14]/Q
                         net (fo=3, routed)           1.177    -0.164    cpu0/id_ex0/ex_jmp_addr[14]
    SLICE_X32Y137        LUT6 (Prop_lut6_I0_O)        0.124    -0.040 r  cpu0/id_ex0/_jmp_enable_i_76/O
                         net (fo=1, routed)           0.000    -0.040    cpu0/id_ex0/_jmp_enable_i_76_n_0
    SLICE_X32Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.492 r  cpu0/id_ex0/_jmp_enable_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     0.492    cpu0/id_ex0/_jmp_enable_reg_i_31_n_0
    SLICE_X32Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.720 f  cpu0/id_ex0/_jmp_enable_reg_i_11/CO[2]
                         net (fo=5, routed)           0.972     1.692    cpu0/id_ex0/ex0/jmp_enable1
    SLICE_X27Y133        LUT6 (Prop_lut6_I4_O)        0.313     2.005 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=3, routed)           1.007     3.012    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X26Y134        LUT6 (Prop_lut6_I1_O)        0.124     3.136 f  cpu0/id_ex0/_flush_id_i_1_comp/O
                         net (fo=115, routed)         0.998     4.134    cpu0/id_ex0/ex_ctrlsel_reg[3]_1
    SLICE_X28Y138        LUT6 (Prop_lut6_I5_O)        0.124     4.258 r  cpu0/id_ex0/ex_reg2[4]_i_1/O
                         net (fo=2, routed)           0.989     5.247    cpu0/id_ex0/ex_reg2[4]_i_1_n_0
    SLICE_X24Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          1.611     3.931    cpu0/id_ex0/clk_out4_repN_1_alias
    SLICE_X24Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]_replica/C
                         clock pessimism             -0.505     3.426    
                         clock uncertainty           -0.063     3.363    
    SLICE_X24Y141        FDRE (Setup_fdre_C_D)       -0.105     3.258    cpu0/id_ex0/ex_reg2_reg[4]_replica
  -------------------------------------------------------------------
                         required time                          3.258    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                 -1.989    

Slack (VIOLATED) :        -1.981ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.889ns  (logic 3.684ns (46.699%)  route 4.205ns (53.301%))
  Logic Levels:           17  (CARRY4=10 LUT4=1 LUT6=6)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 4.386 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          1.736    -2.047    cpu0/id_ex0/clk_out4_repN_alias
    SLICE_X25Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.591 r  cpu0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=38, routed)          0.891    -0.700    cpu0/id_ex0/ex_reg2[0]
    SLICE_X26Y138        LUT4 (Prop_lut4_I1_O)        0.124    -0.576 r  cpu0/id_ex0/_jmp_enable_i_149/O
                         net (fo=1, routed)           0.000    -0.576    cpu0/id_ex0/_jmp_enable_i_149_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.044 r  cpu0/id_ex0/_jmp_enable_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    -0.044    cpu0/id_ex0/_jmp_enable_reg_i_116_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.070 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.070    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.184 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.184    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.298 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.395    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.519 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     2.039    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.163 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.321    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.445 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.619    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.743 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.416    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.540    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.053 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.053    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.170 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.170    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.287 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.287    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.404 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.404    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.521 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.521    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.844 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.692     5.536    cpu0/if_id0/id0/jmp_addr1[21]
    SLICE_X31Y136        LUT6 (Prop_lut6_I3_O)        0.306     5.842 r  cpu0/if_id0/ex_jmp_addr[21]_i_1/O
                         net (fo=1, routed)           0.000     5.842    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[21]
    SLICE_X31Y136        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.604     4.386    cpu0/id_ex0/clk_out4
    SLICE_X31Y136        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/C
                         clock pessimism             -0.493     3.893    
                         clock uncertainty           -0.063     3.830    
    SLICE_X31Y136        FDRE (Setup_fdre_C_D)        0.031     3.861    cpu0/id_ex0/ex_jmp_addr_reg[21]
  -------------------------------------------------------------------
                         required time                          3.861    
                         arrival time                          -5.842    
  -------------------------------------------------------------------
                         slack                                 -1.981    

Slack (VIOLATED) :        -1.981ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/pc_reg0/npc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 3.512ns (45.086%)  route 4.278ns (54.914%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 4.387 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.817ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.716    -1.817    cpu0/pc_reg0/clk_out4
    SLICE_X47Y125        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.361 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=144, routed)         1.559     0.199    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X39Y117        LUT6 (Prop_lut6_I2_O)        0.124     0.323 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_121/O
                         net (fo=1, routed)           0.000     0.323    cpu0/mem_ctrl0/cache0/_inst[31]_i_121_n_0
    SLICE_X39Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     0.540 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_59/O
                         net (fo=1, routed)           0.000     0.540    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_59_n_0
    SLICE_X39Y117        MUXF8 (Prop_muxf8_I1_O)      0.094     0.634 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_28/O
                         net (fo=1, routed)           1.002     1.636    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_28_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I3_O)        0.316     1.952 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     1.952    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.217     2.169 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     2.169    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X41Y127        MUXF8 (Prop_muxf8_I1_O)      0.094     2.263 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=39, routed)          0.680     2.943    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X43Y127        LUT5 (Prop_lut5_I3_O)        0.316     3.259 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=25, routed)          0.221     3.480    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.124     3.604 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.482     4.086    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X39Y129        LUT5 (Prop_lut5_I2_O)        0.124     4.210 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.333     4.543    cpu0/id_ex0/DI[0]
    SLICE_X39Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.050 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.050    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.164    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.278 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.278    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.392 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.392    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.506 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.506    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.620 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.620    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.734 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.734    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.973 r  cpu0/id_ex0/npc_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     5.973    cpu0/pc_reg0/D[31]
    SLICE_X39Y138        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.605     4.387    cpu0/pc_reg0/clk_out4
    SLICE_X39Y138        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/C
                         clock pessimism             -0.394     3.993    
                         clock uncertainty           -0.063     3.930    
    SLICE_X39Y138        FDRE (Setup_fdre_C_D)        0.062     3.992    cpu0/pc_reg0/npc_reg[31]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                 -1.981    

Slack (VIOLATED) :        -1.965ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/pc_reg0/npc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.774ns  (logic 3.496ns (44.973%)  route 4.278ns (55.027%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 4.387 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.817ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.716    -1.817    cpu0/pc_reg0/clk_out4
    SLICE_X47Y125        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.361 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=144, routed)         1.559     0.199    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X39Y117        LUT6 (Prop_lut6_I2_O)        0.124     0.323 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_121/O
                         net (fo=1, routed)           0.000     0.323    cpu0/mem_ctrl0/cache0/_inst[31]_i_121_n_0
    SLICE_X39Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     0.540 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_59/O
                         net (fo=1, routed)           0.000     0.540    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_59_n_0
    SLICE_X39Y117        MUXF8 (Prop_muxf8_I1_O)      0.094     0.634 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_28/O
                         net (fo=1, routed)           1.002     1.636    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_28_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I3_O)        0.316     1.952 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     1.952    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.217     2.169 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     2.169    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X41Y127        MUXF8 (Prop_muxf8_I1_O)      0.094     2.263 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=39, routed)          0.680     2.943    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X43Y127        LUT5 (Prop_lut5_I3_O)        0.316     3.259 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=25, routed)          0.221     3.480    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.124     3.604 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.482     4.086    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X39Y129        LUT5 (Prop_lut5_I2_O)        0.124     4.210 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.333     4.543    cpu0/id_ex0/DI[0]
    SLICE_X39Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.050 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.050    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.164    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.278 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.278    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.392 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.392    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.506 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.506    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.620 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.620    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.734 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.734    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.957 r  cpu0/id_ex0/npc_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     5.957    cpu0/pc_reg0/D[29]
    SLICE_X39Y138        FDRE                                         r  cpu0/pc_reg0/npc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.605     4.387    cpu0/pc_reg0/clk_out4
    SLICE_X39Y138        FDRE                                         r  cpu0/pc_reg0/npc_reg[29]/C
                         clock pessimism             -0.394     3.993    
                         clock uncertainty           -0.063     3.930    
    SLICE_X39Y138        FDRE (Setup_fdre_C_D)        0.062     3.992    cpu0/pc_reg0/npc_reg[29]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                 -1.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.110ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.647    -0.358    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.217 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296     0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.921    -0.110    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.212    -0.322    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.012    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.110ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.647    -0.358    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.217 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296     0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.921    -0.110    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB/CLK
                         clock pessimism             -0.212    -0.322    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.012    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.110ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.647    -0.358    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.217 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296     0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.921    -0.110    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC/CLK
                         clock pessimism             -0.212    -0.322    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.012    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.110ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.647    -0.358    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.217 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296     0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.921    -0.110    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD/CLK
                         clock pessimism             -0.212    -0.322    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.012    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 cpu0/if_id0/id_prediction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_prediction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.196%)  route 0.284ns (66.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.120ns
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    -0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.634    -0.371    cpu0/if_id0/clk_out4
    SLICE_X39Y130        FDRE                                         r  cpu0/if_id0/id_prediction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.230 r  cpu0/if_id0/id_prediction_reg[2]/Q
                         net (fo=1, routed)           0.284     0.054    cpu0/id_ex0/id_prediction[2]
    SLICE_X30Y135        FDRE                                         r  cpu0/id_ex0/ex_prediction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.911    -0.120    cpu0/id_ex0/clk_out4
    SLICE_X30Y135        FDRE                                         r  cpu0/id_ex0/ex_prediction_reg[2]/C
                         clock pessimism              0.017    -0.103    
    SLICE_X30Y135        FDRE (Hold_fdre_C_D)         0.063    -0.040    cpu0/id_ex0/ex_prediction_reg[2]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.641    -0.364    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.014    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.914    -0.117    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/CLK
                         clock pessimism             -0.231    -0.348    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.108    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.641    -0.364    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.014    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.914    -0.117    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB/CLK
                         clock pessimism             -0.231    -0.348    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.108    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.641    -0.364    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.014    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.914    -0.117    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC/CLK
                         clock pessimism             -0.231    -0.348    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.108    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.641    -0.364    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.014    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.914    -0.117    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD/CLK
                         clock pessimism             -0.231    -0.348    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.108    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.543%)  route 0.279ns (66.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.641    -0.364    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  hci0/io_in_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.279     0.056    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD1
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.914    -0.117    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/CLK
                         clock pessimism             -0.231    -0.348    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.039    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0_1
Waveform(ns):       { 0.000 2.917 }
Period(ns):         5.833
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y18    ram0/ram_bram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y20    ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y19    ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y21    ram0/ram_bram/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X1Y18    ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y14    ram0/ram_bram/ram_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X1Y19    ram0/ram_bram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y15    ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X2Y16    ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.833       2.941      RAMB36_X0Y28    ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3   n/a            160.000       5.833       154.167    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y127   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y127   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y127   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y127   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X46Y128   cpu0/mem_ctrl0/cache0/entry_reg_0_255_27_27/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y128   cpu0/mem_ctrl0/cache1/tag_reg_0_255_5_5/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y128   cpu0/mem_ctrl0/cache1/tag_reg_0_255_5_5/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y127   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y127   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y127   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X42Y127   cpu0/mem_ctrl0/cache0/entry_reg_0_255_26_26/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X34Y122   cpu0/mem_ctrl0/cache0/entry_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X34Y122   cpu0/mem_ctrl0/cache0/entry_reg_0_255_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X34Y122   cpu0/mem_ctrl0/cache0/entry_reg_0_255_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.917       1.667      SLICE_X34Y122   cpu0/mem_ctrl0/cache0/entry_reg_0_255_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.917       1.667      SLICE_X34Y111   hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.917       1.667      SLICE_X34Y111   hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0

Setup :         1080  Failing Endpoints,  Worst Slack       -2.119ns,  Total Violation    -1038.985ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.119ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 3.712ns (46.242%)  route 4.315ns (53.758%))
  Logic Levels:           18  (CARRY4=11 LUT4=1 LUT6=6)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 4.388 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          1.736    -2.047    cpu0/id_ex0/clk_out4_repN_alias
    SLICE_X25Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.591 r  cpu0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=38, routed)          0.891    -0.700    cpu0/id_ex0/ex_reg2[0]
    SLICE_X26Y138        LUT4 (Prop_lut4_I1_O)        0.124    -0.576 r  cpu0/id_ex0/_jmp_enable_i_149/O
                         net (fo=1, routed)           0.000    -0.576    cpu0/id_ex0/_jmp_enable_i_149_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.044 r  cpu0/id_ex0/_jmp_enable_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    -0.044    cpu0/id_ex0/_jmp_enable_reg_i_116_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.070 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.070    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.184 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.184    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.298 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.395    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.519 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     2.039    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.163 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.321    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.445 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.619    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.743 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.416    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.540    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.053 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.053    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.170 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.170    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.287 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.287    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.404 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.404    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.521 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.521    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.638 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.638    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.877 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[2]
                         net (fo=1, routed)           0.802     5.680    cpu0/if_id0/id0/jmp_addr1[26]
    SLICE_X29Y135        LUT6 (Prop_lut6_I3_O)        0.301     5.981 r  cpu0/if_id0/ex_jmp_addr[26]_i_1/O
                         net (fo=1, routed)           0.000     5.981    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[26]
    SLICE_X29Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.606     4.388    cpu0/id_ex0/clk_out4
    SLICE_X29Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[26]/C
                         clock pessimism             -0.493     3.895    
                         clock uncertainty           -0.063     3.831    
    SLICE_X29Y135        FDRE (Setup_fdre_C_D)        0.031     3.862    cpu0/id_ex0/ex_jmp_addr_reg[26]
  -------------------------------------------------------------------
                         required time                          3.862    
                         arrival time                          -5.981    
  -------------------------------------------------------------------
                         slack                                 -2.119    

Slack (VIOLATED) :        -2.099ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[11]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 1.200ns (16.657%)  route 6.004ns (83.343%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.930 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.805ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.728    -1.805    cpu0/if_id0/clk_out4
    SLICE_X36Y134        FDRE                                         r  cpu0/if_id0/id_inst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y134        FDRE (Prop_fdre_C_Q)         0.456    -1.349 r  cpu0/if_id0/id_inst_reg[0]/Q
                         net (fo=19, routed)          0.839    -0.509    cpu0/if_id0/id_inst_i[0]
    SLICE_X35Y135        LUT3 (Prop_lut3_I0_O)        0.124    -0.385 f  cpu0/if_id0/ex_aluop[1]_i_3/O
                         net (fo=4, routed)           0.735     0.350    cpu0/if_id0/ex_aluop[1]_i_3_n_0
    SLICE_X37Y139        LUT6 (Prop_lut6_I1_O)        0.124     0.474 f  cpu0/if_id0/ex_reg2[31]_i_26/O
                         net (fo=1, routed)           0.567     1.041    cpu0/if_id0/ex_reg2[31]_i_26_n_0
    SLICE_X39Y139        LUT6 (Prop_lut6_I0_O)        0.124     1.165 f  cpu0/if_id0/ex_reg2[31]_i_12/O
                         net (fo=32, routed)          1.332     2.497    cpu0/if_id0/ex_reg2[31]_i_12_n_0
    SLICE_X50Y140        LUT6 (Prop_lut6_I5_O)        0.124     2.621 r  cpu0/if_id0/ex_reg2[11]_i_4/O
                         net (fo=1, routed)           1.048     3.669    cpu0/id_ex0/reg2_data[6]
    SLICE_X31Y133        LUT4 (Prop_lut4_I2_O)        0.124     3.793 r  cpu0/id_ex0/ex_reg2[11]_i_2/O
                         net (fo=1, routed)           0.796     4.590    cpu0/id_ex0/ex_reg2[11]_i_2_n_0
    SLICE_X28Y133        LUT5 (Prop_lut5_I0_O)        0.124     4.714 r  cpu0/id_ex0/ex_reg2[11]_i_1/O
                         net (fo=2, routed)           0.686     5.400    cpu0/id_ex0/ex_reg2[11]_i_1_n_0
    SLICE_X26Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[11]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          1.610     3.930    cpu0/id_ex0/clk_out4_repN_1_alias
    SLICE_X26Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[11]_replica/C
                         clock pessimism             -0.505     3.425    
                         clock uncertainty           -0.063     3.361    
    SLICE_X26Y139        FDRE (Setup_fdre_C_D)       -0.061     3.300    cpu0/id_ex0/ex_reg2_reg[11]_replica
  -------------------------------------------------------------------
                         required time                          3.300    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                 -2.099    

Slack (VIOLATED) :        -2.076ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/pc_reg0/npc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 3.607ns (45.748%)  route 4.278ns (54.252%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 4.387 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.817ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.716    -1.817    cpu0/pc_reg0/clk_out4
    SLICE_X47Y125        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.361 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=144, routed)         1.559     0.199    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X39Y117        LUT6 (Prop_lut6_I2_O)        0.124     0.323 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_121/O
                         net (fo=1, routed)           0.000     0.323    cpu0/mem_ctrl0/cache0/_inst[31]_i_121_n_0
    SLICE_X39Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     0.540 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_59/O
                         net (fo=1, routed)           0.000     0.540    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_59_n_0
    SLICE_X39Y117        MUXF8 (Prop_muxf8_I1_O)      0.094     0.634 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_28/O
                         net (fo=1, routed)           1.002     1.636    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_28_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I3_O)        0.316     1.952 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     1.952    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.217     2.169 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     2.169    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X41Y127        MUXF8 (Prop_muxf8_I1_O)      0.094     2.263 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=39, routed)          0.680     2.943    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X43Y127        LUT5 (Prop_lut5_I3_O)        0.316     3.259 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=25, routed)          0.221     3.480    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.124     3.604 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.482     4.086    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X39Y129        LUT5 (Prop_lut5_I2_O)        0.124     4.210 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.333     4.543    cpu0/id_ex0/DI[0]
    SLICE_X39Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.050 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.050    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.164    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.278 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.278    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.392 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.392    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.506 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.506    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.620 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.620    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.734 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.734    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.068 r  cpu0/id_ex0/npc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.068    cpu0/pc_reg0/D[30]
    SLICE_X39Y138        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.605     4.387    cpu0/pc_reg0/clk_out4
    SLICE_X39Y138        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/C
                         clock pessimism             -0.394     3.993    
                         clock uncertainty           -0.063     3.930    
    SLICE_X39Y138        FDRE (Setup_fdre_C_D)        0.062     3.992    cpu0/pc_reg0/npc_reg[30]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                 -2.076    

Slack (VIOLATED) :        -2.015ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 1.212ns (16.494%)  route 6.136ns (83.506%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 4.153 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.805ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.728    -1.805    cpu0/if_id0/clk_out4
    SLICE_X36Y134        FDRE                                         r  cpu0/if_id0/id_inst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y134        FDRE (Prop_fdre_C_Q)         0.419    -1.386 r  cpu0/if_id0/id_inst_reg[2]/Q
                         net (fo=23, routed)          1.571     0.186    cpu0/if_id0/id_inst_i[2]
    SLICE_X16Y135        LUT6 (Prop_lut6_I1_O)        0.297     0.483 r  cpu0/if_id0/ex_reg2[27]_i_9/O
                         net (fo=11, routed)          0.959     1.442    cpu0/if_id0/ex_reg2[27]_i_9_n_0
    SLICE_X13Y142        LUT6 (Prop_lut6_I3_O)        0.124     1.566 r  cpu0/if_id0/ex_reg2[27]_i_7/O
                         net (fo=2, routed)           0.604     2.170    cpu0/if_id0/ex_reg2[27]_i_7_n_0
    SLICE_X13Y143        LUT2 (Prop_lut2_I1_O)        0.124     2.294 r  cpu0/if_id0/ex_reg2[27]_i_4/O
                         net (fo=20, routed)          1.078     3.372    cpu0/if_id0/ex_reg2[27]_i_4_n_0
    SLICE_X28Y135        LUT3 (Prop_lut3_I2_O)        0.124     3.496 r  cpu0/if_id0/ex_reg2[21]_i_4/O
                         net (fo=1, routed)           1.167     4.663    cpu0/id_ex0/ex_reg2_reg[21]_2
    SLICE_X18Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.787 r  cpu0/id_ex0/ex_reg2[21]_i_1/O
                         net (fo=1, routed)           0.757     5.544    cpu0/id_ex0/ex_reg2[21]_i_1_n_0
    SLICE_X27Y138        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          1.609     4.153    cpu0/id_ex0/clk_out4_repN_alias
    SLICE_X27Y138        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[21]/C
                         clock pessimism             -0.493     3.660    
                         clock uncertainty           -0.063     3.596    
    SLICE_X27Y138        FDRE (Setup_fdre_C_D)       -0.067     3.529    cpu0/id_ex0/ex_reg2_reg[21]
  -------------------------------------------------------------------
                         required time                          3.529    
                         arrival time                          -5.544    
  -------------------------------------------------------------------
                         slack                                 -2.015    

Slack (VIOLATED) :        -2.006ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 3.918ns (49.478%)  route 4.001ns (50.522%))
  Logic Levels:           19  (CARRY4=12 LUT4=1 LUT6=6)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 4.392 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          1.736    -2.047    cpu0/id_ex0/clk_out4_repN_alias
    SLICE_X25Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.591 r  cpu0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=38, routed)          0.891    -0.700    cpu0/id_ex0/ex_reg2[0]
    SLICE_X26Y138        LUT4 (Prop_lut4_I1_O)        0.124    -0.576 r  cpu0/id_ex0/_jmp_enable_i_149/O
                         net (fo=1, routed)           0.000    -0.576    cpu0/id_ex0/_jmp_enable_i_149_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.044 r  cpu0/id_ex0/_jmp_enable_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    -0.044    cpu0/id_ex0/_jmp_enable_reg_i_116_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.070 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.070    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.184 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.184    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.298 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.395    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.519 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     2.039    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.163 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.321    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.445 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.619    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.743 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.416    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.540    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.053 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.053    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.170 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.170    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.287 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.287    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.404 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.404    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.521 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.521    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.638 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.638    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.755 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.755    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.078 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.488     5.566    cpu0/if_id0/id0/jmp_addr1[29]
    SLICE_X31Y147        LUT6 (Prop_lut6_I3_O)        0.306     5.872 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     5.872    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[29]
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.610     4.392    cpu0/id_ex0/clk_out4
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism             -0.493     3.899    
                         clock uncertainty           -0.063     3.835    
    SLICE_X31Y147        FDRE (Setup_fdre_C_D)        0.031     3.866    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          3.866    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                 -2.006    

Slack (VIOLATED) :        -1.992ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 1.200ns (16.324%)  route 6.151ns (83.676%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 4.154 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.805ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.728    -1.805    cpu0/if_id0/clk_out4
    SLICE_X36Y134        FDRE                                         r  cpu0/if_id0/id_inst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y134        FDRE (Prop_fdre_C_Q)         0.456    -1.349 r  cpu0/if_id0/id_inst_reg[0]/Q
                         net (fo=19, routed)          0.839    -0.509    cpu0/if_id0/id_inst_i[0]
    SLICE_X35Y135        LUT3 (Prop_lut3_I0_O)        0.124    -0.385 f  cpu0/if_id0/ex_aluop[1]_i_3/O
                         net (fo=4, routed)           0.735     0.350    cpu0/if_id0/ex_aluop[1]_i_3_n_0
    SLICE_X37Y139        LUT6 (Prop_lut6_I1_O)        0.124     0.474 f  cpu0/if_id0/ex_reg2[31]_i_26/O
                         net (fo=1, routed)           0.567     1.041    cpu0/if_id0/ex_reg2[31]_i_26_n_0
    SLICE_X39Y139        LUT6 (Prop_lut6_I0_O)        0.124     1.165 f  cpu0/if_id0/ex_reg2[31]_i_12/O
                         net (fo=32, routed)          1.332     2.497    cpu0/if_id0/ex_reg2[31]_i_12_n_0
    SLICE_X50Y140        LUT6 (Prop_lut6_I5_O)        0.124     2.621 r  cpu0/if_id0/ex_reg2[11]_i_4/O
                         net (fo=1, routed)           1.048     3.669    cpu0/id_ex0/reg2_data[6]
    SLICE_X31Y133        LUT4 (Prop_lut4_I2_O)        0.124     3.793 r  cpu0/id_ex0/ex_reg2[11]_i_2/O
                         net (fo=1, routed)           0.796     4.590    cpu0/id_ex0/ex_reg2[11]_i_2_n_0
    SLICE_X28Y133        LUT5 (Prop_lut5_I0_O)        0.124     4.714 r  cpu0/id_ex0/ex_reg2[11]_i_1/O
                         net (fo=2, routed)           0.833     5.547    cpu0/id_ex0/ex_reg2[11]_i_1_n_0
    SLICE_X25Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          1.610     4.154    cpu0/id_ex0/clk_out4_repN_alias
    SLICE_X25Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[11]/C
                         clock pessimism             -0.493     3.661    
                         clock uncertainty           -0.063     3.597    
    SLICE_X25Y139        FDRE (Setup_fdre_C_D)       -0.043     3.554    cpu0/id_ex0/ex_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                          3.554    
                         arrival time                          -5.547    
  -------------------------------------------------------------------
                         slack                                 -1.992    

Slack (VIOLATED) :        -1.990ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_jmp_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[4]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 1.901ns (26.984%)  route 5.144ns (73.016%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 3.931 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.798ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.735    -1.798    cpu0/id_ex0/clk_out4
    SLICE_X32Y141        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.342 r  cpu0/id_ex0/ex_jmp_addr_reg[14]/Q
                         net (fo=3, routed)           1.177    -0.164    cpu0/id_ex0/ex_jmp_addr[14]
    SLICE_X32Y137        LUT6 (Prop_lut6_I0_O)        0.124    -0.040 r  cpu0/id_ex0/_jmp_enable_i_76/O
                         net (fo=1, routed)           0.000    -0.040    cpu0/id_ex0/_jmp_enable_i_76_n_0
    SLICE_X32Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.492 r  cpu0/id_ex0/_jmp_enable_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     0.492    cpu0/id_ex0/_jmp_enable_reg_i_31_n_0
    SLICE_X32Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.720 f  cpu0/id_ex0/_jmp_enable_reg_i_11/CO[2]
                         net (fo=5, routed)           0.972     1.692    cpu0/id_ex0/ex0/jmp_enable1
    SLICE_X27Y133        LUT6 (Prop_lut6_I4_O)        0.313     2.005 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=3, routed)           1.007     3.012    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X26Y134        LUT6 (Prop_lut6_I1_O)        0.124     3.136 f  cpu0/id_ex0/_flush_id_i_1_comp/O
                         net (fo=115, routed)         0.998     4.134    cpu0/id_ex0/ex_ctrlsel_reg[3]_1
    SLICE_X28Y138        LUT6 (Prop_lut6_I5_O)        0.124     4.258 r  cpu0/id_ex0/ex_reg2[4]_i_1/O
                         net (fo=2, routed)           0.989     5.247    cpu0/id_ex0/ex_reg2[4]_i_1_n_0
    SLICE_X24Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          1.611     3.931    cpu0/id_ex0/clk_out4_repN_1_alias
    SLICE_X24Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]_replica/C
                         clock pessimism             -0.505     3.426    
                         clock uncertainty           -0.063     3.362    
    SLICE_X24Y141        FDRE (Setup_fdre_C_D)       -0.105     3.257    cpu0/id_ex0/ex_reg2_reg[4]_replica
  -------------------------------------------------------------------
                         required time                          3.257    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                 -1.990    

Slack (VIOLATED) :        -1.982ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.889ns  (logic 3.684ns (46.699%)  route 4.205ns (53.301%))
  Logic Levels:           17  (CARRY4=10 LUT4=1 LUT6=6)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 4.386 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          1.736    -2.047    cpu0/id_ex0/clk_out4_repN_alias
    SLICE_X25Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.591 r  cpu0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=38, routed)          0.891    -0.700    cpu0/id_ex0/ex_reg2[0]
    SLICE_X26Y138        LUT4 (Prop_lut4_I1_O)        0.124    -0.576 r  cpu0/id_ex0/_jmp_enable_i_149/O
                         net (fo=1, routed)           0.000    -0.576    cpu0/id_ex0/_jmp_enable_i_149_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.044 r  cpu0/id_ex0/_jmp_enable_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    -0.044    cpu0/id_ex0/_jmp_enable_reg_i_116_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.070 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.070    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.184 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.184    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.298 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.395    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.519 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     2.039    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.163 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.321    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.445 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.619    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.743 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.416    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.540    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.053 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.053    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.170 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.170    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.287 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.287    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.404 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.404    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.521 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.521    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.844 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.692     5.536    cpu0/if_id0/id0/jmp_addr1[21]
    SLICE_X31Y136        LUT6 (Prop_lut6_I3_O)        0.306     5.842 r  cpu0/if_id0/ex_jmp_addr[21]_i_1/O
                         net (fo=1, routed)           0.000     5.842    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[21]
    SLICE_X31Y136        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.604     4.386    cpu0/id_ex0/clk_out4
    SLICE_X31Y136        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/C
                         clock pessimism             -0.493     3.893    
                         clock uncertainty           -0.063     3.829    
    SLICE_X31Y136        FDRE (Setup_fdre_C_D)        0.031     3.860    cpu0/id_ex0/ex_jmp_addr_reg[21]
  -------------------------------------------------------------------
                         required time                          3.860    
                         arrival time                          -5.842    
  -------------------------------------------------------------------
                         slack                                 -1.982    

Slack (VIOLATED) :        -1.981ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/pc_reg0/npc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 3.512ns (45.086%)  route 4.278ns (54.914%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 4.387 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.817ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.716    -1.817    cpu0/pc_reg0/clk_out4
    SLICE_X47Y125        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.361 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=144, routed)         1.559     0.199    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X39Y117        LUT6 (Prop_lut6_I2_O)        0.124     0.323 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_121/O
                         net (fo=1, routed)           0.000     0.323    cpu0/mem_ctrl0/cache0/_inst[31]_i_121_n_0
    SLICE_X39Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     0.540 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_59/O
                         net (fo=1, routed)           0.000     0.540    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_59_n_0
    SLICE_X39Y117        MUXF8 (Prop_muxf8_I1_O)      0.094     0.634 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_28/O
                         net (fo=1, routed)           1.002     1.636    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_28_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I3_O)        0.316     1.952 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     1.952    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.217     2.169 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     2.169    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X41Y127        MUXF8 (Prop_muxf8_I1_O)      0.094     2.263 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=39, routed)          0.680     2.943    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X43Y127        LUT5 (Prop_lut5_I3_O)        0.316     3.259 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=25, routed)          0.221     3.480    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.124     3.604 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.482     4.086    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X39Y129        LUT5 (Prop_lut5_I2_O)        0.124     4.210 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.333     4.543    cpu0/id_ex0/DI[0]
    SLICE_X39Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.050 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.050    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.164    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.278 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.278    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.392 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.392    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.506 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.506    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.620 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.620    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.734 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.734    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.973 r  cpu0/id_ex0/npc_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     5.973    cpu0/pc_reg0/D[31]
    SLICE_X39Y138        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.605     4.387    cpu0/pc_reg0/clk_out4
    SLICE_X39Y138        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/C
                         clock pessimism             -0.394     3.993    
                         clock uncertainty           -0.063     3.930    
    SLICE_X39Y138        FDRE (Setup_fdre_C_D)        0.062     3.992    cpu0/pc_reg0/npc_reg[31]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                 -1.981    

Slack (VIOLATED) :        -1.965ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/pc_reg0/npc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.774ns  (logic 3.496ns (44.973%)  route 4.278ns (55.027%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 4.387 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.817ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.716    -1.817    cpu0/pc_reg0/clk_out4
    SLICE_X47Y125        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.361 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=144, routed)         1.559     0.199    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X39Y117        LUT6 (Prop_lut6_I2_O)        0.124     0.323 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_121/O
                         net (fo=1, routed)           0.000     0.323    cpu0/mem_ctrl0/cache0/_inst[31]_i_121_n_0
    SLICE_X39Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     0.540 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_59/O
                         net (fo=1, routed)           0.000     0.540    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_59_n_0
    SLICE_X39Y117        MUXF8 (Prop_muxf8_I1_O)      0.094     0.634 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_28/O
                         net (fo=1, routed)           1.002     1.636    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_28_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I3_O)        0.316     1.952 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     1.952    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.217     2.169 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     2.169    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X41Y127        MUXF8 (Prop_muxf8_I1_O)      0.094     2.263 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=39, routed)          0.680     2.943    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X43Y127        LUT5 (Prop_lut5_I3_O)        0.316     3.259 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=25, routed)          0.221     3.480    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.124     3.604 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.482     4.086    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X39Y129        LUT5 (Prop_lut5_I2_O)        0.124     4.210 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.333     4.543    cpu0/id_ex0/DI[0]
    SLICE_X39Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.050 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.050    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.164    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.278 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.278    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.392 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.392    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.506 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.506    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.620 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.620    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.734 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.734    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.957 r  cpu0/id_ex0/npc_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     5.957    cpu0/pc_reg0/D[29]
    SLICE_X39Y138        FDRE                                         r  cpu0/pc_reg0/npc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.605     4.387    cpu0/pc_reg0/clk_out4
    SLICE_X39Y138        FDRE                                         r  cpu0/pc_reg0/npc_reg[29]/C
                         clock pessimism             -0.394     3.993    
                         clock uncertainty           -0.063     3.930    
    SLICE_X39Y138        FDRE (Setup_fdre_C_D)        0.062     3.992    cpu0/pc_reg0/npc_reg[29]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                 -1.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.110ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.647    -0.358    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.217 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296     0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.921    -0.110    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.212    -0.322    
                         clock uncertainty            0.063    -0.259    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.051    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.110ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.647    -0.358    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.217 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296     0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.921    -0.110    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB/CLK
                         clock pessimism             -0.212    -0.322    
                         clock uncertainty            0.063    -0.259    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.051    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.110ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.647    -0.358    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.217 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296     0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.921    -0.110    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC/CLK
                         clock pessimism             -0.212    -0.322    
                         clock uncertainty            0.063    -0.259    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.051    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.110ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.647    -0.358    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.217 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296     0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.921    -0.110    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD/CLK
                         clock pessimism             -0.212    -0.322    
                         clock uncertainty            0.063    -0.259    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.051    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cpu0/if_id0/id_prediction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_prediction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.196%)  route 0.284ns (66.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.120ns
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.634    -0.371    cpu0/if_id0/clk_out4
    SLICE_X39Y130        FDRE                                         r  cpu0/if_id0/id_prediction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.230 r  cpu0/if_id0/id_prediction_reg[2]/Q
                         net (fo=1, routed)           0.284     0.054    cpu0/id_ex0/id_prediction[2]
    SLICE_X30Y135        FDRE                                         r  cpu0/id_ex0/ex_prediction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.911    -0.120    cpu0/id_ex0/clk_out4
    SLICE_X30Y135        FDRE                                         r  cpu0/id_ex0/ex_prediction_reg[2]/C
                         clock pessimism              0.017    -0.103    
                         clock uncertainty            0.063    -0.040    
    SLICE_X30Y135        FDRE (Hold_fdre_C_D)         0.063     0.023    cpu0/id_ex0/ex_prediction_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.641    -0.364    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.014    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.914    -0.117    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/CLK
                         clock pessimism             -0.231    -0.348    
                         clock uncertainty            0.063    -0.285    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.045    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.641    -0.364    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.014    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.914    -0.117    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB/CLK
                         clock pessimism             -0.231    -0.348    
                         clock uncertainty            0.063    -0.285    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.045    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.641    -0.364    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.014    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.914    -0.117    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC/CLK
                         clock pessimism             -0.231    -0.348    
                         clock uncertainty            0.063    -0.285    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.045    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.641    -0.364    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.014    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.914    -0.117    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD/CLK
                         clock pessimism             -0.231    -0.348    
                         clock uncertainty            0.063    -0.285    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.045    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.543%)  route 0.279ns (66.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.641    -0.364    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  hci0/io_in_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.279     0.056    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD1
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.914    -0.117    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/CLK
                         clock pessimism             -0.231    -0.348    
                         clock uncertainty            0.063    -0.285    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     0.024    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.032    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0_1

Setup :         1080  Failing Endpoints,  Worst Slack       -2.119ns,  Total Violation    -1038.985ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.119ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 3.712ns (46.242%)  route 4.315ns (53.758%))
  Logic Levels:           18  (CARRY4=11 LUT4=1 LUT6=6)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 4.388 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          1.736    -2.047    cpu0/id_ex0/clk_out4_repN_alias
    SLICE_X25Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.591 r  cpu0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=38, routed)          0.891    -0.700    cpu0/id_ex0/ex_reg2[0]
    SLICE_X26Y138        LUT4 (Prop_lut4_I1_O)        0.124    -0.576 r  cpu0/id_ex0/_jmp_enable_i_149/O
                         net (fo=1, routed)           0.000    -0.576    cpu0/id_ex0/_jmp_enable_i_149_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.044 r  cpu0/id_ex0/_jmp_enable_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    -0.044    cpu0/id_ex0/_jmp_enable_reg_i_116_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.070 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.070    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.184 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.184    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.298 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.395    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.519 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     2.039    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.163 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.321    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.445 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.619    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.743 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.416    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.540    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.053 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.053    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.170 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.170    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.287 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.287    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.404 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.404    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.521 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.521    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.638 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.638    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.877 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[2]
                         net (fo=1, routed)           0.802     5.680    cpu0/if_id0/id0/jmp_addr1[26]
    SLICE_X29Y135        LUT6 (Prop_lut6_I3_O)        0.301     5.981 r  cpu0/if_id0/ex_jmp_addr[26]_i_1/O
                         net (fo=1, routed)           0.000     5.981    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[26]
    SLICE_X29Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.606     4.388    cpu0/id_ex0/clk_out4
    SLICE_X29Y135        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[26]/C
                         clock pessimism             -0.493     3.895    
                         clock uncertainty           -0.063     3.831    
    SLICE_X29Y135        FDRE (Setup_fdre_C_D)        0.031     3.862    cpu0/id_ex0/ex_jmp_addr_reg[26]
  -------------------------------------------------------------------
                         required time                          3.862    
                         arrival time                          -5.981    
  -------------------------------------------------------------------
                         slack                                 -2.119    

Slack (VIOLATED) :        -2.099ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[11]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 1.200ns (16.657%)  route 6.004ns (83.343%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 3.930 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.805ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.728    -1.805    cpu0/if_id0/clk_out4
    SLICE_X36Y134        FDRE                                         r  cpu0/if_id0/id_inst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y134        FDRE (Prop_fdre_C_Q)         0.456    -1.349 r  cpu0/if_id0/id_inst_reg[0]/Q
                         net (fo=19, routed)          0.839    -0.509    cpu0/if_id0/id_inst_i[0]
    SLICE_X35Y135        LUT3 (Prop_lut3_I0_O)        0.124    -0.385 f  cpu0/if_id0/ex_aluop[1]_i_3/O
                         net (fo=4, routed)           0.735     0.350    cpu0/if_id0/ex_aluop[1]_i_3_n_0
    SLICE_X37Y139        LUT6 (Prop_lut6_I1_O)        0.124     0.474 f  cpu0/if_id0/ex_reg2[31]_i_26/O
                         net (fo=1, routed)           0.567     1.041    cpu0/if_id0/ex_reg2[31]_i_26_n_0
    SLICE_X39Y139        LUT6 (Prop_lut6_I0_O)        0.124     1.165 f  cpu0/if_id0/ex_reg2[31]_i_12/O
                         net (fo=32, routed)          1.332     2.497    cpu0/if_id0/ex_reg2[31]_i_12_n_0
    SLICE_X50Y140        LUT6 (Prop_lut6_I5_O)        0.124     2.621 r  cpu0/if_id0/ex_reg2[11]_i_4/O
                         net (fo=1, routed)           1.048     3.669    cpu0/id_ex0/reg2_data[6]
    SLICE_X31Y133        LUT4 (Prop_lut4_I2_O)        0.124     3.793 r  cpu0/id_ex0/ex_reg2[11]_i_2/O
                         net (fo=1, routed)           0.796     4.590    cpu0/id_ex0/ex_reg2[11]_i_2_n_0
    SLICE_X28Y133        LUT5 (Prop_lut5_I0_O)        0.124     4.714 r  cpu0/id_ex0/ex_reg2[11]_i_1/O
                         net (fo=2, routed)           0.686     5.400    cpu0/id_ex0/ex_reg2[11]_i_1_n_0
    SLICE_X26Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[11]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          1.610     3.930    cpu0/id_ex0/clk_out4_repN_1_alias
    SLICE_X26Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[11]_replica/C
                         clock pessimism             -0.505     3.425    
                         clock uncertainty           -0.063     3.361    
    SLICE_X26Y139        FDRE (Setup_fdre_C_D)       -0.061     3.300    cpu0/id_ex0/ex_reg2_reg[11]_replica
  -------------------------------------------------------------------
                         required time                          3.300    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                 -2.099    

Slack (VIOLATED) :        -2.076ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/pc_reg0/npc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 3.607ns (45.748%)  route 4.278ns (54.252%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 4.387 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.817ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.716    -1.817    cpu0/pc_reg0/clk_out4
    SLICE_X47Y125        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.361 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=144, routed)         1.559     0.199    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X39Y117        LUT6 (Prop_lut6_I2_O)        0.124     0.323 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_121/O
                         net (fo=1, routed)           0.000     0.323    cpu0/mem_ctrl0/cache0/_inst[31]_i_121_n_0
    SLICE_X39Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     0.540 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_59/O
                         net (fo=1, routed)           0.000     0.540    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_59_n_0
    SLICE_X39Y117        MUXF8 (Prop_muxf8_I1_O)      0.094     0.634 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_28/O
                         net (fo=1, routed)           1.002     1.636    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_28_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I3_O)        0.316     1.952 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     1.952    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.217     2.169 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     2.169    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X41Y127        MUXF8 (Prop_muxf8_I1_O)      0.094     2.263 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=39, routed)          0.680     2.943    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X43Y127        LUT5 (Prop_lut5_I3_O)        0.316     3.259 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=25, routed)          0.221     3.480    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.124     3.604 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.482     4.086    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X39Y129        LUT5 (Prop_lut5_I2_O)        0.124     4.210 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.333     4.543    cpu0/id_ex0/DI[0]
    SLICE_X39Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.050 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.050    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.164    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.278 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.278    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.392 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.392    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.506 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.506    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.620 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.620    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.734 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.734    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.068 r  cpu0/id_ex0/npc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.068    cpu0/pc_reg0/D[30]
    SLICE_X39Y138        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.605     4.387    cpu0/pc_reg0/clk_out4
    SLICE_X39Y138        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/C
                         clock pessimism             -0.394     3.993    
                         clock uncertainty           -0.063     3.930    
    SLICE_X39Y138        FDRE (Setup_fdre_C_D)        0.062     3.992    cpu0/pc_reg0/npc_reg[30]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                 -2.076    

Slack (VIOLATED) :        -2.015ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 1.212ns (16.494%)  route 6.136ns (83.506%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 4.153 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.805ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.728    -1.805    cpu0/if_id0/clk_out4
    SLICE_X36Y134        FDRE                                         r  cpu0/if_id0/id_inst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y134        FDRE (Prop_fdre_C_Q)         0.419    -1.386 r  cpu0/if_id0/id_inst_reg[2]/Q
                         net (fo=23, routed)          1.571     0.186    cpu0/if_id0/id_inst_i[2]
    SLICE_X16Y135        LUT6 (Prop_lut6_I1_O)        0.297     0.483 r  cpu0/if_id0/ex_reg2[27]_i_9/O
                         net (fo=11, routed)          0.959     1.442    cpu0/if_id0/ex_reg2[27]_i_9_n_0
    SLICE_X13Y142        LUT6 (Prop_lut6_I3_O)        0.124     1.566 r  cpu0/if_id0/ex_reg2[27]_i_7/O
                         net (fo=2, routed)           0.604     2.170    cpu0/if_id0/ex_reg2[27]_i_7_n_0
    SLICE_X13Y143        LUT2 (Prop_lut2_I1_O)        0.124     2.294 r  cpu0/if_id0/ex_reg2[27]_i_4/O
                         net (fo=20, routed)          1.078     3.372    cpu0/if_id0/ex_reg2[27]_i_4_n_0
    SLICE_X28Y135        LUT3 (Prop_lut3_I2_O)        0.124     3.496 r  cpu0/if_id0/ex_reg2[21]_i_4/O
                         net (fo=1, routed)           1.167     4.663    cpu0/id_ex0/ex_reg2_reg[21]_2
    SLICE_X18Y136        LUT6 (Prop_lut6_I4_O)        0.124     4.787 r  cpu0/id_ex0/ex_reg2[21]_i_1/O
                         net (fo=1, routed)           0.757     5.544    cpu0/id_ex0/ex_reg2[21]_i_1_n_0
    SLICE_X27Y138        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          1.609     4.153    cpu0/id_ex0/clk_out4_repN_alias
    SLICE_X27Y138        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[21]/C
                         clock pessimism             -0.493     3.660    
                         clock uncertainty           -0.063     3.596    
    SLICE_X27Y138        FDRE (Setup_fdre_C_D)       -0.067     3.529    cpu0/id_ex0/ex_reg2_reg[21]
  -------------------------------------------------------------------
                         required time                          3.529    
                         arrival time                          -5.544    
  -------------------------------------------------------------------
                         slack                                 -2.015    

Slack (VIOLATED) :        -2.006ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 3.918ns (49.478%)  route 4.001ns (50.522%))
  Logic Levels:           19  (CARRY4=12 LUT4=1 LUT6=6)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 4.392 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          1.736    -2.047    cpu0/id_ex0/clk_out4_repN_alias
    SLICE_X25Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.591 r  cpu0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=38, routed)          0.891    -0.700    cpu0/id_ex0/ex_reg2[0]
    SLICE_X26Y138        LUT4 (Prop_lut4_I1_O)        0.124    -0.576 r  cpu0/id_ex0/_jmp_enable_i_149/O
                         net (fo=1, routed)           0.000    -0.576    cpu0/id_ex0/_jmp_enable_i_149_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.044 r  cpu0/id_ex0/_jmp_enable_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    -0.044    cpu0/id_ex0/_jmp_enable_reg_i_116_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.070 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.070    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.184 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.184    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.298 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.395    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.519 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     2.039    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.163 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.321    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.445 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.619    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.743 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.416    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.540    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.053 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.053    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.170 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.170    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.287 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.287    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.404 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.404    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.521 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.521    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.638 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.638    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X30Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.755 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.755    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X30Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.078 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.488     5.566    cpu0/if_id0/id0/jmp_addr1[29]
    SLICE_X31Y147        LUT6 (Prop_lut6_I3_O)        0.306     5.872 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     5.872    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[29]
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.610     4.392    cpu0/id_ex0/clk_out4
    SLICE_X31Y147        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism             -0.493     3.899    
                         clock uncertainty           -0.063     3.835    
    SLICE_X31Y147        FDRE (Setup_fdre_C_D)        0.031     3.866    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          3.866    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                 -2.006    

Slack (VIOLATED) :        -1.992ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 1.200ns (16.324%)  route 6.151ns (83.676%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 4.154 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.805ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.728    -1.805    cpu0/if_id0/clk_out4
    SLICE_X36Y134        FDRE                                         r  cpu0/if_id0/id_inst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y134        FDRE (Prop_fdre_C_Q)         0.456    -1.349 r  cpu0/if_id0/id_inst_reg[0]/Q
                         net (fo=19, routed)          0.839    -0.509    cpu0/if_id0/id_inst_i[0]
    SLICE_X35Y135        LUT3 (Prop_lut3_I0_O)        0.124    -0.385 f  cpu0/if_id0/ex_aluop[1]_i_3/O
                         net (fo=4, routed)           0.735     0.350    cpu0/if_id0/ex_aluop[1]_i_3_n_0
    SLICE_X37Y139        LUT6 (Prop_lut6_I1_O)        0.124     0.474 f  cpu0/if_id0/ex_reg2[31]_i_26/O
                         net (fo=1, routed)           0.567     1.041    cpu0/if_id0/ex_reg2[31]_i_26_n_0
    SLICE_X39Y139        LUT6 (Prop_lut6_I0_O)        0.124     1.165 f  cpu0/if_id0/ex_reg2[31]_i_12/O
                         net (fo=32, routed)          1.332     2.497    cpu0/if_id0/ex_reg2[31]_i_12_n_0
    SLICE_X50Y140        LUT6 (Prop_lut6_I5_O)        0.124     2.621 r  cpu0/if_id0/ex_reg2[11]_i_4/O
                         net (fo=1, routed)           1.048     3.669    cpu0/id_ex0/reg2_data[6]
    SLICE_X31Y133        LUT4 (Prop_lut4_I2_O)        0.124     3.793 r  cpu0/id_ex0/ex_reg2[11]_i_2/O
                         net (fo=1, routed)           0.796     4.590    cpu0/id_ex0/ex_reg2[11]_i_2_n_0
    SLICE_X28Y133        LUT5 (Prop_lut5_I0_O)        0.124     4.714 r  cpu0/id_ex0/ex_reg2[11]_i_1/O
                         net (fo=2, routed)           0.833     5.547    cpu0/id_ex0/ex_reg2[11]_i_1_n_0
    SLICE_X25Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          1.610     4.154    cpu0/id_ex0/clk_out4_repN_alias
    SLICE_X25Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[11]/C
                         clock pessimism             -0.493     3.661    
                         clock uncertainty           -0.063     3.597    
    SLICE_X25Y139        FDRE (Setup_fdre_C_D)       -0.043     3.554    cpu0/id_ex0/ex_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                          3.554    
                         arrival time                          -5.547    
  -------------------------------------------------------------------
                         slack                                 -1.992    

Slack (VIOLATED) :        -1.990ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_jmp_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[4]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 1.901ns (26.984%)  route 5.144ns (73.016%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 3.931 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.798ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.735    -1.798    cpu0/id_ex0/clk_out4
    SLICE_X32Y141        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y141        FDRE (Prop_fdre_C_Q)         0.456    -1.342 r  cpu0/id_ex0/ex_jmp_addr_reg[14]/Q
                         net (fo=3, routed)           1.177    -0.164    cpu0/id_ex0/ex_jmp_addr[14]
    SLICE_X32Y137        LUT6 (Prop_lut6_I0_O)        0.124    -0.040 r  cpu0/id_ex0/_jmp_enable_i_76/O
                         net (fo=1, routed)           0.000    -0.040    cpu0/id_ex0/_jmp_enable_i_76_n_0
    SLICE_X32Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.492 r  cpu0/id_ex0/_jmp_enable_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     0.492    cpu0/id_ex0/_jmp_enable_reg_i_31_n_0
    SLICE_X32Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.720 f  cpu0/id_ex0/_jmp_enable_reg_i_11/CO[2]
                         net (fo=5, routed)           0.972     1.692    cpu0/id_ex0/ex0/jmp_enable1
    SLICE_X27Y133        LUT6 (Prop_lut6_I4_O)        0.313     2.005 r  cpu0/id_ex0/_flush_if_i_4/O
                         net (fo=3, routed)           1.007     3.012    cpu0/id_ex0/_flush_if_i_4_n_0
    SLICE_X26Y134        LUT6 (Prop_lut6_I1_O)        0.124     3.136 f  cpu0/id_ex0/_flush_id_i_1_comp/O
                         net (fo=115, routed)         0.998     4.134    cpu0/id_ex0/ex_ctrlsel_reg[3]_1
    SLICE_X28Y138        LUT6 (Prop_lut6_I5_O)        0.124     4.258 r  cpu0/id_ex0/ex_reg2[4]_i_1/O
                         net (fo=2, routed)           0.989     5.247    cpu0/id_ex0/ex_reg2[4]_i_1_n_0
    SLICE_X24Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          1.611     3.931    cpu0/id_ex0/clk_out4_repN_1_alias
    SLICE_X24Y141        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]_replica/C
                         clock pessimism             -0.505     3.426    
                         clock uncertainty           -0.063     3.362    
    SLICE_X24Y141        FDRE (Setup_fdre_C_D)       -0.105     3.257    cpu0/id_ex0/ex_reg2_reg[4]_replica
  -------------------------------------------------------------------
                         required time                          3.257    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                 -1.990    

Slack (VIOLATED) :        -1.982ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.889ns  (logic 3.684ns (46.699%)  route 4.205ns (53.301%))
  Logic Levels:           17  (CARRY4=10 LUT4=1 LUT6=6)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 4.386 - 5.833 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          1.736    -2.047    cpu0/id_ex0/clk_out4_repN_alias
    SLICE_X25Y139        FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.591 r  cpu0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=38, routed)          0.891    -0.700    cpu0/id_ex0/ex_reg2[0]
    SLICE_X26Y138        LUT4 (Prop_lut4_I1_O)        0.124    -0.576 r  cpu0/id_ex0/_jmp_enable_i_149/O
                         net (fo=1, routed)           0.000    -0.576    cpu0/id_ex0/_jmp_enable_i_149_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.044 r  cpu0/id_ex0/_jmp_enable_reg_i_116/CO[3]
                         net (fo=1, routed)           0.000    -0.044    cpu0/id_ex0/_jmp_enable_reg_i_116_n_0
    SLICE_X26Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.070 r  cpu0/id_ex0/_jmp_enable_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.070    cpu0/id_ex0/_jmp_enable_reg_i_77_n_0
    SLICE_X26Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.184 r  cpu0/id_ex0/_jmp_enable_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     0.184    cpu0/id_ex0/_jmp_enable_reg_i_35_n_0
    SLICE_X26Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.298 r  cpu0/id_ex0/_jmp_enable_reg_i_12/CO[3]
                         net (fo=7, routed)           1.097     1.395    cpu0/id_ex0/ex0/p_2_in
    SLICE_X24Y136        LUT6 (Prop_lut6_I0_O)        0.124     1.519 f  cpu0/id_ex0/i_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.520     2.039    cpu0/id_ex0/i_9/O_n
    SLICE_X22Y136        LUT6 (Prop_lut6_I1_O)        0.124     2.163 f  cpu0/id_ex0/i_6_LOPT_REMAP_3/O
                         net (fo=1, routed)           0.158     2.321    cpu0/id_ex0/i_6/O_n_3
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.445 f  cpu0/id_ex0/i_0_LOPT_REMAP_5/O
                         net (fo=2, routed)           0.174     2.619    cpu0/id_ex0/mem_rd_data[0]_i_2_n_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I0_O)        0.124     2.743 r  cpu0/id_ex0/mem_rd_data[0]_i_1/O
                         net (fo=4, routed)           0.673     3.416    cpu0/if_id0/ex_reg1_reg[31][0]
    SLICE_X30Y138        LUT6 (Prop_lut6_I1_O)        0.124     3.540 r  cpu0/if_id0/ex_jmp_addr[3]_i_11/O
                         net (fo=1, routed)           0.000     3.540    cpu0/if_id0/ex_jmp_addr[3]_i_11_n_0
    SLICE_X30Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.053 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.053    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X30Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.170 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.170    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X30Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.287 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.287    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X30Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.404 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.404    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.521 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.521    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.844 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.692     5.536    cpu0/if_id0/id0/jmp_addr1[21]
    SLICE_X31Y136        LUT6 (Prop_lut6_I3_O)        0.306     5.842 r  cpu0/if_id0/ex_jmp_addr[21]_i_1/O
                         net (fo=1, routed)           0.000     5.842    cpu0/id_ex0/ex_jmp_addr_reg[31]_2[21]
    SLICE_X31Y136        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.604     4.386    cpu0/id_ex0/clk_out4
    SLICE_X31Y136        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/C
                         clock pessimism             -0.493     3.893    
                         clock uncertainty           -0.063     3.829    
    SLICE_X31Y136        FDRE (Setup_fdre_C_D)        0.031     3.860    cpu0/id_ex0/ex_jmp_addr_reg[21]
  -------------------------------------------------------------------
                         required time                          3.860    
                         arrival time                          -5.842    
  -------------------------------------------------------------------
                         slack                                 -1.982    

Slack (VIOLATED) :        -1.981ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/pc_reg0/npc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 3.512ns (45.086%)  route 4.278ns (54.914%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 4.387 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.817ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.716    -1.817    cpu0/pc_reg0/clk_out4
    SLICE_X47Y125        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.361 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=144, routed)         1.559     0.199    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X39Y117        LUT6 (Prop_lut6_I2_O)        0.124     0.323 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_121/O
                         net (fo=1, routed)           0.000     0.323    cpu0/mem_ctrl0/cache0/_inst[31]_i_121_n_0
    SLICE_X39Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     0.540 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_59/O
                         net (fo=1, routed)           0.000     0.540    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_59_n_0
    SLICE_X39Y117        MUXF8 (Prop_muxf8_I1_O)      0.094     0.634 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_28/O
                         net (fo=1, routed)           1.002     1.636    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_28_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I3_O)        0.316     1.952 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     1.952    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.217     2.169 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     2.169    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X41Y127        MUXF8 (Prop_muxf8_I1_O)      0.094     2.263 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=39, routed)          0.680     2.943    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X43Y127        LUT5 (Prop_lut5_I3_O)        0.316     3.259 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=25, routed)          0.221     3.480    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.124     3.604 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.482     4.086    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X39Y129        LUT5 (Prop_lut5_I2_O)        0.124     4.210 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.333     4.543    cpu0/id_ex0/DI[0]
    SLICE_X39Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.050 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.050    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.164    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.278 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.278    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.392 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.392    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.506 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.506    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.620 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.620    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.734 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.734    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.973 r  cpu0/id_ex0/npc_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     5.973    cpu0/pc_reg0/D[31]
    SLICE_X39Y138        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.605     4.387    cpu0/pc_reg0/clk_out4
    SLICE_X39Y138        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/C
                         clock pessimism             -0.394     3.993    
                         clock uncertainty           -0.063     3.930    
    SLICE_X39Y138        FDRE (Setup_fdre_C_D)        0.062     3.992    cpu0/pc_reg0/npc_reg[31]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                 -1.981    

Slack (VIOLATED) :        -1.965ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/pc_reg0/npc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.774ns  (logic 3.496ns (44.973%)  route 4.278ns (55.027%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 4.387 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.817ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.716    -1.817    cpu0/pc_reg0/clk_out4
    SLICE_X47Y125        FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.361 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=144, routed)         1.559     0.199    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[1]
    SLICE_X39Y117        LUT6 (Prop_lut6_I2_O)        0.124     0.323 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_121/O
                         net (fo=1, routed)           0.000     0.323    cpu0/mem_ctrl0/cache0/_inst[31]_i_121_n_0
    SLICE_X39Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     0.540 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_59/O
                         net (fo=1, routed)           0.000     0.540    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_59_n_0
    SLICE_X39Y117        MUXF8 (Prop_muxf8_I1_O)      0.094     0.634 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_28/O
                         net (fo=1, routed)           1.002     1.636    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_28_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I3_O)        0.316     1.952 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     1.952    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.217     2.169 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     2.169    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X41Y127        MUXF8 (Prop_muxf8_I1_O)      0.094     2.263 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=39, routed)          0.680     2.943    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X43Y127        LUT5 (Prop_lut5_I3_O)        0.316     3.259 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=25, routed)          0.221     3.480    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.124     3.604 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.482     4.086    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X39Y129        LUT5 (Prop_lut5_I2_O)        0.124     4.210 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.333     4.543    cpu0/id_ex0/DI[0]
    SLICE_X39Y131        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.050 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.050    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.164    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.278 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.278    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X39Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.392 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.392    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X39Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.506 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.506    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X39Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.620 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.620    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X39Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.734 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.734    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.957 r  cpu0/id_ex0/npc_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     5.957    cpu0/pc_reg0/D[29]
    SLICE_X39Y138        FDRE                                         r  cpu0/pc_reg0/npc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.605     4.387    cpu0/pc_reg0/clk_out4
    SLICE_X39Y138        FDRE                                         r  cpu0/pc_reg0/npc_reg[29]/C
                         clock pessimism             -0.394     3.993    
                         clock uncertainty           -0.063     3.930    
    SLICE_X39Y138        FDRE (Setup_fdre_C_D)        0.062     3.992    cpu0/pc_reg0/npc_reg[29]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                 -1.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.110ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.647    -0.358    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.217 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296     0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.921    -0.110    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.212    -0.322    
                         clock uncertainty            0.063    -0.259    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.051    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.110ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.647    -0.358    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.217 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296     0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.921    -0.110    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB/CLK
                         clock pessimism             -0.212    -0.322    
                         clock uncertainty            0.063    -0.259    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.051    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.110ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.647    -0.358    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.217 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296     0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.921    -0.110    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC/CLK
                         clock pessimism             -0.212    -0.322    
                         clock uncertainty            0.063    -0.259    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.051    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.302%)  route 0.296ns (67.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.110ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.647    -0.358    hci0/uart_blk/uart_tx_fifo/clk_out4
    SLICE_X16Y101        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.217 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.296     0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.921    -0.110    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X14Y102        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD/CLK
                         clock pessimism             -0.212    -0.322    
                         clock uncertainty            0.063    -0.259    
    SLICE_X14Y102        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.051    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cpu0/if_id0/id_prediction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            cpu0/id_ex0/ex_prediction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.196%)  route 0.284ns (66.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.120ns
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.634    -0.371    cpu0/if_id0/clk_out4
    SLICE_X39Y130        FDRE                                         r  cpu0/if_id0/id_prediction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.230 r  cpu0/if_id0/id_prediction_reg[2]/Q
                         net (fo=1, routed)           0.284     0.054    cpu0/id_ex0/id_prediction[2]
    SLICE_X30Y135        FDRE                                         r  cpu0/id_ex0/ex_prediction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.911    -0.120    cpu0/id_ex0/clk_out4
    SLICE_X30Y135        FDRE                                         r  cpu0/id_ex0/ex_prediction_reg[2]/C
                         clock pessimism              0.017    -0.103    
                         clock uncertainty            0.063    -0.040    
    SLICE_X30Y135        FDRE (Hold_fdre_C_D)         0.063     0.023    cpu0/id_ex0/ex_prediction_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.641    -0.364    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.014    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.914    -0.117    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/CLK
                         clock pessimism             -0.231    -0.348    
                         clock uncertainty            0.063    -0.285    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.045    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.641    -0.364    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.014    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.914    -0.117    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB/CLK
                         clock pessimism             -0.231    -0.348    
                         clock uncertainty            0.063    -0.285    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.045    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.641    -0.364    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.014    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.914    -0.117    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC/CLK
                         clock pessimism             -0.231    -0.348    
                         clock uncertainty            0.063    -0.285    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.045    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.247%)  route 0.209ns (59.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.641    -0.364    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.209    -0.014    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD3
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.914    -0.117    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD/CLK
                         clock pessimism             -0.231    -0.348    
                         clock uncertainty            0.063    -0.285    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.045    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.543%)  route 0.279ns (66.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.641    -0.364    hci0/io_in_fifo/clk_out4
    SLICE_X31Y110        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  hci0/io_in_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.279     0.056    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/ADDRD1
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.914    -0.117    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/WCLK
    SLICE_X30Y111        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA/CLK
                         clock pessimism             -0.231    -0.348    
                         clock uncertainty            0.063    -0.285    
    SLICE_X30Y111        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     0.024    hci0/io_in_fifo/q_data_array_reg_384_447_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.032    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.456ns (9.530%)  route 4.329ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 4.223 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         4.329     2.978    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.441     4.223    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.474     3.748    
                         clock uncertainty           -0.063     3.685    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     3.280    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          3.280    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.456ns (9.530%)  route 4.329ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 4.223 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         4.329     2.978    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.441     4.223    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.474     3.748    
                         clock uncertainty           -0.063     3.685    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     3.280    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          3.280    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.456ns (10.832%)  route 3.754ns (89.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.754     2.403    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X20Y100        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     2.261    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.261    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     2.261    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.261    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     2.261    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.261    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     2.261    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.261    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.456ns (11.224%)  route 3.607ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.607     2.256    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X21Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.256    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.456ns (11.224%)  route 3.607ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.607     2.256    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X21Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.256    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.456ns (11.224%)  route 3.607ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.607     2.256    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X21Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.256    
  -------------------------------------------------------------------
                         slack                                  1.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.577%)  route 0.661ns (82.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.113ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.661     0.433    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X16Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.918    -0.113    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X16Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism             -0.212    -0.325    
    SLICE_X16Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.417    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.482    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism             -0.212    -0.324    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.482    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism             -0.212    -0.324    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.482    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism             -0.212    -0.324    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.482    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism             -0.212    -0.324    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.141ns (13.580%)  route 0.897ns (86.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.113ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.897     0.669    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X16Y107        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.918    -0.113    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X16Y107        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism             -0.212    -0.325    
    SLICE_X16Y107        FDCE (Remov_fdce_C_CLR)     -0.092    -0.417    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.141ns (13.503%)  route 0.903ns (86.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.903     0.675    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X16Y106        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X16Y106        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism             -0.212    -0.324    
    SLICE_X16Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.945%)  route 0.948ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.948     0.720    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.212    -0.324    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.945%)  route 0.948ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.948     0.720    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.212    -0.324    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.945%)  route 0.948ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.948     0.720    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.212    -0.324    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  1.136    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.787ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.456ns (9.530%)  route 4.329ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 4.223 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         4.329     2.978    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.441     4.223    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.474     3.748    
                         clock uncertainty           -0.063     3.685    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     3.280    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          3.280    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.456ns (9.530%)  route 4.329ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 4.223 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         4.329     2.978    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.441     4.223    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.474     3.748    
                         clock uncertainty           -0.063     3.685    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     3.280    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          3.280    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.456ns (10.832%)  route 3.754ns (89.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.754     2.403    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X20Y100        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     2.261    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.261    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     2.261    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.261    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     2.261    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.261    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     2.261    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.261    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.456ns (11.224%)  route 3.607ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.607     2.256    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X21Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.256    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.456ns (11.224%)  route 3.607ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.607     2.256    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X21Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.256    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.456ns (11.224%)  route 3.607ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.607     2.256    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X21Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.256    
  -------------------------------------------------------------------
                         slack                                  1.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.577%)  route 0.661ns (82.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.113ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.661     0.433    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X16Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.918    -0.113    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X16Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism             -0.212    -0.325    
                         clock uncertainty            0.063    -0.262    
    SLICE_X16Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.482    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism             -0.212    -0.324    
                         clock uncertainty            0.063    -0.261    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.353    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.482    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism             -0.212    -0.324    
                         clock uncertainty            0.063    -0.261    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.353    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.482    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism             -0.212    -0.324    
                         clock uncertainty            0.063    -0.261    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.353    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.482    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism             -0.212    -0.324    
                         clock uncertainty            0.063    -0.261    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.353    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.141ns (13.580%)  route 0.897ns (86.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.113ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.897     0.669    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X16Y107        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.918    -0.113    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X16Y107        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism             -0.212    -0.325    
                         clock uncertainty            0.063    -0.262    
    SLICE_X16Y107        FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.141ns (13.503%)  route 0.903ns (86.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.903     0.675    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X16Y106        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X16Y106        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism             -0.212    -0.324    
                         clock uncertainty            0.063    -0.261    
    SLICE_X16Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.353    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.945%)  route 0.948ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.948     0.720    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.212    -0.324    
                         clock uncertainty            0.063    -0.261    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.353    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.945%)  route 0.948ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.948     0.720    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.212    -0.324    
                         clock uncertainty            0.063    -0.261    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.353    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.945%)  route 0.948ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.948     0.720    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.212    -0.324    
                         clock uncertainty            0.063    -0.261    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.353    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  1.073    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.787ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.456ns (9.530%)  route 4.329ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 4.223 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         4.329     2.978    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.441     4.223    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.474     3.748    
                         clock uncertainty           -0.063     3.685    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     3.280    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          3.280    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.456ns (9.530%)  route 4.329ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 4.223 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         4.329     2.978    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.441     4.223    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.474     3.748    
                         clock uncertainty           -0.063     3.685    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     3.280    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          3.280    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.456ns (10.832%)  route 3.754ns (89.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.754     2.403    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X20Y100        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     2.261    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.261    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     2.261    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.261    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     2.261    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.261    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     2.261    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.261    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.456ns (11.224%)  route 3.607ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.607     2.256    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X21Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.256    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.456ns (11.224%)  route 3.607ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.607     2.256    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X21Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.256    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.456ns (11.224%)  route 3.607ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.607     2.256    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X21Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.256    
  -------------------------------------------------------------------
                         slack                                  1.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.577%)  route 0.661ns (82.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.113ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.661     0.433    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X16Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.918    -0.113    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X16Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism             -0.212    -0.325    
                         clock uncertainty            0.063    -0.262    
    SLICE_X16Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.482    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism             -0.212    -0.324    
                         clock uncertainty            0.063    -0.261    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.353    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.482    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism             -0.212    -0.324    
                         clock uncertainty            0.063    -0.261    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.353    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.482    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism             -0.212    -0.324    
                         clock uncertainty            0.063    -0.261    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.353    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.482    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism             -0.212    -0.324    
                         clock uncertainty            0.063    -0.261    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.353    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.141ns (13.580%)  route 0.897ns (86.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.113ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.897     0.669    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X16Y107        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.918    -0.113    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X16Y107        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism             -0.212    -0.325    
                         clock uncertainty            0.063    -0.262    
    SLICE_X16Y107        FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.141ns (13.503%)  route 0.903ns (86.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.903     0.675    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X16Y106        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X16Y106        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism             -0.212    -0.324    
                         clock uncertainty            0.063    -0.261    
    SLICE_X16Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.353    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.945%)  route 0.948ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.948     0.720    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.212    -0.324    
                         clock uncertainty            0.063    -0.261    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.353    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.945%)  route 0.948ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.948     0.720    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.212    -0.324    
                         clock uncertainty            0.063    -0.261    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.353    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.945%)  route 0.948ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.948     0.720    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.212    -0.324    
                         clock uncertainty            0.063    -0.261    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.353    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  1.073    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.456ns (9.530%)  route 4.329ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 4.223 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         4.329     2.978    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.441     4.223    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.474     3.748    
                         clock uncertainty           -0.063     3.686    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     3.281    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          3.281    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.456ns (9.530%)  route 4.329ns (90.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 4.223 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         4.329     2.978    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X15Y99         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.441     4.223    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X15Y99         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.474     3.748    
                         clock uncertainty           -0.063     3.686    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405     3.281    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          3.281    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.456ns (10.832%)  route 3.754ns (89.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.754     2.403    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X20Y100        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     2.261    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.261    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     2.261    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.261    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     2.261    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.261    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.456ns (11.212%)  route 3.611ns (88.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.611     2.261    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X20Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.261    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.456ns (11.224%)  route 3.607ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.607     2.256    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X21Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.256    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.456ns (11.224%)  route 3.607ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.607     2.256    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X21Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.256    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.833ns  (clk_out4_clk_wiz_0_1 rise@5.833ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.456ns (11.224%)  route 3.607ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 4.396 - 5.833 ) 
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.140    -3.879    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -3.783 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.154    -3.629    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.533 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.726    -1.807    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.456    -1.351 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         3.607     2.256    hci0/uart_blk/uart_tx_blk/rst_repN_9_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      5.833     5.833 r  
    W5                                                0.000     5.833 r  EXCLK (IN)
                         net (fo=0)                   0.000     5.833    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.221 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.402    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750     0.653 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576     2.229    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     2.320 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.133     2.453    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.147     2.691    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.782 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        1.614     4.396    hci0/uart_blk/uart_tx_blk/clk_out4
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.394     4.002    
                         clock uncertainty           -0.063     3.939    
    SLICE_X21Y101        FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -2.256    
  -------------------------------------------------------------------
                         slack                                  1.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.577%)  route 0.661ns (82.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.113ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.661     0.433    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X16Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.918    -0.113    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X16Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism             -0.212    -0.325    
    SLICE_X16Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.417    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.482    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism             -0.212    -0.324    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.482    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism             -0.212    -0.324    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.482    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism             -0.212    -0.324    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.141ns (16.570%)  route 0.710ns (83.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.710     0.482    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y109        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y109        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism             -0.212    -0.324    
    SLICE_X15Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.141ns (13.580%)  route 0.897ns (86.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.113ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.897     0.669    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X16Y107        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.918    -0.113    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X16Y107        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism             -0.212    -0.325    
    SLICE_X16Y107        FDCE (Remov_fdce_C_CLR)     -0.092    -0.417    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.141ns (13.503%)  route 0.903ns (86.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.903     0.675    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X16Y106        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X16Y106        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism             -0.212    -0.324    
    SLICE_X16Y106        FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.945%)  route 0.948ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.948     0.720    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.212    -0.324    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.945%)  route 0.948ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.948     0.720    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.212    -0.324    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 rst_reg_replica_9/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0_1  {rise@0.000ns fall@2.917ns period=5.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.945%)  route 0.948ns (87.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.112ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.030    -1.099    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.042    -1.031    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.005 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.636    -0.369    clk
    SLICE_X22Y129        FDPE                                         r  rst_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y129        FDPE (Prop_fdpe_C_Q)         0.141    -0.228 f  rst_reg_replica_9/Q
                         net (fo=140, routed)         0.948     0.720    hci0/uart_blk/uart_baud_clk_blk/rst_repN_9_alias
    SLICE_X15Y108        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout4_buf_replica_1/O
                         net (fo=31, routed)          0.033    -1.135    clk_inst/inst/clk_out4_repN_1
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.106 r  clk_inst/inst/clkout4_buf_replica/O
                         net (fo=36, routed)          0.046    -1.060    clk_inst/inst/clk_out4_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.031 r  clk_inst/inst/clkout4_buf/O
                         net (fo=3219, routed)        0.919    -0.112    hci0/uart_blk/uart_baud_clk_blk/clk_out4
    SLICE_X15Y108        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.212    -0.324    
    SLICE_X15Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  1.136    





