[2025-09-18 07:17:25] START suite=qualcomm_srv trace=srv758_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv758_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2820518 heartbeat IPC: 3.545 cumulative IPC: 3.545 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5431513 cumulative IPC: 3.682 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5431513 cumulative IPC: 3.682 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5431514 heartbeat IPC: 3.83 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 15018280 heartbeat IPC: 1.043 cumulative IPC: 1.043 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 24482189 heartbeat IPC: 1.057 cumulative IPC: 1.05 (Simulation time: 00 hr 03 min 47 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 34000077 heartbeat IPC: 1.051 cumulative IPC: 1.05 (Simulation time: 00 hr 05 min 02 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 43398854 heartbeat IPC: 1.064 cumulative IPC: 1.054 (Simulation time: 00 hr 06 min 15 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 52839900 heartbeat IPC: 1.059 cumulative IPC: 1.055 (Simulation time: 00 hr 07 min 27 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 62160829 heartbeat IPC: 1.073 cumulative IPC: 1.058 (Simulation time: 00 hr 08 min 39 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv758_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000011 cycles: 71439118 heartbeat IPC: 1.078 cumulative IPC: 1.06 (Simulation time: 00 hr 09 min 50 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 80770892 heartbeat IPC: 1.072 cumulative IPC: 1.062 (Simulation time: 00 hr 11 min 05 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 90087120 heartbeat IPC: 1.073 cumulative IPC: 1.063 (Simulation time: 00 hr 12 min 19 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 93973324 cumulative IPC: 1.064 (Simulation time: 00 hr 13 min 31 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 93973324 cumulative IPC: 1.064 (Simulation time: 00 hr 13 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv758_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.064 instructions: 100000002 cycles: 93973324
CPU 0 Branch Prediction Accuracy: 92.51% MPKI: 13.5 Average ROB Occupancy at Mispredict: 30.04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05457
BRANCH_INDIRECT: 0.3463
BRANCH_CONDITIONAL: 11.91
BRANCH_DIRECT_CALL: 0.3588
BRANCH_INDIRECT_CALL: 0.4928
BRANCH_RETURN: 0.3338


====Backend Stall Breakdown====
ROB_STALL: 227283
LQ_STALL: 0
SQ_STALL: 926127


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 147.50914
REPLAY_LOAD: 57.760395
NON_REPLAY_LOAD: 20.057842

== Total ==
ADDR_TRANS: 64609
REPLAY_LOAD: 29169
NON_REPLAY_LOAD: 133505

== Counts ==
ADDR_TRANS: 438
REPLAY_LOAD: 505
NON_REPLAY_LOAD: 6656

cpu0->cpu0_STLB TOTAL        ACCESS:    2097011 HIT:    2068797 MISS:      28214 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2097011 HIT:    2068797 MISS:      28214 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 190.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9918025 HIT:    8595710 MISS:    1322315 MSHR_MERGE:      69764
cpu0->cpu0_L2C LOAD         ACCESS:    7650433 HIT:    6625778 MISS:    1024655 MSHR_MERGE:       4819
cpu0->cpu0_L2C RFO          ACCESS:     599156 HIT:     480065 MISS:     119091 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     452086 HIT:     345496 MISS:     106590 MSHR_MERGE:      64945
cpu0->cpu0_L2C WRITE        ACCESS:    1151406 HIT:    1130246 MISS:      21160 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      64944 HIT:      14125 MISS:      50819 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     627179 ISSUED:     244055 USEFUL:       5251 USELESS:       9125
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.45 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14971537 HIT:    7519424 MISS:    7452113 MSHR_MERGE:    1808614
cpu0->cpu0_L1I LOAD         ACCESS:   14971537 HIT:    7519424 MISS:    7452113 MSHR_MERGE:    1808614
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.99 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30444811 HIT:   25587621 MISS:    4857190 MSHR_MERGE:    1909829
cpu0->cpu0_L1D LOAD         ACCESS:   16548480 HIT:   13950369 MISS:    2598111 MSHR_MERGE:     591175
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     647853 HIT:     234379 MISS:     413474 MSHR_MERGE:     137155
cpu0->cpu0_L1D WRITE        ACCESS:   13178243 HIT:   11397755 MISS:    1780488 MSHR_MERGE:    1181326
cpu0->cpu0_L1D TRANSLATION  ACCESS:      70235 HIT:       5118 MISS:      65117 MSHR_MERGE:        173
cpu0->cpu0_L1D PREFETCH REQUESTED:     862754 ISSUED:     647854 USEFUL:      87418 USELESS:      50444
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.67 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12315793 HIT:   10225081 MISS:    2090712 MSHR_MERGE:    1052263
cpu0->cpu0_ITLB LOAD         ACCESS:   12315793 HIT:   10225081 MISS:    2090712 MSHR_MERGE:    1052263
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.38 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28336392 HIT:   26894583 MISS:    1441809 MSHR_MERGE:     383247
cpu0->cpu0_DTLB LOAD         ACCESS:   28336392 HIT:   26894583 MISS:    1441809 MSHR_MERGE:     383247
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.651 cycles
cpu0->LLC TOTAL        ACCESS:    1434455 HIT:    1329868 MISS:     104587 MSHR_MERGE:       4276
cpu0->LLC LOAD         ACCESS:    1019836 HIT:     960841 MISS:      58995 MSHR_MERGE:        824
cpu0->LLC RFO          ACCESS:     119091 HIT:     111644 MISS:       7447 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      41645 HIT:      22558 MISS:      19087 MSHR_MERGE:       3452
cpu0->LLC WRITE        ACCESS:     203064 HIT:     202514 MISS:        550 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      50819 HIT:      32311 MISS:      18508 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1201
  ROW_BUFFER_MISS:      98560
  AVG DBUS CONGESTED CYCLE: 4.25
Channel 0 WQ ROW_BUFFER_HIT:       1069
  ROW_BUFFER_MISS:       9079
  FULL:          0
Channel 0 REFRESHES ISSUED:       7831

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       518907       555770       106735         9593
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            7         1692         3689         2082
  STLB miss resolved @ L2C                0          711         3883         7292         5238
  STLB miss resolved @ LLC                0          301         5840        15345        11720
  STLB miss resolved @ MEM                0            1         2594         9113        14596

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             191397        51717      1370431       163496          616
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          756          707           51
  STLB miss resolved @ L2C                1          217         2625         1406           29
  STLB miss resolved @ LLC                5          135         2973         2932          101
  STLB miss resolved @ MEM                3            0          461          636          269
[2025-09-18 07:30:56] END   suite=qualcomm_srv trace=srv758_ap (rc=0)
