{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712336329329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712336329330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  5 18:58:49 2024 " "Processing started: Fri Apr  5 18:58:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712336329330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336329330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAR_test -c SAR_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAR_test -c SAR_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336329330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712336329625 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712336329625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypackage.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mypackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mypackage " "Found design unit 1: mypackage" {  } { { "mypackage.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/mypackage.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712336337901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336337901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sar_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sar_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAR_test-test " "Found design unit 1: SAR_test-test" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712336337941 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAR_test " "Found entity 1: SAR_test" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712336337941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336337941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sar_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sar_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAR_ADC-Behavioral " "Found design unit 1: SAR_ADC-Behavioral" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712336337942 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAR_ADC " "Found entity 1: SAR_ADC" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712336337942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336337942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisp7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexdisp7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexdisp7seg-rtl " "Found design unit 1: hexdisp7seg-rtl" {  } { { "hexdisp7seg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/hexdisp7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712336337949 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexdisp7seg " "Found entity 1: hexdisp7seg" {  } { { "hexdisp7seg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/hexdisp7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712336337949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336337949 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SAR_test " "Elaborating entity \"SAR_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712336338037 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..1\] SAR_test.vhd(15) " "Using initial value X (don't care) for net \"LEDR\[9..1\]\" at SAR_test.vhd(15)" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338127 "|SAR_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAR_ADC SAR_ADC:ADC " "Elaborating entity \"SAR_ADC\" for hierarchy \"SAR_ADC:ADC\"" {  } { { "SAR_test.vhd" "ADC" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712336338142 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter SAR_ADC.vhd(52) " "VHDL Process Statement warning at SAR_ADC.vhd(52): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712336338160 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask SAR_ADC.vhd(55) " "VHDL Process Statement warning at SAR_ADC.vhd(55): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712336338160 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_reg SAR_ADC.vhd(55) " "VHDL Process Statement warning at SAR_ADC.vhd(55): signal \"result_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712336338160 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_reg SAR_ADC.vhd(56) " "VHDL Process Statement warning at SAR_ADC.vhd(56): signal \"result_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712336338160 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter SAR_ADC.vhd(60) " "VHDL Process Statement warning at SAR_ADC.vhd(60): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712336338160 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temporal_reg SAR_ADC.vhd(61) " "VHDL Process Statement warning at SAR_ADC.vhd(61): signal \"temporal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712336338161 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask SAR_ADC.vhd(61) " "VHDL Process Statement warning at SAR_ADC.vhd(61): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712336338161 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temporal_reg SAR_ADC.vhd(62) " "VHDL Process Statement warning at SAR_ADC.vhd(62): signal \"temporal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712336338161 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask SAR_ADC.vhd(62) " "VHDL Process Statement warning at SAR_ADC.vhd(62): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712336338161 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temporal_reg SAR_ADC.vhd(63) " "VHDL Process Statement warning at SAR_ADC.vhd(63): signal \"temporal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712336338161 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask SAR_ADC.vhd(63) " "VHDL Process Statement warning at SAR_ADC.vhd(63): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712336338161 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temporal_reg SAR_ADC.vhd(64) " "VHDL Process Statement warning at SAR_ADC.vhd(64): signal \"temporal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712336338161 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask SAR_ADC.vhd(64) " "VHDL Process Statement warning at SAR_ADC.vhd(64): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712336338161 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temporal_reg SAR_ADC.vhd(65) " "VHDL Process Statement warning at SAR_ADC.vhd(65): signal \"temporal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712336338161 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask SAR_ADC.vhd(65) " "VHDL Process Statement warning at SAR_ADC.vhd(65): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712336338161 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temporal_reg SAR_ADC.vhd(66) " "VHDL Process Statement warning at SAR_ADC.vhd(66): signal \"temporal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712336338161 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask SAR_ADC.vhd(66) " "VHDL Process Statement warning at SAR_ADC.vhd(66): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712336338161 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temporal_reg SAR_ADC.vhd(67) " "VHDL Process Statement warning at SAR_ADC.vhd(67): signal \"temporal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712336338162 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask SAR_ADC.vhd(67) " "VHDL Process Statement warning at SAR_ADC.vhd(67): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712336338162 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temporal_reg SAR_ADC.vhd(68) " "VHDL Process Statement warning at SAR_ADC.vhd(68): signal \"temporal_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712336338162 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask SAR_ADC.vhd(68) " "VHDL Process Statement warning at SAR_ADC.vhd(68): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712336338162 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask SAR_ADC.vhd(71) " "VHDL Process Statement warning at SAR_ADC.vhd(71): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712336338162 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_reg SAR_ADC.vhd(75) " "VHDL Process Statement warning at SAR_ADC.vhd(75): signal \"result_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712336338162 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter SAR_ADC.vhd(38) " "VHDL Process Statement warning at SAR_ADC.vhd(38): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1712336338164 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result_reg SAR_ADC.vhd(38) " "VHDL Process Statement warning at SAR_ADC.vhd(38): inferring latch(es) for signal or variable \"result_reg\", which holds its previous value in one or more paths through the process" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1712336338164 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temporal_reg SAR_ADC.vhd(38) " "VHDL Process Statement warning at SAR_ADC.vhd(38): inferring latch(es) for signal or variable \"temporal_reg\", which holds its previous value in one or more paths through the process" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1712336338164 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mask SAR_ADC.vhd(38) " "VHDL Process Statement warning at SAR_ADC.vhd(38): inferring latch(es) for signal or variable \"mask\", which holds its previous value in one or more paths through the process" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1712336338164 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done SAR_ADC.vhd(38) " "VHDL Process Statement warning at SAR_ADC.vhd(38): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1712336338164 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "to_dac SAR_ADC.vhd(38) " "VHDL Process Statement warning at SAR_ADC.vhd(38): inferring latch(es) for signal or variable \"to_dac\", which holds its previous value in one or more paths through the process" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1712336338164 "|SAR_test|SAR_ADC:ADC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "digital_out SAR_ADC.vhd(38) " "VHDL Process Statement warning at SAR_ADC.vhd(38): inferring latch(es) for signal or variable \"digital_out\", which holds its previous value in one or more paths through the process" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1712336338164 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digital_out\[0\] SAR_ADC.vhd(38) " "Inferred latch for \"digital_out\[0\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338164 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digital_out\[1\] SAR_ADC.vhd(38) " "Inferred latch for \"digital_out\[1\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338164 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digital_out\[2\] SAR_ADC.vhd(38) " "Inferred latch for \"digital_out\[2\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338165 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digital_out\[3\] SAR_ADC.vhd(38) " "Inferred latch for \"digital_out\[3\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338165 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digital_out\[4\] SAR_ADC.vhd(38) " "Inferred latch for \"digital_out\[4\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338165 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digital_out\[5\] SAR_ADC.vhd(38) " "Inferred latch for \"digital_out\[5\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338165 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digital_out\[6\] SAR_ADC.vhd(38) " "Inferred latch for \"digital_out\[6\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338165 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digital_out\[7\] SAR_ADC.vhd(38) " "Inferred latch for \"digital_out\[7\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338165 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_dac\[0\] SAR_ADC.vhd(38) " "Inferred latch for \"to_dac\[0\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338165 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_dac\[1\] SAR_ADC.vhd(38) " "Inferred latch for \"to_dac\[1\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338165 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_dac\[2\] SAR_ADC.vhd(38) " "Inferred latch for \"to_dac\[2\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338165 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_dac\[3\] SAR_ADC.vhd(38) " "Inferred latch for \"to_dac\[3\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338165 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_dac\[4\] SAR_ADC.vhd(38) " "Inferred latch for \"to_dac\[4\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338165 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_dac\[5\] SAR_ADC.vhd(38) " "Inferred latch for \"to_dac\[5\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338165 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_dac\[6\] SAR_ADC.vhd(38) " "Inferred latch for \"to_dac\[6\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338165 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_dac\[7\] SAR_ADC.vhd(38) " "Inferred latch for \"to_dac\[7\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338165 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done SAR_ADC.vhd(38) " "Inferred latch for \"done\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338165 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask\[0\] SAR_ADC.vhd(38) " "Inferred latch for \"mask\[0\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338165 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask\[1\] SAR_ADC.vhd(38) " "Inferred latch for \"mask\[1\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338165 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask\[2\] SAR_ADC.vhd(38) " "Inferred latch for \"mask\[2\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338165 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask\[3\] SAR_ADC.vhd(38) " "Inferred latch for \"mask\[3\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338165 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask\[4\] SAR_ADC.vhd(38) " "Inferred latch for \"mask\[4\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338165 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask\[5\] SAR_ADC.vhd(38) " "Inferred latch for \"mask\[5\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338165 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask\[6\] SAR_ADC.vhd(38) " "Inferred latch for \"mask\[6\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338165 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask\[7\] SAR_ADC.vhd(38) " "Inferred latch for \"mask\[7\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338165 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temporal_reg\[0\] SAR_ADC.vhd(38) " "Inferred latch for \"temporal_reg\[0\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338165 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temporal_reg\[1\] SAR_ADC.vhd(38) " "Inferred latch for \"temporal_reg\[1\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338166 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temporal_reg\[2\] SAR_ADC.vhd(38) " "Inferred latch for \"temporal_reg\[2\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338166 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temporal_reg\[3\] SAR_ADC.vhd(38) " "Inferred latch for \"temporal_reg\[3\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338166 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temporal_reg\[4\] SAR_ADC.vhd(38) " "Inferred latch for \"temporal_reg\[4\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338166 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temporal_reg\[5\] SAR_ADC.vhd(38) " "Inferred latch for \"temporal_reg\[5\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338166 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temporal_reg\[6\] SAR_ADC.vhd(38) " "Inferred latch for \"temporal_reg\[6\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338166 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temporal_reg\[7\] SAR_ADC.vhd(38) " "Inferred latch for \"temporal_reg\[7\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338166 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[0\] SAR_ADC.vhd(38) " "Inferred latch for \"result_reg\[0\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338166 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[1\] SAR_ADC.vhd(38) " "Inferred latch for \"result_reg\[1\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338166 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[2\] SAR_ADC.vhd(38) " "Inferred latch for \"result_reg\[2\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338166 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[3\] SAR_ADC.vhd(38) " "Inferred latch for \"result_reg\[3\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338166 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[4\] SAR_ADC.vhd(38) " "Inferred latch for \"result_reg\[4\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338166 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[5\] SAR_ADC.vhd(38) " "Inferred latch for \"result_reg\[5\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338166 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[6\] SAR_ADC.vhd(38) " "Inferred latch for \"result_reg\[6\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338166 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[7\] SAR_ADC.vhd(38) " "Inferred latch for \"result_reg\[7\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338166 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] SAR_ADC.vhd(38) " "Inferred latch for \"counter\[0\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338166 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] SAR_ADC.vhd(38) " "Inferred latch for \"counter\[1\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338166 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] SAR_ADC.vhd(38) " "Inferred latch for \"counter\[2\]\" at SAR_ADC.vhd(38)" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336338166 "|SAR_test|SAR_ADC:ADC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdisp7seg hexdisp7seg:h0 " "Elaborating entity \"hexdisp7seg\" for hierarchy \"hexdisp7seg:h0\"" {  } { { "SAR_test.vhd" "h0" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712336338244 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712336339289 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1712336339289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|done " "Latch SAR_ADC:ADC\|done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.fin " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.fin" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339290 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|mask\[0\] " "Latch SAR_ADC:ADC\|mask\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.update " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.update" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339290 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|result_reg\[0\] " "Latch SAR_ADC:ADC\|result_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.update " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.update" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339290 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|counter\[0\] " "Latch SAR_ADC:ADC\|counter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.update " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.update" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339290 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|counter\[1\] " "Latch SAR_ADC:ADC\|counter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.update " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.update" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339290 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|counter\[2\] " "Latch SAR_ADC:ADC\|counter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.update " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.update" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339290 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|mask\[1\] " "Latch SAR_ADC:ADC\|mask\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.update " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.update" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339290 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|result_reg\[1\] " "Latch SAR_ADC:ADC\|result_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.update " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.update" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339290 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|mask\[2\] " "Latch SAR_ADC:ADC\|mask\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.update " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.update" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339290 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|result_reg\[2\] " "Latch SAR_ADC:ADC\|result_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.update " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.update" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339290 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|mask\[3\] " "Latch SAR_ADC:ADC\|mask\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.update " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.update" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339290 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|result_reg\[3\] " "Latch SAR_ADC:ADC\|result_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.update " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.update" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339290 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|mask\[4\] " "Latch SAR_ADC:ADC\|mask\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.update " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.update" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339290 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|result_reg\[4\] " "Latch SAR_ADC:ADC\|result_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.update " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.update" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339291 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|mask\[5\] " "Latch SAR_ADC:ADC\|mask\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.update " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.update" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339291 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|result_reg\[5\] " "Latch SAR_ADC:ADC\|result_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.update " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.update" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339291 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|mask\[6\] " "Latch SAR_ADC:ADC\|mask\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.update " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.update" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339291 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|result_reg\[6\] " "Latch SAR_ADC:ADC\|result_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.update " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.update" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339291 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|mask\[7\] " "Latch SAR_ADC:ADC\|mask\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.update " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.update" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339291 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|result_reg\[7\] " "Latch SAR_ADC:ADC\|result_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.update " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.update" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339291 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|temporal_reg\[0\] " "Latch SAR_ADC:ADC\|temporal_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.evaluate " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.evaluate" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339291 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|temporal_reg\[1\] " "Latch SAR_ADC:ADC\|temporal_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.evaluate " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.evaluate" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339291 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|temporal_reg\[2\] " "Latch SAR_ADC:ADC\|temporal_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.evaluate " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.evaluate" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339291 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|temporal_reg\[3\] " "Latch SAR_ADC:ADC\|temporal_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.evaluate " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.evaluate" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339291 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|temporal_reg\[4\] " "Latch SAR_ADC:ADC\|temporal_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.evaluate " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.evaluate" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339291 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|temporal_reg\[5\] " "Latch SAR_ADC:ADC\|temporal_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.evaluate " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.evaluate" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339291 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|temporal_reg\[6\] " "Latch SAR_ADC:ADC\|temporal_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.evaluate " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.evaluate" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339291 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SAR_ADC:ADC\|temporal_reg\[7\] " "Latch SAR_ADC:ADC\|temporal_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SAR_ADC:ADC\|curr_state.evaluate " "Ports D and ENA on the latch are fed by the same signal SAR_ADC:ADC\|curr_state.evaluate" {  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1712336339291 ""}  } { { "SAR_ADC.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_ADC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1712336339291 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712336339302 "|SAR_test|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712336339302 "|SAR_test|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712336339302 "|SAR_test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712336339302 "|SAR_test|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712336339302 "|SAR_test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712336339302 "|SAR_test|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712336339302 "|SAR_test|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712336339302 "|SAR_test|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712336339302 "|SAR_test|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712336339302 "|SAR_test|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712336339302 "|SAR_test|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712336339302 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712336339615 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712336340389 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712336340389 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[1\] " "No output dependent on input pin \"KEY_N\[1\]\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712336340820 "|SAR_test|KEY_N[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[2\] " "No output dependent on input pin \"KEY_N\[2\]\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712336340820 "|SAR_test|KEY_N[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[3\] " "No output dependent on input pin \"KEY_N\[3\]\"" {  } { { "SAR_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/SAR_test/SAR_test.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712336340820 "|SAR_test|KEY_N[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712336340820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "184 " "Implemented 184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712336340821 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712336340821 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1712336340821 ""} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Implemented 108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712336340821 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712336340821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712336340857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  5 18:59:00 2024 " "Processing ended: Fri Apr  5 18:59:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712336340857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712336340857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712336340857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712336340857 ""}
