 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : commMod
Version: V-2023.12-SP5
Date   : Tue Oct 22 19:39:36 2024
****************************************

Operating Conditions: tt0p85v25c   Library: saed32lvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: rxdata_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rxdata[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  commMod            16000                 saed32lvt_tt0p85v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rxdata_reg[0]/CLK (DFFX1_LVT)            0.00       0.00 r
  rxdata_reg[0]/QN (DFFX1_LVT)             0.07       0.07 r
  U391/Y (IBUFFX8_LVT)                     0.10       0.16 f
  rxdata[0] (out)                          1.16       1.33 f
  data arrival time                                   1.33

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.15       1.85
  output external delay                   -0.50       1.35
  data required time                                  1.35
  -----------------------------------------------------------
  data required time                                  1.35
  data arrival time                                  -1.33
  -----------------------------------------------------------
  slack (MET)                                         0.02


1
