

================================================================
== Vivado HLS Report for 'PE_15_16_s'
================================================================
* Date:           Thu May 27 10:36:16 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32| 0.107 us | 0.107 us |   32|   32|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       30|       30|        27|          1|          1|     5|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      411|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      5|     1025|     1045|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      102|    -|
|Register             |        0|      -|     1298|      384|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      5|     2323|     1942|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |                   Instance                   |                 Module                 | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |kernel0_fdiv_32ns_32ns_32_12_1_U2520          |kernel0_fdiv_32ns_32ns_32_12_1          |        0|      0|  564|  769|    0|
    |kernel0_fmul_32ns_32ns_32_4_max_dsp_1_U2519   |kernel0_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |kernel0_fsub_32ns_32ns_32_7_full_dsp_1_U2518  |kernel0_fsub_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    +----------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |Total                                         |                                        |        0|      5| 1025| 1045|    0|
    +----------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln323_fu_154_p2                 |     +    |      0|  0|   6|           5|           5|
    |c2_V_fu_216_p2                      |     +    |      0|  0|   6|           5|           1|
    |ap_block_state16_pp0_stage0_iter14  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state28_pp0_stage0_iter26  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln315_fu_148_p2                |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln323_fu_160_p2                |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln341_90_fu_178_p2             |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln341_91_fu_184_p2             |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln341_fu_172_p2                |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln343_1294_fu_196_p2           |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln343_1295_fu_202_p2           |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln343_fu_190_p2                |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln879_fu_166_p2                |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1    |    or    |      0|  0|   2|           1|           1|
    |select_ln323_fu_228_p3              |  select  |      0|  0|  32|           1|          32|
    |select_ln333_fu_235_p3              |  select  |      0|  0|  32|           1|          32|
    |select_ln343_1410_fu_332_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln343_1411_fu_339_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln343_1412_fu_346_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln343_fu_325_p3              |  select  |      0|  0|  32|           1|          32|
    |tmp_1000_fu_264_p3                  |  select  |      0|  0|  32|           1|          32|
    |tmp_1001_fu_271_p3                  |  select  |      0|  0|  32|           1|          32|
    |tmp_1002_fu_278_p3                  |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 411|          71|         332|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter26           |   9|          2|    1|          2|
    |ap_phi_mux_p_0410_0_phi_fu_128_p4  |   9|          2|    5|         10|
    |fifo_L_drain_out_V_blk_n           |   9|          2|    1|          2|
    |fifo_U_tmp_1_in_V_blk_n            |   9|          2|    1|          2|
    |fifo_U_tmp_1_out_V_blk_n           |   9|          2|    1|          2|
    |fifo_V_in_V_blk_n                  |   9|          2|    1|          2|
    |fifo_V_out_V_blk_n                 |   9|          2|    1|          2|
    |p_0410_0_reg_124                   |   9|          2|    5|         10|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 102|         22|   18|         38|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9      |   1|   0|    1|          0|
    |c2_V_reg_448                 |   5|   0|    5|          0|
    |icmp_ln315_reg_399           |   1|   0|    1|          0|
    |icmp_ln323_reg_403           |   1|   0|    1|          0|
    |icmp_ln341_90_reg_419        |   1|   0|    1|          0|
    |icmp_ln341_91_reg_424        |   1|   0|    1|          0|
    |icmp_ln341_reg_414           |   1|   0|    1|          0|
    |icmp_ln343_1294_reg_434      |   1|   0|    1|          0|
    |icmp_ln343_1295_reg_439      |   1|   0|    1|          0|
    |icmp_ln343_reg_429           |   1|   0|    1|          0|
    |icmp_ln879_reg_410           |   1|   0|    1|          0|
    |local_U_tmp_0_1_0580_fu_66   |  32|   0|   32|          0|
    |local_prev_V_0_0_0579_fu_62  |  32|   0|   32|          0|
    |p_0410_0_reg_124             |   5|   0|    5|          0|
    |select_ln323_reg_458         |  32|   0|   32|          0|
    |select_ln333_reg_468         |  32|   0|   32|          0|
    |select_ln343_1412_reg_478    |  32|   0|   32|          0|
    |tmp_1003_reg_444             |   1|   0|    1|          0|
    |tmp_109_reg_488              |  32|   0|   32|          0|
    |tmp_246_reg_473              |  32|   0|   32|          0|
    |tmp_993_fu_74                |  32|   0|   32|          0|
    |tmp_994_fu_78                |  32|   0|   32|          0|
    |tmp_995_fu_82                |  32|   0|   32|          0|
    |tmp_996_fu_86                |  32|   0|   32|          0|
    |tmp_997_reg_453              |  32|   0|   32|          0|
    |tmp_999_reg_463              |  32|   0|   32|          0|
    |tmp_fu_70                    |  32|   0|   32|          0|
    |tmp_s_reg_483                |  32|   0|   32|          0|
    |icmp_ln323_reg_403           |  64|  32|    1|          0|
    |icmp_ln341_90_reg_419        |  64|  32|    1|          0|
    |icmp_ln341_91_reg_424        |  64|  32|    1|          0|
    |icmp_ln341_reg_414           |  64|  32|    1|          0|
    |icmp_ln343_1294_reg_434      |  64|  32|    1|          0|
    |icmp_ln343_1295_reg_439      |  64|  32|    1|          0|
    |icmp_ln343_reg_429           |  64|  32|    1|          0|
    |icmp_ln879_reg_410           |  64|  32|    1|          0|
    |p_0410_0_reg_124             |  64|  32|    5|          0|
    |tmp_1003_reg_444             |  64|  32|    1|          0|
    |tmp_997_reg_453              |  64|  32|   32|          0|
    |tmp_999_reg_463              |  64|  32|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1298| 384|  608|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |     PE<15, 16>     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |     PE<15, 16>     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |     PE<15, 16>     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |     PE<15, 16>     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |     PE<15, 16>     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |     PE<15, 16>     | return value |
|fifo_V_in_V_dout           |  in |   32|   ap_fifo  |     fifo_V_in_V    |    pointer   |
|fifo_V_in_V_empty_n        |  in |    1|   ap_fifo  |     fifo_V_in_V    |    pointer   |
|fifo_V_in_V_read           | out |    1|   ap_fifo  |     fifo_V_in_V    |    pointer   |
|fifo_V_out_V_din           | out |   32|   ap_fifo  |    fifo_V_out_V    |    pointer   |
|fifo_V_out_V_full_n        |  in |    1|   ap_fifo  |    fifo_V_out_V    |    pointer   |
|fifo_V_out_V_write         | out |    1|   ap_fifo  |    fifo_V_out_V    |    pointer   |
|fifo_U_tmp_1_in_V_dout     |  in |   32|   ap_fifo  |  fifo_U_tmp_1_in_V |    pointer   |
|fifo_U_tmp_1_in_V_empty_n  |  in |    1|   ap_fifo  |  fifo_U_tmp_1_in_V |    pointer   |
|fifo_U_tmp_1_in_V_read     | out |    1|   ap_fifo  |  fifo_U_tmp_1_in_V |    pointer   |
|fifo_U_tmp_1_out_V_din     | out |   32|   ap_fifo  | fifo_U_tmp_1_out_V |    pointer   |
|fifo_U_tmp_1_out_V_full_n  |  in |    1|   ap_fifo  | fifo_U_tmp_1_out_V |    pointer   |
|fifo_U_tmp_1_out_V_write   | out |    1|   ap_fifo  | fifo_U_tmp_1_out_V |    pointer   |
|fifo_L_drain_out_V_din     | out |   32|   ap_fifo  | fifo_L_drain_out_V |    pointer   |
|fifo_L_drain_out_V_full_n  |  in |    1|   ap_fifo  | fifo_L_drain_out_V |    pointer   |
|fifo_L_drain_out_V_write   | out |    1|   ap_fifo  | fifo_L_drain_out_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 27, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 29 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 2 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%local_prev_V_0_0_0579 = alloca float"   --->   Operation 30 'alloca' 'local_prev_V_0_0_0579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%local_U_tmp_0_1_0580 = alloca float"   --->   Operation 31 'alloca' 'local_U_tmp_0_1_0580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = alloca float"   --->   Operation 32 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_993 = alloca float"   --->   Operation 33 'alloca' 'tmp_993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_994 = alloca float"   --->   Operation 34 'alloca' 'tmp_994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_995 = alloca float"   --->   Operation 35 'alloca' 'tmp_995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_996 = alloca float"   --->   Operation 36 'alloca' 'tmp_996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_V_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_V_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_tmp_1_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_tmp_1_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_L_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.60ns)   --->   "br label %1" [src/kernel_kernel.cpp:315]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.97>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_0410_0 = phi i5 [ 15, %0 ], [ %c2_V, %hls_label_259_end ]"   --->   Operation 43 'phi' 'p_0410_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.63ns)   --->   "%icmp_ln315 = icmp eq i5 %p_0410_0, -12" [src/kernel_kernel.cpp:315]   --->   Operation 44 'icmp' 'icmp_ln315' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln315, label %4, label %hls_label_259_begin" [src/kernel_kernel.cpp:315]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.34ns)   --->   "%add_ln323 = add i5 %p_0410_0, -15" [src/kernel_kernel.cpp:323]   --->   Operation 47 'add' 'add_ln323' <Predicate = (!icmp_ln315)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.63ns)   --->   "%icmp_ln323 = icmp eq i5 %add_ln323, 0" [src/kernel_kernel.cpp:323]   --->   Operation 48 'icmp' 'icmp_ln323' <Predicate = (!icmp_ln315)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.63ns)   --->   "%icmp_ln879 = icmp eq i5 %p_0410_0, 15" [src/kernel_kernel.cpp:336]   --->   Operation 49 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln315)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %2, label %_ifconv" [src/kernel_kernel.cpp:336]   --->   Operation 50 'br' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.63ns)   --->   "%icmp_ln341 = icmp eq i5 %p_0410_0, -15" [src/kernel_kernel.cpp:341]   --->   Operation 51 'icmp' 'icmp_ln341' <Predicate = (!icmp_ln315 & !icmp_ln879)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.63ns)   --->   "%icmp_ln341_90 = icmp eq i5 %p_0410_0, -14" [src/kernel_kernel.cpp:341]   --->   Operation 52 'icmp' 'icmp_ln341_90' <Predicate = (!icmp_ln315 & !icmp_ln879)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.63ns)   --->   "%icmp_ln341_91 = icmp eq i5 %p_0410_0, -16" [src/kernel_kernel.cpp:341]   --->   Operation 53 'icmp' 'icmp_ln341_91' <Predicate = (!icmp_ln315 & !icmp_ln879)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.65ns)   --->   "switch i5 %p_0410_0, label %branch104 [
    i5 -16, label %_ifconv.branch101_crit_edge
    i5 -15, label %branch102
    i5 -14, label %branch103
  ]" [src/kernel_kernel.cpp:341]   --->   Operation 54 'switch' <Predicate = (!icmp_ln315 & !icmp_ln879)> <Delay = 0.65>
ST_2 : Operation 55 [1/1] (0.63ns)   --->   "%icmp_ln343 = icmp eq i5 %add_ln323, 1" [src/kernel_kernel.cpp:343]   --->   Operation 55 'icmp' 'icmp_ln343' <Predicate = (!icmp_ln315)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.63ns)   --->   "%icmp_ln343_1294 = icmp eq i5 %add_ln323, 2" [src/kernel_kernel.cpp:343]   --->   Operation 56 'icmp' 'icmp_ln343_1294' <Predicate = (!icmp_ln315)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.63ns)   --->   "%icmp_ln343_1295 = icmp eq i5 %add_ln323, 3" [src/kernel_kernel.cpp:343]   --->   Operation 57 'icmp' 'icmp_ln343_1295' <Predicate = (!icmp_ln315)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_1003 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_0410_0, i32 4)" [src/kernel_kernel.cpp:344]   --->   Operation 58 'bitselect' 'tmp_1003' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %tmp_1003, label %3, label %hls_label_259_end" [src/kernel_kernel.cpp:344]   --->   Operation 59 'br' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.34ns)   --->   "%c2_V = add i5 %p_0410_0, 1" [src/kernel_kernel.cpp:315]   --->   Operation 60 'add' 'c2_V' <Predicate = (!icmp_ln315)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%local_prev_V_0_0_0579_load = load float* %local_prev_V_0_0_0579" [src/kernel_kernel.cpp:323]   --->   Operation 61 'load' 'local_prev_V_0_0_0579_load' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%local_U_tmp_0_1_0580_load = load float* %local_U_tmp_0_1_0580" [src/kernel_kernel.cpp:333]   --->   Operation 62 'load' 'local_U_tmp_0_1_0580_load' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.21ns)   --->   "%tmp_997 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_V_in_V)" [src/kernel_kernel.cpp:322]   --->   Operation 63 'read' 'tmp_997' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 64 [1/1] (0.22ns)   --->   "%select_ln323 = select i1 %icmp_ln323, float %tmp_997, float %local_prev_V_0_0_0579_load" [src/kernel_kernel.cpp:323]   --->   Operation 64 'select' 'select_ln323' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.21ns)   --->   "%tmp_999 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_tmp_1_in_V)" [src/kernel_kernel.cpp:332]   --->   Operation 65 'read' 'tmp_999' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 66 [1/1] (0.22ns)   --->   "%select_ln333 = select i1 %icmp_ln323, float %tmp_999, float %local_U_tmp_0_1_0580_load" [src/kernel_kernel.cpp:333]   --->   Operation 66 'select' 'select_ln333' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_U_tmp_1_out_V, float %tmp_999)" [src/kernel_kernel.cpp:335]   --->   Operation 67 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "store float %select_ln333, float* %local_U_tmp_0_1_0580" [src/kernel_kernel.cpp:336]   --->   Operation 68 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "store float %select_ln323, float* %local_prev_V_0_0_0579" [src/kernel_kernel.cpp:336]   --->   Operation 69 'store' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 70 [12/12] (2.32ns)   --->   "%tmp_246 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 70 'fdiv' 'tmp_246' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 71 [11/12] (2.32ns)   --->   "%tmp_246 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 71 'fdiv' 'tmp_246' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 72 [10/12] (2.32ns)   --->   "%tmp_246 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 72 'fdiv' 'tmp_246' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 73 [9/12] (2.32ns)   --->   "%tmp_246 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 73 'fdiv' 'tmp_246' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 74 [8/12] (2.32ns)   --->   "%tmp_246 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 74 'fdiv' 'tmp_246' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 75 [7/12] (2.32ns)   --->   "%tmp_246 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 75 'fdiv' 'tmp_246' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 76 [6/12] (2.32ns)   --->   "%tmp_246 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 76 'fdiv' 'tmp_246' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 77 [5/12] (2.32ns)   --->   "%tmp_246 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 77 'fdiv' 'tmp_246' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 78 [4/12] (2.32ns)   --->   "%tmp_246 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 78 'fdiv' 'tmp_246' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 79 [3/12] (2.32ns)   --->   "%tmp_246 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 79 'fdiv' 'tmp_246' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 80 [2/12] (2.32ns)   --->   "%tmp_246 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 80 'fdiv' 'tmp_246' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "%local_L_tmp_0_0_0581_load = load float* %tmp" [src/kernel_kernel.cpp:341]   --->   Operation 81 'load' 'local_L_tmp_0_0_0581_load' <Predicate = (!icmp_ln879 & icmp_ln341_91)> <Delay = 0.00>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_993_load = load float* %tmp_993" [src/kernel_kernel.cpp:341]   --->   Operation 82 'load' 'tmp_993_load' <Predicate = (!icmp_ln879 & icmp_ln341 & !icmp_ln341_90 & !icmp_ln341_91)> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_994_load = load float* %tmp_994" [src/kernel_kernel.cpp:341]   --->   Operation 83 'load' 'tmp_994_load' <Predicate = (!icmp_ln879 & icmp_ln341_90 & !icmp_ln341_91)> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_995_load = load float* %tmp_995" [src/kernel_kernel.cpp:341]   --->   Operation 84 'load' 'tmp_995_load' <Predicate = (!icmp_ln879 & !icmp_ln341 & !icmp_ln341_90 & !icmp_ln341_91)> <Delay = 0.00>
ST_15 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node tmp_1001)   --->   "%tmp_1000 = select i1 %icmp_ln341, float %tmp_993_load, float %tmp_995_load" [src/kernel_kernel.cpp:341]   --->   Operation 85 'select' 'tmp_1000' <Predicate = (!icmp_ln879 & !icmp_ln341_90 & !icmp_ln341_91)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 86 [1/1] (0.22ns) (out node of the LUT)   --->   "%tmp_1001 = select i1 %icmp_ln341_90, float %tmp_994_load, float %tmp_1000" [src/kernel_kernel.cpp:341]   --->   Operation 86 'select' 'tmp_1001' <Predicate = (!icmp_ln879 & !icmp_ln341_91)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 87 [1/1] (0.22ns) (out node of the LUT)   --->   "%tmp_1002 = select i1 %icmp_ln341_91, float %local_L_tmp_0_0_0581_load, float %tmp_1001" [src/kernel_kernel.cpp:341]   --->   Operation 87 'select' 'tmp_1002' <Predicate = (!icmp_ln879)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "store float %tmp_1002, float* %tmp_995" [src/kernel_kernel.cpp:341]   --->   Operation 88 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 18)> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "store float %tmp_1002, float* %tmp_994" [src/kernel_kernel.cpp:341]   --->   Operation 89 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 17)> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "store float %tmp_1002, float* %tmp_993" [src/kernel_kernel.cpp:341]   --->   Operation 90 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 16)> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "store float %tmp_1002, float* %tmp_996" [src/kernel_kernel.cpp:341]   --->   Operation 91 'store' <Predicate = (!icmp_ln879 & p_0410_0 != 16 & p_0410_0 != 17 & p_0410_0 != 18)> <Delay = 0.00>
ST_15 : Operation 92 [1/12] (2.32ns)   --->   "%tmp_246 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 92 'fdiv' 'tmp_246' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "store float %tmp_246, float* %tmp" [src/kernel_kernel.cpp:340]   --->   Operation 93 'store' <Predicate = (icmp_ln879)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.21>
ST_16 : Operation 94 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_L_drain_out_V, float %tmp_246)" [src/kernel_kernel.cpp:339]   --->   Operation 94 'write' <Predicate = (icmp_ln879)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "%local_L_tmp_0_0_0581_load5 = load float* %tmp" [src/kernel_kernel.cpp:343]   --->   Operation 95 'load' 'local_L_tmp_0_0_0581_load5' <Predicate = (icmp_ln323 & !icmp_ln343 & !icmp_ln343_1294 & !icmp_ln343_1295)> <Delay = 0.00>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_993_load_1 = load float* %tmp_993" [src/kernel_kernel.cpp:343]   --->   Operation 96 'load' 'tmp_993_load_1' <Predicate = (icmp_ln343 & !icmp_ln343_1294 & !icmp_ln343_1295)> <Delay = 0.00>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_994_load_1 = load float* %tmp_994" [src/kernel_kernel.cpp:343]   --->   Operation 97 'load' 'tmp_994_load_1' <Predicate = (icmp_ln343_1294 & !icmp_ln343_1295)> <Delay = 0.00>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_995_load_1 = load float* %tmp_995" [src/kernel_kernel.cpp:343]   --->   Operation 98 'load' 'tmp_995_load_1' <Predicate = (icmp_ln343_1295)> <Delay = 0.00>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_996_load = load float* %tmp_996" [src/kernel_kernel.cpp:343]   --->   Operation 99 'load' 'tmp_996_load' <Predicate = (!icmp_ln323 & !icmp_ln343 & !icmp_ln343_1294 & !icmp_ln343_1295)> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_1410)   --->   "%select_ln343 = select i1 %icmp_ln323, float %local_L_tmp_0_0_0581_load5, float %tmp_996_load" [src/kernel_kernel.cpp:343]   --->   Operation 100 'select' 'select_ln343' <Predicate = (!icmp_ln343 & !icmp_ln343_1294 & !icmp_ln343_1295)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 101 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln343_1410 = select i1 %icmp_ln343, float %tmp_993_load_1, float %select_ln343" [src/kernel_kernel.cpp:343]   --->   Operation 101 'select' 'select_ln343_1410' <Predicate = (!icmp_ln343_1294 & !icmp_ln343_1295)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_1412)   --->   "%select_ln343_1411 = select i1 %icmp_ln343_1294, float %tmp_994_load_1, float %select_ln343_1410" [src/kernel_kernel.cpp:343]   --->   Operation 102 'select' 'select_ln343_1411' <Predicate = (!icmp_ln343_1295)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 103 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln343_1412 = select i1 %icmp_ln343_1295, float %tmp_995_load_1, float %select_ln343_1411" [src/kernel_kernel.cpp:343]   --->   Operation 103 'select' 'select_ln343_1412' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 104 [4/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_1412, %tmp_999" [src/kernel_kernel.cpp:343]   --->   Operation 104 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 105 [3/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_1412, %tmp_999" [src/kernel_kernel.cpp:343]   --->   Operation 105 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 106 [2/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_1412, %tmp_999" [src/kernel_kernel.cpp:343]   --->   Operation 106 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 107 [1/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_1412, %tmp_999" [src/kernel_kernel.cpp:343]   --->   Operation 107 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 108 [7/7] (2.34ns)   --->   "%tmp_109 = fsub float %tmp_997, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 108 'fsub' 'tmp_109' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 109 [6/7] (2.34ns)   --->   "%tmp_109 = fsub float %tmp_997, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 109 'fsub' 'tmp_109' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 110 [5/7] (2.34ns)   --->   "%tmp_109 = fsub float %tmp_997, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 110 'fsub' 'tmp_109' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 111 [4/7] (2.34ns)   --->   "%tmp_109 = fsub float %tmp_997, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 111 'fsub' 'tmp_109' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.34>
ST_25 : Operation 112 [3/7] (2.34ns)   --->   "%tmp_109 = fsub float %tmp_997, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 112 'fsub' 'tmp_109' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 113 [2/7] (2.34ns)   --->   "%tmp_109 = fsub float %tmp_997, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 113 'fsub' 'tmp_109' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.34>
ST_27 : Operation 114 [1/7] (2.34ns)   --->   "%tmp_109 = fsub float %tmp_997, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 114 'fsub' 'tmp_109' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.21>
ST_28 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_245 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str350)" [src/kernel_kernel.cpp:315]   --->   Operation 115 'specregionbegin' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:316]   --->   Operation 116 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 117 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:341]   --->   Operation 117 'br' <Predicate = (!icmp_ln879 & p_0410_0 == 18)> <Delay = 0.00>
ST_28 : Operation 118 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:341]   --->   Operation 118 'br' <Predicate = (!icmp_ln879 & p_0410_0 == 17)> <Delay = 0.00>
ST_28 : Operation 119 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:341]   --->   Operation 119 'br' <Predicate = (!icmp_ln879 & p_0410_0 == 16)> <Delay = 0.00>
ST_28 : Operation 120 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:341]   --->   Operation 120 'br' <Predicate = (!icmp_ln879 & p_0410_0 != 16 & p_0410_0 != 17 & p_0410_0 != 18)> <Delay = 0.00>
ST_28 : Operation 121 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:340]   --->   Operation 121 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_28 : Operation 122 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_V_out_V, float %tmp_109)" [src/kernel_kernel.cpp:345]   --->   Operation 122 'write' <Predicate = (tmp_1003)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_28 : Operation 123 [1/1] (0.00ns)   --->   "br label %hls_label_259_end" [src/kernel_kernel.cpp:345]   --->   Operation 123 'br' <Predicate = (tmp_1003)> <Delay = 0.00>
ST_28 : Operation 124 [1/1] (0.00ns)   --->   "%empty_1186 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str350, i32 %tmp_245)" [src/kernel_kernel.cpp:348]   --->   Operation 124 'specregionend' 'empty_1186' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_28 : Operation 125 [1/1] (0.00ns)   --->   "br label %1" [src/kernel_kernel.cpp:315]   --->   Operation 125 'br' <Predicate = (!icmp_ln315)> <Delay = 0.00>

State 29 <SV = 2> <Delay = 0.00>
ST_29 : Operation 126 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:349]   --->   Operation 126 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_V_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_V_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_U_tmp_1_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_U_tmp_1_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_L_drain_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
local_prev_V_0_0_0579      (alloca           ) [ 001111111111111111111111111110]
local_U_tmp_0_1_0580       (alloca           ) [ 001111111111111111111111111110]
tmp                        (alloca           ) [ 001111111111111111111111111110]
tmp_993                    (alloca           ) [ 001111111111111111111111111110]
tmp_994                    (alloca           ) [ 001111111111111111111111111110]
tmp_995                    (alloca           ) [ 001111111111111111111111111110]
tmp_996                    (alloca           ) [ 001111111111111111111111111110]
specinterface_ln0          (specinterface    ) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 000000000000000000000000000000]
br_ln315                   (br               ) [ 011111111111111111111111111110]
p_0410_0                   (phi              ) [ 001111111111111111111111111110]
icmp_ln315                 (icmp             ) [ 001111111111111111111111111110]
empty                      (speclooptripcount) [ 000000000000000000000000000000]
br_ln315                   (br               ) [ 000000000000000000000000000000]
add_ln323                  (add              ) [ 000000000000000000000000000000]
icmp_ln323                 (icmp             ) [ 001111111111111110000000000000]
icmp_ln879                 (icmp             ) [ 001111111111111111111111111110]
br_ln336                   (br               ) [ 000000000000000000000000000000]
icmp_ln341                 (icmp             ) [ 001111111111111100000000000000]
icmp_ln341_90              (icmp             ) [ 001111111111111100000000000000]
icmp_ln341_91              (icmp             ) [ 001111111111111100000000000000]
switch_ln341               (switch           ) [ 000000000000000000000000000000]
icmp_ln343                 (icmp             ) [ 001111111111111110000000000000]
icmp_ln343_1294            (icmp             ) [ 001111111111111110000000000000]
icmp_ln343_1295            (icmp             ) [ 001111111111111110000000000000]
tmp_1003                   (bitselect        ) [ 001111111111111111111111111110]
br_ln344                   (br               ) [ 000000000000000000000000000000]
c2_V                       (add              ) [ 011111111111111111111111111110]
local_prev_V_0_0_0579_load (load             ) [ 000000000000000000000000000000]
local_U_tmp_0_1_0580_load  (load             ) [ 000000000000000000000000000000]
tmp_997                    (read             ) [ 001011111111111111111111111100]
select_ln323               (select           ) [ 001011111111111100000000000000]
tmp_999                    (read             ) [ 001011111111111111111000000000]
select_ln333               (select           ) [ 001011111111111100000000000000]
write_ln335                (write            ) [ 000000000000000000000000000000]
store_ln336                (store            ) [ 000000000000000000000000000000]
store_ln336                (store            ) [ 000000000000000000000000000000]
local_L_tmp_0_0_0581_load  (load             ) [ 000000000000000000000000000000]
tmp_993_load               (load             ) [ 000000000000000000000000000000]
tmp_994_load               (load             ) [ 000000000000000000000000000000]
tmp_995_load               (load             ) [ 000000000000000000000000000000]
tmp_1000                   (select           ) [ 000000000000000000000000000000]
tmp_1001                   (select           ) [ 000000000000000000000000000000]
tmp_1002                   (select           ) [ 000000000000000000000000000000]
store_ln341                (store            ) [ 000000000000000000000000000000]
store_ln341                (store            ) [ 000000000000000000000000000000]
store_ln341                (store            ) [ 000000000000000000000000000000]
store_ln341                (store            ) [ 000000000000000000000000000000]
tmp_246                    (fdiv             ) [ 001000000000000010000000000000]
store_ln340                (store            ) [ 000000000000000000000000000000]
write_ln339                (write            ) [ 000000000000000000000000000000]
local_L_tmp_0_0_0581_load5 (load             ) [ 000000000000000000000000000000]
tmp_993_load_1             (load             ) [ 000000000000000000000000000000]
tmp_994_load_1             (load             ) [ 000000000000000000000000000000]
tmp_995_load_1             (load             ) [ 000000000000000000000000000000]
tmp_996_load               (load             ) [ 000000000000000000000000000000]
select_ln343               (select           ) [ 000000000000000000000000000000]
select_ln343_1410          (select           ) [ 000000000000000000000000000000]
select_ln343_1411          (select           ) [ 000000000000000000000000000000]
select_ln343_1412          (select           ) [ 001000000000000001111000000000]
tmp_s                      (fmul             ) [ 001000000000000000000111111100]
tmp_109                    (fsub             ) [ 001000000000000000000000000010]
tmp_245                    (specregionbegin  ) [ 000000000000000000000000000000]
specpipeline_ln316         (specpipeline     ) [ 000000000000000000000000000000]
br_ln341                   (br               ) [ 000000000000000000000000000000]
br_ln341                   (br               ) [ 000000000000000000000000000000]
br_ln341                   (br               ) [ 000000000000000000000000000000]
br_ln341                   (br               ) [ 000000000000000000000000000000]
br_ln340                   (br               ) [ 000000000000000000000000000000]
write_ln345                (write            ) [ 000000000000000000000000000000]
br_ln345                   (br               ) [ 000000000000000000000000000000]
empty_1186                 (specregionend    ) [ 000000000000000000000000000000]
br_ln315                   (br               ) [ 011111111111111111111111111110]
ret_ln349                  (ret              ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_V_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_V_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_V_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_V_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_U_tmp_1_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_tmp_1_in_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_U_tmp_1_out_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_tmp_1_out_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fifo_L_drain_out_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_L_drain_out_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str350"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="local_prev_V_0_0_0579_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_prev_V_0_0_0579/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="local_U_tmp_0_1_0580_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_U_tmp_0_1_0580/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_993_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_993/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_994_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_994/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_995_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_995/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_996_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_996/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_997_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_997/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_999_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_999/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln335_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln335/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln339_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="1"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln339/16 "/>
</bind>
</comp>

<comp id="117" class="1004" name="write_ln345_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="0" index="2" bw="32" slack="1"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln345/28 "/>
</bind>
</comp>

<comp id="124" class="1005" name="p_0410_0_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="1"/>
<pin id="126" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_0410_0 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_0410_0_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="5" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0410_0/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="18"/>
<pin id="138" dir="0" index="1" bw="32" slack="1"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_109/21 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="0" index="1" bw="32" slack="14"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/17 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_246/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln315_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="0"/>
<pin id="150" dir="0" index="1" bw="5" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="26"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln315/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln323_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="0" index="1" bw="5" slack="0"/>
<pin id="157" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln323/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln323_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="0" index="1" bw="5" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln323/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln879_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="5" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln341_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="0" index="1" bw="5" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln341/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln341_90_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="0"/>
<pin id="180" dir="0" index="1" bw="5" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln341_90/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln341_91_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="0" index="1" bw="5" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln341_91/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln343_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="0" index="1" bw="5" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln343/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln343_1294_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="0" index="1" bw="5" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln343_1294/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln343_1295_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="0" index="1" bw="5" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln343_1295/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_1003_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="5" slack="0"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="1" index="3" bw="1" slack="26"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1003/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="c2_V_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2_V/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="local_prev_V_0_0_0579_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_prev_V_0_0_0579_load/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="local_U_tmp_0_1_0580_load_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="2"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_U_tmp_0_1_0580_load/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="select_ln323_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="32" slack="0"/>
<pin id="232" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="select_ln333_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="0" index="2" bw="32" slack="0"/>
<pin id="239" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln333/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln336_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="2"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln336/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln336_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="2"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln336/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="local_L_tmp_0_0_0581_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="14"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_L_tmp_0_0_0581_load/15 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_993_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="14"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_993_load/15 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_994_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="14"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_994_load/15 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_995_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="14"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_995_load/15 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_1000_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="13"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="32" slack="0"/>
<pin id="268" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1000/15 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_1001_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="13"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="0" index="2" bw="32" slack="0"/>
<pin id="275" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1001/15 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_1002_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="13"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="0" index="2" bw="32" slack="0"/>
<pin id="282" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1002/15 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln341_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="14"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln341/15 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln341_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="14"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln341/15 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln341_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="14"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln341/15 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln341_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="14"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln341/15 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln340_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="14"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln340/15 "/>
</bind>
</comp>

<comp id="310" class="1004" name="local_L_tmp_0_0_0581_load5_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="15"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_L_tmp_0_0_0581_load5/16 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_993_load_1_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="15"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_993_load_1/16 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_994_load_1_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="15"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_994_load_1/16 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_995_load_1_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="15"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_995_load_1/16 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_996_load_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="15"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_996_load/16 "/>
</bind>
</comp>

<comp id="325" class="1004" name="select_ln343_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="14"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="0" index="2" bw="32" slack="0"/>
<pin id="329" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln343/16 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln343_1410_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="14"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="32" slack="0"/>
<pin id="336" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln343_1410/16 "/>
</bind>
</comp>

<comp id="339" class="1004" name="select_ln343_1411_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="14"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="0" index="2" bw="32" slack="0"/>
<pin id="343" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln343_1411/16 "/>
</bind>
</comp>

<comp id="346" class="1004" name="select_ln343_1412_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="14"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="32" slack="0"/>
<pin id="350" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln343_1412/16 "/>
</bind>
</comp>

<comp id="353" class="1005" name="local_prev_V_0_0_0579_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="2"/>
<pin id="355" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="local_prev_V_0_0_0579 "/>
</bind>
</comp>

<comp id="359" class="1005" name="local_U_tmp_0_1_0580_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="2"/>
<pin id="361" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="local_U_tmp_0_1_0580 "/>
</bind>
</comp>

<comp id="365" class="1005" name="tmp_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="14"/>
<pin id="367" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="372" class="1005" name="tmp_993_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="14"/>
<pin id="374" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp_993 "/>
</bind>
</comp>

<comp id="379" class="1005" name="tmp_994_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="14"/>
<pin id="381" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp_994 "/>
</bind>
</comp>

<comp id="386" class="1005" name="tmp_995_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="14"/>
<pin id="388" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp_995 "/>
</bind>
</comp>

<comp id="393" class="1005" name="tmp_996_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="14"/>
<pin id="395" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp_996 "/>
</bind>
</comp>

<comp id="399" class="1005" name="icmp_ln315_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="26"/>
<pin id="401" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln315 "/>
</bind>
</comp>

<comp id="403" class="1005" name="icmp_ln323_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln323 "/>
</bind>
</comp>

<comp id="410" class="1005" name="icmp_ln879_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="2"/>
<pin id="412" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="414" class="1005" name="icmp_ln341_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="13"/>
<pin id="416" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="icmp_ln341 "/>
</bind>
</comp>

<comp id="419" class="1005" name="icmp_ln341_90_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="13"/>
<pin id="421" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="icmp_ln341_90 "/>
</bind>
</comp>

<comp id="424" class="1005" name="icmp_ln341_91_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="13"/>
<pin id="426" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="icmp_ln341_91 "/>
</bind>
</comp>

<comp id="429" class="1005" name="icmp_ln343_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="14"/>
<pin id="431" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="icmp_ln343 "/>
</bind>
</comp>

<comp id="434" class="1005" name="icmp_ln343_1294_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="14"/>
<pin id="436" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="icmp_ln343_1294 "/>
</bind>
</comp>

<comp id="439" class="1005" name="icmp_ln343_1295_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="14"/>
<pin id="441" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="icmp_ln343_1295 "/>
</bind>
</comp>

<comp id="444" class="1005" name="tmp_1003_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="26"/>
<pin id="446" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1003 "/>
</bind>
</comp>

<comp id="448" class="1005" name="c2_V_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="0"/>
<pin id="450" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c2_V "/>
</bind>
</comp>

<comp id="453" class="1005" name="tmp_997_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="18"/>
<pin id="455" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="tmp_997 "/>
</bind>
</comp>

<comp id="458" class="1005" name="select_ln323_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln323 "/>
</bind>
</comp>

<comp id="463" class="1005" name="tmp_999_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="14"/>
<pin id="465" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp_999 "/>
</bind>
</comp>

<comp id="468" class="1005" name="select_ln333_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln333 "/>
</bind>
</comp>

<comp id="473" class="1005" name="tmp_246_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_246 "/>
</bind>
</comp>

<comp id="478" class="1005" name="select_ln343_1412_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln343_1412 "/>
</bind>
</comp>

<comp id="483" class="1005" name="tmp_s_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="488" class="1005" name="tmp_109_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_109 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="50" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="50" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="52" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="96" pin="2"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="52" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="52" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="128" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="152"><net_src comp="128" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="128" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="128" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="128" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="128" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="36" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="128" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="154" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="154" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="154" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="46" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="128" pin="4"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="128" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="233"><net_src comp="90" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="234"><net_src comp="222" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="240"><net_src comp="96" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="241"><net_src comp="225" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="228" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="269"><net_src comp="255" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="270"><net_src comp="261" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="258" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="264" pin="3"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="252" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="284"><net_src comp="271" pin="3"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="278" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="278" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="278" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="278" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="144" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="330"><net_src comp="310" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="322" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="313" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="338"><net_src comp="325" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="316" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="345"><net_src comp="332" pin="3"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="319" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="352"><net_src comp="339" pin="3"/><net_sink comp="346" pin=2"/></net>

<net id="356"><net_src comp="62" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="362"><net_src comp="66" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="368"><net_src comp="70" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="371"><net_src comp="365" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="375"><net_src comp="74" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="382"><net_src comp="78" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="385"><net_src comp="379" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="389"><net_src comp="82" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="392"><net_src comp="386" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="396"><net_src comp="86" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="402"><net_src comp="148" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="160" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="409"><net_src comp="403" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="413"><net_src comp="166" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="172" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="422"><net_src comp="178" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="427"><net_src comp="184" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="432"><net_src comp="190" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="437"><net_src comp="196" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="442"><net_src comp="202" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="447"><net_src comp="208" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="216" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="456"><net_src comp="90" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="461"><net_src comp="228" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="466"><net_src comp="96" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="471"><net_src comp="235" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="476"><net_src comp="144" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="481"><net_src comp="346" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="486"><net_src comp="140" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="491"><net_src comp="136" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="117" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_V_in_V | {}
	Port: fifo_V_out_V | {28 }
	Port: fifo_U_tmp_1_in_V | {}
	Port: fifo_U_tmp_1_out_V | {3 }
	Port: fifo_L_drain_out_V | {16 }
 - Input state : 
	Port: PE<15, 16> : fifo_V_in_V | {3 }
	Port: PE<15, 16> : fifo_V_out_V | {}
	Port: PE<15, 16> : fifo_U_tmp_1_in_V | {3 }
	Port: PE<15, 16> : fifo_U_tmp_1_out_V | {}
	Port: PE<15, 16> : fifo_L_drain_out_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln315 : 1
		br_ln315 : 2
		add_ln323 : 1
		icmp_ln323 : 2
		icmp_ln879 : 1
		br_ln336 : 2
		icmp_ln341 : 1
		icmp_ln341_90 : 1
		icmp_ln341_91 : 1
		switch_ln341 : 1
		icmp_ln343 : 2
		icmp_ln343_1294 : 2
		icmp_ln343_1295 : 2
		tmp_1003 : 1
		br_ln344 : 2
		c2_V : 1
	State 3
		store_ln336 : 1
		store_ln336 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		tmp_1000 : 1
		tmp_1001 : 2
		tmp_1002 : 3
		store_ln341 : 4
		store_ln341 : 4
		store_ln341 : 4
		store_ln341 : 4
		store_ln340 : 1
	State 16
		select_ln343 : 1
		select_ln343_1410 : 2
		select_ln343_1411 : 3
		select_ln343_1412 : 4
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		empty_1186 : 1
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   fdiv   |        grp_fu_144        |    0    |   564   |   769   |
|----------|--------------------------|---------|---------|---------|
|   fadd   |        grp_fu_136        |    2    |   318   |   198   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln323_fu_228   |    0    |    0    |    32   |
|          |    select_ln333_fu_235   |    0    |    0    |    32   |
|          |      tmp_1000_fu_264     |    0    |    0    |    32   |
|          |      tmp_1001_fu_271     |    0    |    0    |    32   |
|  select  |      tmp_1002_fu_278     |    0    |    0    |    32   |
|          |    select_ln343_fu_325   |    0    |    0    |    32   |
|          | select_ln343_1410_fu_332 |    0    |    0    |    32   |
|          | select_ln343_1411_fu_339 |    0    |    0    |    32   |
|          | select_ln343_1412_fu_346 |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|   fmul   |        grp_fu_140        |    3    |   143   |    78   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln315_fu_148    |    0    |    0    |    11   |
|          |     icmp_ln323_fu_160    |    0    |    0    |    11   |
|          |     icmp_ln879_fu_166    |    0    |    0    |    11   |
|          |     icmp_ln341_fu_172    |    0    |    0    |    11   |
|   icmp   |   icmp_ln341_90_fu_178   |    0    |    0    |    11   |
|          |   icmp_ln341_91_fu_184   |    0    |    0    |    11   |
|          |     icmp_ln343_fu_190    |    0    |    0    |    11   |
|          |  icmp_ln343_1294_fu_196  |    0    |    0    |    11   |
|          |  icmp_ln343_1295_fu_202  |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|    add   |     add_ln323_fu_154     |    0    |    0    |    6    |
|          |        c2_V_fu_216       |    0    |    0    |    6    |
|----------|--------------------------|---------|---------|---------|
|   read   |    tmp_997_read_fu_90    |    0    |    0    |    0    |
|          |    tmp_999_read_fu_96    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          | write_ln335_write_fu_102 |    0    |    0    |    0    |
|   write  | write_ln339_write_fu_110 |    0    |    0    |    0    |
|          | write_ln345_write_fu_117 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| bitselect|      tmp_1003_fu_208     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    5    |   1025  |   1444  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         c2_V_reg_448        |    5   |
|      icmp_ln315_reg_399     |    1   |
|      icmp_ln323_reg_403     |    1   |
|    icmp_ln341_90_reg_419    |    1   |
|    icmp_ln341_91_reg_424    |    1   |
|      icmp_ln341_reg_414     |    1   |
|   icmp_ln343_1294_reg_434   |    1   |
|   icmp_ln343_1295_reg_439   |    1   |
|      icmp_ln343_reg_429     |    1   |
|      icmp_ln879_reg_410     |    1   |
| local_U_tmp_0_1_0580_reg_359|   32   |
|local_prev_V_0_0_0579_reg_353|   32   |
|       p_0410_0_reg_124      |    5   |
|     select_ln323_reg_458    |   32   |
|     select_ln333_reg_468    |   32   |
|  select_ln343_1412_reg_478  |   32   |
|       tmp_1003_reg_444      |    1   |
|       tmp_109_reg_488       |   32   |
|       tmp_246_reg_473       |   32   |
|       tmp_993_reg_372       |   32   |
|       tmp_994_reg_379       |   32   |
|       tmp_995_reg_386       |   32   |
|       tmp_996_reg_393       |   32   |
|       tmp_997_reg_453       |   32   |
|       tmp_999_reg_463       |   32   |
|         tmp_reg_365         |   32   |
|        tmp_s_reg_483        |   32   |
+-----------------------------+--------+
|            Total            |   500  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| p_0410_0_reg_124 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  0.603  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |  1025  |  1444  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   500  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    0   |  1525  |  1453  |
+-----------+--------+--------+--------+--------+
