# AXI4 Data Width Converter - Detailed Specification

**Module Name:** `axi4_dwidth_converter`
**Version:** 1.0
**Date:** 2025-10-18
**Status:** Specification (Not Yet Implemented)
**Subsystem:** rtl/amba/axi4/

---

## Overview

The AXI4 Data Width Converter provides bidirectional data width conversion between AXI4 interfaces of different data widths. It supports both upsizing (narrow → wide) and downsizing (wide → narrow) operations while maintaining full AXI4 protocol compliance including burst transactions, out-of-order completion, and all AXI4 signals.

This module is essential for:
- Connecting narrow masters to wide memory interfaces (upsize for efficiency)
- Connecting wide masters to narrow peripherals (downsize for compatibility)
- Building heterogeneous SoCs with mixed data width components
- Optimizing memory bandwidth utilization

**Key Features:**
- **Bidirectional conversion:** Single module supports both upsize and downsize via parameter
- **Full AXI4 compliance:** All 5 channels (AW, W, B, AR, R) with full signal support
- **Burst preservation:** Maintains burst semantics across width conversion
- **Transaction ordering:** Preserves AXI4 ordering rules and ID-based matching
- **Error propagation:** Correctly forwards SLVERR/DECERR responses
- **Zero-padding/strobe handling:** Intelligent byte lane management
- **Performance optimized:** Minimal latency, pipelined architecture

---

## Conversion Modes

### 1. Upsize Mode (Narrow → Wide)

**Use Case:** Connect 32-bit CPU to 128-bit DDR interface

**Operation:**
- **Multiple narrow beats → Single wide beat**
- **Example:** 4× 32-bit transfers become 1× 128-bit transfer
- **Accumulates data** in shift register until wide beat complete
- **Merges strobes** (WSTRB) across accumulated beats
- **Address alignment** requirement (base address must align to wide width)

**Benefits:**
- Reduces bus utilization (fewer wide transactions)
- Improves memory efficiency
- Maximizes bandwidth to wide memories

**Challenges:**
- Must buffer multiple narrow beats before issuing wide transaction
- Strobe merging complexity
- Partial wide beat handling at burst boundaries

### 2. Downsize Mode (Wide → Narrow)

**Use Case:** Connect 128-bit DMA to 32-bit peripheral bus

**Operation:**
- **Single wide beat → Multiple narrow beats**
- **Example:** 1× 128-bit transfer becomes 4× 32-bit transfers
- **Splits data** into narrow segments
- **Distributes strobes** (WSTRB) to appropriate narrow beats
- **Generates multiple narrow transactions** per wide beat

**Benefits:**
- Enables access to narrow slaves from wide masters
- Maintains compatibility with legacy peripherals
- Allows mixed-width system integration

**Challenges:**
- Must serialize wide beat into multiple narrow beats
- Address generation for split transactions
- Error handling across split beats (any error → propagate to all)

---

## Module Declaration

```systemverilog
module axi4_dwidth_converter #(
    // Width Configuration
    parameter int S_AXI_DATA_WIDTH  = 32,           // Slave interface data width
    parameter int M_AXI_DATA_WIDTH  = 128,          // Master interface data width
    parameter int AXI_ID_WIDTH      = 8,            // Transaction ID width
    parameter int AXI_ADDR_WIDTH    = 32,           // Address bus width
    parameter int AXI_USER_WIDTH    = 1,            // User signal width

    // Buffer Depths
    parameter int AW_FIFO_DEPTH     = 4,            // Write address FIFO depth (2^N)
    parameter int W_FIFO_DEPTH      = 8,            // Write data FIFO depth (2^N)
    parameter int B_FIFO_DEPTH      = 4,            // Write response FIFO depth (2^N)
    parameter int AR_FIFO_DEPTH     = 4,            // Read address FIFO depth (2^N)
    parameter int R_FIFO_DEPTH      = 8,            // Read data FIFO depth (2^N)

    // Calculated Parameters (do not override)
    parameter int S_STRB_WIDTH      = S_AXI_DATA_WIDTH / 8,
    parameter int M_STRB_WIDTH      = M_AXI_DATA_WIDTH / 8,
    parameter int WIDTH_RATIO       = (S_AXI_DATA_WIDTH < M_AXI_DATA_WIDTH) ?
                                      (M_AXI_DATA_WIDTH / S_AXI_DATA_WIDTH) :
                                      (S_AXI_DATA_WIDTH / M_AXI_DATA_WIDTH),
    parameter int UPSIZE            = (S_AXI_DATA_WIDTH < M_AXI_DATA_WIDTH) ? 1 : 0,
    parameter int DOWNSIZE          = (S_AXI_DATA_WIDTH > M_AXI_DATA_WIDTH) ? 1 : 0,
    parameter int PTR_WIDTH         = $clog2(WIDTH_RATIO > 1 ? WIDTH_RATIO : 2)
) (
    // Global Clock and Reset
    input  logic                        aclk,
    input  logic                        aresetn,

    // Slave AXI Interface (Narrow in Upsize, Wide in Downsize)
    // Write Address Channel
    input  logic [AXI_ID_WIDTH-1:0]     s_axi_awid,
    input  logic [AXI_ADDR_WIDTH-1:0]   s_axi_awaddr,
    input  logic [7:0]                  s_axi_awlen,      // Burst length - 1
    input  logic [2:0]                  s_axi_awsize,     // Bytes per beat
    input  logic [1:0]                  s_axi_awburst,    // FIXED/INCR/WRAP
    input  logic                        s_axi_awlock,
    input  logic [3:0]                  s_axi_awcache,
    input  logic [2:0]                  s_axi_awprot,
    input  logic [3:0]                  s_axi_awqos,
    input  logic [3:0]                  s_axi_awregion,
    input  logic [AXI_USER_WIDTH-1:0]   s_axi_awuser,
    input  logic                        s_axi_awvalid,
    output logic                        s_axi_awready,

    // Write Data Channel
    input  logic [S_AXI_DATA_WIDTH-1:0] s_axi_wdata,
    input  logic [S_STRB_WIDTH-1:0]     s_axi_wstrb,
    input  logic                        s_axi_wlast,
    input  logic [AXI_USER_WIDTH-1:0]   s_axi_wuser,
    input  logic                        s_axi_wvalid,
    output logic                        s_axi_wready,

    // Write Response Channel
    output logic [AXI_ID_WIDTH-1:0]     s_axi_bid,
    output logic [1:0]                  s_axi_bresp,     // OKAY/EXOKAY/SLVERR/DECERR
    output logic [AXI_USER_WIDTH-1:0]   s_axi_buser,
    output logic                        s_axi_bvalid,
    input  logic                        s_axi_bready,

    // Read Address Channel
    input  logic [AXI_ID_WIDTH-1:0]     s_axi_arid,
    input  logic [AXI_ADDR_WIDTH-1:0]   s_axi_araddr,
    input  logic [7:0]                  s_axi_arlen,
    input  logic [2:0]                  s_axi_arsize,
    input  logic [1:0]                  s_axi_arburst,
    input  logic                        s_axi_arlock,
    input  logic [3:0]                  s_axi_arcache,
    input  logic [2:0]                  s_axi_arprot,
    input  logic [3:0]                  s_axi_arqos,
    input  logic [3:0]                  s_axi_arregion,
    input  logic [AXI_USER_WIDTH-1:0]   s_axi_aruser,
    input  logic                        s_axi_arvalid,
    output logic                        s_axi_arready,

    // Read Data Channel
    output logic [AXI_ID_WIDTH-1:0]     s_axi_rid,
    output logic [S_AXI_DATA_WIDTH-1:0] s_axi_rdata,
    output logic [1:0]                  s_axi_rresp,
    output logic                        s_axi_rlast,
    output logic [AXI_USER_WIDTH-1:0]   s_axi_ruser,
    output logic                        s_axi_rvalid,
    input  logic                        s_axi_rready,

    // Master AXI Interface (Wide in Upsize, Narrow in Downsize)
    // Write Address Channel
    output logic [AXI_ID_WIDTH-1:0]     m_axi_awid,
    output logic [AXI_ADDR_WIDTH-1:0]   m_axi_awaddr,
    output logic [7:0]                  m_axi_awlen,
    output logic [2:0]                  m_axi_awsize,
    output logic [1:0]                  m_axi_awburst,
    output logic                        m_axi_awlock,
    output logic [3:0]                  m_axi_awcache,
    output logic [2:0]                  m_axi_awprot,
    output logic [3:0]                  m_axi_awqos,
    output logic [3:0]                  m_axi_awregion,
    output logic [AXI_USER_WIDTH-1:0]   m_axi_awuser,
    output logic                        m_axi_awvalid,
    input  logic                        m_axi_awready,

    // Write Data Channel
    output logic [M_AXI_DATA_WIDTH-1:0] m_axi_wdata,
    output logic [M_STRB_WIDTH-1:0]     m_axi_wstrb,
    output logic                        m_axi_wlast,
    output logic [AXI_USER_WIDTH-1:0]   m_axi_wuser,
    output logic                        m_axi_wvalid,
    input  logic                        m_axi_wready,

    // Write Response Channel
    input  logic [AXI_ID_WIDTH-1:0]     m_axi_bid,
    input  logic [1:0]                  m_axi_bresp,
    input  logic [AXI_USER_WIDTH-1:0]   m_axi_buser,
    input  logic                        m_axi_bvalid,
    output logic                        m_axi_bready,

    // Read Address Channel
    output logic [AXI_ID_WIDTH-1:0]     m_axi_arid,
    output logic [AXI_ADDR_WIDTH-1:0]   m_axi_araddr,
    output logic [7:0]                  m_axi_arlen,
    output logic [2:0]                  m_axi_arsize,
    output logic [1:0]                  m_axi_arburst,
    output logic                        m_axi_arlock,
    output logic [3:0]                  m_axi_arcache,
    output logic [2:0]                  m_axi_arprot,
    output logic [3:0]                  m_axi_arqos,
    output logic [3:0]                  m_axi_arregion,
    output logic [AXI_USER_WIDTH-1:0]   m_axi_aruser,
    output logic                        m_axi_arvalid,
    input  logic                        m_axi_arready,

    // Read Data Channel
    input  logic [AXI_ID_WIDTH-1:0]     m_axi_rid,
    input  logic [M_AXI_DATA_WIDTH-1:0] m_axi_rdata,
    input  logic [1:0]                  m_axi_rresp,
    input  logic                        m_axi_rlast,
    input  logic [AXI_USER_WIDTH-1:0]   m_axi_ruser,
    input  logic                        m_axi_rvalid,
    output logic                        m_axi_rready,

    // Status/Debug Interface
    output logic                        busy,
    output logic [15:0]                 wr_transactions_pending,
    output logic [15:0]                 rd_transactions_pending
);
```

---

## Parameters

### Width Configuration Parameters

| Parameter | Type | Default | Valid Range | Description |
|-----------|------|---------|-------------|-------------|
| S_AXI_DATA_WIDTH | int | 32 | 8, 16, 32, 64, 128, 256, 512, 1024 | Slave interface data width (bytes) |
| M_AXI_DATA_WIDTH | int | 128 | 8, 16, 32, 64, 128, 256, 512, 1024 | Master interface data width (bytes) |
| AXI_ID_WIDTH | int | 8 | 1-16 | Transaction ID width |
| AXI_ADDR_WIDTH | int | 32 | 12-64 | Address bus width |
| AXI_USER_WIDTH | int | 1 | 0-1024 | User-defined signal width |

**Constraints:**
- **Power-of-2 requirement:** Both S_AXI_DATA_WIDTH and M_AXI_DATA_WIDTH must be powers of 2
- **Minimum ratio:** WIDTH_RATIO must be >= 2 (if widths are equal, no conversion needed)
- **Maximum ratio:** WIDTH_RATIO <= 16 (practical limit for single-module conversion)
- **Unidirectional conversion:** Either S < M (upsize) OR S > M (downsize), not both

### Buffer Depth Parameters

| Parameter | Type | Default | Valid Range | Description |
|-----------|------|---------|-------------|-------------|
| AW_FIFO_DEPTH | int | 4 | 1-8 | Write address channel FIFO depth (2^N entries) |
| W_FIFO_DEPTH | int | 8 | 1-10 | Write data channel FIFO depth (2^N entries) |
| B_FIFO_DEPTH | int | 4 | 1-8 | Write response channel FIFO depth (2^N entries) |
| AR_FIFO_DEPTH | int | 4 | 1-8 | Read address channel FIFO depth (2^N entries) |
| R_FIFO_DEPTH | int | 8 | 1-10 | Read data channel FIFO depth (2^N entries) |

**Sizing Guidelines:**
- **Upsize W_FIFO:** Should be >= WIDTH_RATIO (to buffer narrow beats for assembly)
- **Downsize R_FIFO:** Should be >= WIDTH_RATIO (to buffer split narrow beats)
- **Address FIFOs:** Should match expected outstanding transaction count
- **Response FIFOs:** Should match address FIFO depth (1:1 correspondence)

### Calculated Parameters (Read-Only)

| Parameter | Calculation | Description |
|-----------|-------------|-------------|
| S_STRB_WIDTH | S_AXI_DATA_WIDTH / 8 | Slave interface write strobe width |
| M_STRB_WIDTH | M_AXI_DATA_WIDTH / 8 | Master interface write strobe width |
| WIDTH_RATIO | max(S_AXI, M_AXI) / min(S_AXI, M_AXI) | Data width conversion ratio |
| UPSIZE | (S_AXI_DATA_WIDTH < M_AXI_DATA_WIDTH) ? 1 : 0 | Upsize mode flag |
| DOWNSIZE | (S_AXI_DATA_WIDTH > M_AXI_DATA_WIDTH) ? 1 : 0 | Downsize mode flag |
| PTR_WIDTH | $clog2(WIDTH_RATIO or 2) | Pointer width for beat tracking |

---

## Architecture

### High-Level Block Diagram

```
Upsize Mode (32-bit → 128-bit example):

Slave AXI (32-bit)                                Master AXI (128-bit)
┌────────────────┐                               ┌────────────────┐
│   s_axi_aw*    │──> AW FIFO ──> AW Converter ──>│   m_axi_aw*    │
│   s_axi_w*     │──> W Accumulator ──────────────>│   m_axi_w*     │
│   s_axi_b*     │<── B Pass-through ─────────────<│   m_axi_b*     │
│   s_axi_ar*    │──> AR FIFO ──> AR Converter ──>│   m_axi_ar*    │
│   s_axi_r*     │<── R Splitter ─────────────────<│   m_axi_r*     │
└────────────────┘                               └────────────────┘

Downsize Mode (128-bit → 32-bit example):

Slave AXI (128-bit)                              Master AXI (32-bit)
┌────────────────┐                               ┌────────────────┐
│   s_axi_aw*    │──> AW Modifier ───────────────>│   m_axi_aw*    │
│   s_axi_w*     │──> W Splitter ─────────────────>│   m_axi_w*     │
│   s_axi_b*     │<── B Collector ────────────────<│   m_axi_b*     │
│   s_axi_ar*    │──> AR Modifier ───────────────>│   m_axi_ar*    │
│   s_axi_r*     │<── R Accumulator ──────────────<│   m_axi_r*     │
└────────────────┘                               └────────────────┘
```

### Internal Components

#### 1. Write Address (AW) Converter

**Upsize Mode:**
- **Buffer AW commands** in FIFO
- **Modify AWLEN:** Divide by WIDTH_RATIO (4 beats become 1 beat)
- **Modify AWSIZE:** Increase to match master width (2 → 4 for 32→128)
- **Align address** to master width boundary
- **Track beat accumulation** to know when to issue master AW

**Downsize Mode:**
- **Modify AWLEN:** Multiply by WIDTH_RATIO (1 beat becomes 4 beats)
- **Modify AWSIZE:** Decrease to match master width (4 → 2 for 128→32)
- **Preserve address** (first split beat uses original address)
- **Generate sequential addresses** for split beats

#### 2. Write Data (W) Converter

**Upsize Mode (Accumulator):**
```systemverilog
// Accumulate narrow beats into wide beat
logic [M_AXI_DATA_WIDTH-1:0] w_data_accumulator;
logic [M_STRB_WIDTH-1:0]     w_strb_accumulator;
logic [PTR_WIDTH-1:0]        w_beat_pointer;

// On each narrow W beat
always_ff @(posedge aclk) begin
    if (s_axi_wvalid && s_axi_wready) begin
        w_data_accumulator[w_beat_pointer*S_AXI_DATA_WIDTH +: S_AXI_DATA_WIDTH] <= s_axi_wdata;
        w_strb_accumulator[w_beat_pointer*S_STRB_WIDTH +: S_STRB_WIDTH] <= s_axi_wstrb;

        if (w_beat_pointer == WIDTH_RATIO-1 || s_axi_wlast) begin
            // Issue wide beat
            m_axi_wdata  <= w_data_accumulator;
            m_axi_wstrb  <= w_strb_accumulator;
            m_axi_wlast  <= slave_burst_last;
            m_axi_wvalid <= 1'b1;
            w_beat_pointer <= '0;
        end else begin
            w_beat_pointer <= w_beat_pointer + 1;
        end
    end
end
```

**Downsize Mode (Splitter):**
```systemverilog
// Split wide beat into narrow beats
logic [S_AXI_DATA_WIDTH-1:0] w_data_segments [WIDTH_RATIO];
logic [S_STRB_WIDTH-1:0]     w_strb_segments [WIDTH_RATIO];
logic [PTR_WIDTH-1:0]        w_segment_pointer;

// Extract segments
always_comb begin
    for (int i = 0; i < WIDTH_RATIO; i++) begin
        w_data_segments[i] = s_axi_wdata[i*M_AXI_DATA_WIDTH +: M_AXI_DATA_WIDTH];
        w_strb_segments[i] = s_axi_wstrb[i*M_STRB_WIDTH +: M_STRB_WIDTH];
    end
end

// Issue narrow beats sequentially
always_ff @(posedge aclk) begin
    if (m_axi_wvalid && m_axi_wready) begin
        m_axi_wdata <= w_data_segments[w_segment_pointer];
        m_axi_wstrb <= w_strb_segments[w_segment_pointer];

        if (w_segment_pointer == WIDTH_RATIO-1 || master_burst_last) begin
            m_axi_wlast <= 1'b1;
            s_axi_wready <= 1'b1; // Accept next wide beat
            w_segment_pointer <= '0;
        end else begin
            m_axi_wlast <= 1'b0;
            w_segment_pointer <= w_segment_pointer + 1;
        end
    end
end
```

#### 3. Write Response (B) Converter

**Upsize Mode (Pass-Through):**
- **Direct connection:** Master B → Slave B (no conversion needed)
- **Error preservation:** SLVERR/DECERR passed through unchanged
- **ID matching:** Transaction IDs preserved

**Downsize Mode (Collector):**
- **Collect all split beat responses**
- **Error aggregation:** Any SLVERR → SLVERR, Any DECERR → DECERR
- **Single response:** Issue one slave B after all master B's received
- **Track split transaction:** Use internal counter to know when all beats complete

#### 4. Read Address (AR) Converter

**Same logic as AW Converter** but for read path:
- Modify ARLEN and ARSIZE based on width ratio
- Address alignment/generation
- Burst tracking

#### 5. Read Data (R) Converter

**Upsize Mode (Splitter):**
- **Split wide read data** into multiple narrow R beats
- **Distribute RRESP** to all narrow beats (any error affects all)
- **RLAST generation:** Last narrow beat gets RLAST
- **Sequential delivery:** Issue narrow beats in order

**Downsize Mode (Accumulator):**
- **Accumulate narrow R beats** into wide beat
- **Error aggregation:** Worst error wins (DECERR > SLVERR > OKAY)
- **RLAST detection:** Wait for narrow RLAST before issuing wide RLAST
- **Buffer management:** Temporary storage for partial wide beats

### State Machines

#### Write Path FSM (Upsize)

```
States:
- W_IDLE: Waiting for AW command and first W beat
- W_ACCUMULATE: Accumulating narrow beats into wide beat
- W_ISSUE: Issuing accumulated wide beat to master
- W_RESPONSE: Waiting for B response

Transitions:
W_IDLE -> W_ACCUMULATE: s_axi_awvalid && s_axi_wvalid
W_ACCUMULATE -> W_ISSUE: (beat_ptr == WIDTH_RATIO-1) || s_axi_wlast
W_ISSUE -> W_ACCUMULATE: m_axi_wready && !burst_complete
W_ISSUE -> W_RESPONSE: m_axi_wready && burst_complete
W_RESPONSE -> W_IDLE: m_axi_bvalid && s_axi_bready
```

#### Read Path FSM (Downsize)

```
States:
- R_IDLE: Waiting for AR command
- R_SPLIT: Splitting wide beat into narrow beats
- R_LAST: Handling last narrow beat with RLAST
- R_COMPLETE: Transaction complete

Transitions:
R_IDLE -> R_SPLIT: s_axi_arvalid && m_axi_arready
R_SPLIT -> R_SPLIT: (segment_ptr < WIDTH_RATIO-1) && m_axi_rvalid
R_SPLIT -> R_LAST: (segment_ptr == WIDTH_RATIO-1) && m_axi_rvalid
R_LAST -> R_IDLE: s_axi_rready && !more_bursts
R_LAST -> R_SPLIT: s_axi_rready && more_bursts
```

---

## Functional Behavior

### Upsize Conversion (Narrow → Wide)

#### Write Transaction Example: 32-bit → 128-bit

**Slave Side (32-bit):**
```
Beat 0: AWADDR=0x1000, AWLEN=7 (8 beats), AWSIZE=2 (4 bytes)
Beat 0: WDATA=0xAABBCCDD, WSTRB=0xF
Beat 1: WDATA=0x11223344, WSTRB=0xF
Beat 2: WDATA=0x55667788, WSTRB=0xF
Beat 3: WDATA=0x99AABBCC, WSTRB=0xF, WLAST=0
Beat 4: WDATA=0xDDEEFF00, WSTRB=0xF
Beat 5: WDATA=0x11111111, WSTRB=0xF
Beat 6: WDATA=0x22222222, WSTRB=0xF
Beat 7: WDATA=0x33333333, WSTRB=0xF, WLAST=1
```

**Master Side (128-bit):**
```
Beat 0: AWADDR=0x1000, AWLEN=1 (2 beats), AWSIZE=4 (16 bytes)
Beat 0: WDATA=0x99AABBCC_55667788_11223344_AABBCCDD, WSTRB=0xFFFF, WLAST=0
Beat 1: WDATA=0x33333333_22222222_11111111_DDEEFF00, WSTRB=0xFFFF, WLAST=1
```

**Conversion Details:**
- **AWLEN:** 7 → 1 (8 beats / 4 ratio = 2 beats, minus 1)
- **AWSIZE:** 2 → 4 (4 bytes → 16 bytes)
- **AWADDR:** 0x1000 unchanged (already aligned)
- **Beat packing:** 4 narrow beats packed into 1 wide beat
- **Strobe merging:** All strobes active (full beats)

#### Read Transaction Example: 32-bit → 128-bit

**Slave Side (32-bit):**
```
Beat 0: ARADDR=0x2000, ARLEN=7 (8 beats), ARSIZE=2 (4 bytes)
[Master returns 2× 128-bit beats]
Split into 8× 32-bit beats for slave:
Beat 0: RDATA=0xAABBCCDD, RRESP=OKAY, RLAST=0
Beat 1: RDATA=0x11223344, RRESP=OKAY, RLAST=0
...
Beat 7: RDATA=0x33333333, RRESP=OKAY, RLAST=1
```

**Master Side (128-bit):**
```
Beat 0: ARADDR=0x2000, ARLEN=1 (2 beats), ARSIZE=4 (16 bytes)
Beat 0: RDATA=0x99AABBCC_55667788_11223344_AABBCCDD, RRESP=OKAY, RLAST=0
Beat 1: RDATA=0x33333333_22222222_11111111_DDEEFF00, RRESP=OKAY, RLAST=1
```

**Conversion Details:**
- **ARLEN:** 7 → 1 (same as write)
- **ARSIZE:** 2 → 4 (same as write)
- **Data splitting:** Each 128-bit beat split into 4× 32-bit beats
- **RLAST generation:** Only last narrow beat (beat 7) gets RLAST
- **Error propagation:** If any wide beat has error, all narrow beats get error

### Downsize Conversion (Wide → Narrow)

#### Write Transaction Example: 128-bit → 32-bit

**Slave Side (128-bit):**
```
Beat 0: AWADDR=0x3000, AWLEN=1 (2 beats), AWSIZE=4 (16 bytes)
Beat 0: WDATA=0x99AABBCC_55667788_11223344_AABBCCDD, WSTRB=0xFFFF, WLAST=0
Beat 1: WDATA=0x33333333_22222222_11111111_DDEEFF00, WSTRB=0xFFFF, WLAST=1
```

**Master Side (32-bit):**
```
Beat 0: AWADDR=0x3000, AWLEN=7 (8 beats), AWSIZE=2 (4 bytes)
Beat 0: WDATA=0xAABBCCDD, WSTRB=0xF, WLAST=0
Beat 1: WDATA=0x11223344, WSTRB=0xF, WLAST=0
Beat 2: WDATA=0x55667788, WSTRB=0xF, WLAST=0
Beat 3: WDATA=0x99AABBCC, WSTRB=0xF, WLAST=0
Beat 4: WDATA=0xDDEEFF00, WSTRB=0xF, WLAST=0
Beat 5: WDATA=0x11111111, WSTRB=0xF, WLAST=0
Beat 6: WDATA=0x22222222, WSTRB=0xF, WLAST=0
Beat 7: WDATA=0x33333333, WSTRB=0xF, WLAST=1
```

**Conversion Details:**
- **AWLEN:** 1 → 7 (2 beats × 4 ratio - 1 = 7)
- **AWSIZE:** 4 → 2 (16 bytes → 4 bytes)
- **Beat splitting:** Each 128-bit beat becomes 4× 32-bit beats
- **Address increment:** 0x3000, 0x3004, 0x3008, 0x300C, 0x3010, ...
- **WLAST:** Only final narrow beat (beat 7) gets WLAST

#### Partial Wide Beat Handling (Critical Case)

**Scenario:** Slave writes partial wide beat (some strobes inactive)

**Slave Side (128-bit):**
```
WDATA=0xXXXXXXXX_XXXXXXXX_11223344_AABBCCDD, WSTRB=0x00FF (lower 64 bits valid)
```

**Master Side (32-bit):**
```
Beat 0: WDATA=0xAABBCCDD, WSTRB=0xF  ← Valid
Beat 1: WDATA=0x11223344, WSTRB=0xF  ← Valid
Beat 2: WDATA=0xXXXXXXXX, WSTRB=0x0  ← Invalid (no write)
Beat 3: WDATA=0xXXXXXXXX, WSTRB=0x0  ← Invalid (no write)
```

**Handling:**
- **Strobe distribution:** Each narrow beat gets corresponding WSTRB bits
- **Zero strobes:** Narrow beats with all-zero WSTRB can be **skipped** or issued
- **AXI4 compliance:** WLAST must still be issued after correct number of beats

---

## Error Handling

### Error Propagation Rules

#### Upsize Mode

**Write Errors:**
- **Master B response:** If M_AXI_BRESP = SLVERR → S_AXI_BRESP = SLVERR
- **Single error affects entire slave burst** (all accumulated narrow beats)
- **No partial error reporting:** Slave sees one error for entire burst

**Read Errors:**
- **Master R response:** If any M_AXI_RRESP = SLVERR → All S_AXI_RRESP = SLVERR
- **Error replication:** Same error code sent on all split narrow R beats
- **Data validity:** On error, RDATA may be undefined (per AXI spec)

#### Downsize Mode

**Write Errors:**
- **Any narrow beat error:** If any M_AXI_BRESP = SLVERR → S_AXI_BRESP = SLVERR
- **Error accumulation:** Track errors across all split beats, report worst
- **Priority:** DECERR > SLVERR > EXOKAY > OKAY

**Read Errors:**
- **First error wins:** If first M_AXI_RRESP = SLVERR → S_AXI_RRESP = SLVERR
- **Abort on error (optional):** May stop issuing further narrow reads after error
- **Data assembly:** Partial data may be returned with error indication

### Protocol Violations

**Invalid Configurations:**
```systemverilog
// Example: 32-bit master to 128-bit slave, unaligned address
s_axi_awaddr = 32'h1004;  // Not aligned to 128-bit (16-byte) boundary
s_axi_awsize = 3'b010;    // 4 bytes per beat
// Result: May cause DECERR on master interface if slave requires alignment
```

**Handling:**
- **Address misalignment:** Module may mask address or report DECERR
- **Invalid burst types:** WRAP bursts require special handling (not all ratios supported)
- **Strobe violations:** All-zero WSTRB should be handled per AXI4 spec

---

## Burst Type Handling

### INCR (Incrementing Burst)

**Fully Supported** ✅

**Upsize:** Narrow INCR burst → Wide INCR burst with recalculated length
**Downsize:** Wide INCR burst → Narrow INCR burst with expanded length
**Address Calculation:** Use `axi_gen_addr` module for correct address sequence

### FIXED (Fixed Address Burst)

**Supported with Constraints** ⚠️

**Upsize:**
- **Challenge:** Multiple narrow beats to same address → Accumulate into wide beat
- **Requirement:** Slave must issue WIDTH_RATIO beats before asserting WLAST
- **Result:** Master sees FIXED burst to single wide address

**Downsize:**
- **Challenge:** Single wide beat to fixed address → Multiple narrow beats to same address
- **Result:** Master issues WIDTH_RATIO narrow beats to same address
- **Use case:** Writing to FIFO-like peripherals

### WRAP (Wrapping Burst)

**Supported with Restrictions** ⚠️

**Constraints:**
- **Wrap boundary:** Must be multiple of wider data width
- **Burst length:** Must be compatible with width ratio
- **Example:** 128-byte wrap with 32→128 upsize requires 8-beat slave burst (wraps at 32 bytes)

**Complexity:**
- Wrap address calculation across width boundaries
- May require complex state machine
- Consider using INCR burst if WRAP not essential

**Recommendation:** Convert WRAP → INCR if wrap boundary allows (with caveats per AXI spec)

---

## Performance Characteristics

### Latency

| Operation | Latency | Description |
|-----------|---------|-------------|
| **Upsize Write** | WIDTH_RATIO cycles | Must accumulate N narrow beats before issuing |
| **Upsize Read** | 2 + WIDTH_RATIO cycles | Master read + split delay |
| **Downsize Write** | WIDTH_RATIO cycles | Must issue N narrow beats |
| **Downsize Read** | 2 + WIDTH_RATIO cycles | Read + accumulate + forward |
| **Pass-through (no conv)** | 1-2 cycles | Register stages only |

### Throughput

**Upsize Mode (32-bit → 128-bit):**
- **Best case:** 1 wide beat every WIDTH_RATIO narrow beats (4:1 ratio)
- **Theoretical bandwidth:** Same as narrow interface (no improvement)
- **Actual improvement:** Reduced master bus utilization (fewer wide transactions)

**Downsize Mode (128-bit → 32-bit):**
- **Best case:** WIDTH_RATIO narrow beats per wide beat
- **Bottleneck:** Narrow master interface saturated
- **Impact:** May reduce effective bandwidth if narrow bus is slower

### Resource Utilization

**Estimated for 32↔128 bit conversion:**

| Resource | Upsize | Downsize | Notes |
|----------|--------|----------|-------|
| Flip-Flops | ~500 | ~600 | Accumulator/splitter registers |
| LUTs | ~800 | ~1000 | FSMs, address calc, muxing |
| Block RAM | 0-2 | 0-2 | If FIFO depth > 16 |
| DSP Blocks | 0 | 0 | None required |

**Area Optimization:**
- Reduce FIFO depths if low outstanding transaction count
- Share address generation logic between read/write paths
- Use narrow PTR_WIDTH for small ratios

---

## Configuration Examples

### Example 1: 32-bit CPU → 128-bit DDR (Upsize)

```systemverilog
axi4_dwidth_converter #(
    .S_AXI_DATA_WIDTH  (32),      // CPU is 32-bit
    .M_AXI_DATA_WIDTH  (128),     // DDR is 128-bit
    .AXI_ID_WIDTH      (4),       // Small system, 16 IDs
    .AXI_ADDR_WIDTH    (32),      // 4GB address space
    .AXI_USER_WIDTH    (1),       // Minimal user signals
    .AW_FIFO_DEPTH     (3),       // 8 entries (2^3)
    .W_FIFO_DEPTH      (5),       // 32 entries (4 ratio × 8 transactions)
    .B_FIFO_DEPTH      (3),       // Match AW depth
    .AR_FIFO_DEPTH     (3),
    .R_FIFO_DEPTH      (5)        // Match W depth
) u_cpu_to_ddr_upsize (
    .aclk              (sys_clk),
    .aresetn           (sys_rst_n),

    // Connect to 32-bit CPU AXI master
    .s_axi_*(cpu_axi_*),

    // Connect to 128-bit DDR controller
    .m_axi_*(ddr_axi_*),

    .busy(converter_busy)
);
```

**Rationale:**
- **WIDTH_RATIO = 4:** Need 4× 32-bit beats to make 1× 128-bit beat
- **W_FIFO_DEPTH = 5:** 32 entries to buffer 8 full wide beats
- **Benefit:** Reduces DDR transactions by 4×, improving efficiency

### Example 2: 128-bit DMA → 32-bit APB Peripheral (Downsize)

```systemverilog
axi4_dwidth_converter #(
    .S_AXI_DATA_WIDTH  (128),     // DMA is 128-bit
    .M_AXI_DATA_WIDTH  (32),      // APB bridge is 32-bit
    .AXI_ID_WIDTH      (8),
    .AXI_ADDR_WIDTH    (32),
    .AXI_USER_WIDTH    (1),
    .AW_FIFO_DEPTH     (2),       // 4 entries
    .W_FIFO_DEPTH      (4),       // 16 entries
    .B_FIFO_DEPTH      (2),
    .AR_FIFO_DEPTH     (2),
    .R_FIFO_DEPTH      (4)        // Buffer for reassembly
) u_dma_to_apb_downsize (
    .aclk              (apb_clk),
    .aresetn           (apb_rst_n),

    // Connect to 128-bit DMA AXI master
    .s_axi_*(dma_axi_*),

    // Connect to 32-bit APB bridge
    .m_axi_*(apb_axi_*),

    .busy(converter_busy)
);
```

**Rationale:**
- **WIDTH_RATIO = 4:** Split 1× 128-bit beat into 4× 32-bit beats
- **Lower FIFO depths:** APB is slower, backpressure expected
- **Use case:** Allow wide DMA to access narrow peripherals

### Example 3: 64-bit AXIS → 256-bit Network Interface (Upsize)

```systemverilog
axi4_dwidth_converter #(
    .S_AXI_DATA_WIDTH  (64),
    .M_AXI_DATA_WIDTH  (256),     // High-speed network MAC
    .AXI_ID_WIDTH      (8),
    .AXI_ADDR_WIDTH    (32),
    .AW_FIFO_DEPTH     (4),       // 16 entries
    .W_FIFO_DEPTH      (6),       // 64 entries (streaming data)
    .B_FIFO_DEPTH      (4),
    .AR_FIFO_DEPTH     (4),
    .R_FIFO_DEPTH      (6)
) u_axis_to_net_upsize (
    .aclk              (net_clk),
    .aresetn           (net_rst_n),
    .s_axi_*(axis_axi_*),
    .m_axi_*(net_axi_*),
    .busy(upsize_busy)
);
```

**Rationale:**
- **WIDTH_RATIO = 4:** Combine 4× 64-bit beats into 1× 256-bit beat
- **Deep W/R FIFOs:** Streaming data benefits from buffering
- **High throughput:** Minimize stalls on network interface

---

## Advanced Topics

### Atomic Operations (AWLOCK/ARLOCK)

**Challenge:** Atomic accesses across width conversion

**Upsize Mode:**
- **Preserve AWLOCK:** Pass through to master
- **Requirement:** Entire narrow burst must be atomic as single wide burst
- **Issue:** Partial wide beats may break atomicity (need all narrow beats)

**Downsize Mode:**
- **Lock propagation:** All split narrow beats should maintain lock
- **Complexity:** Narrow bus may not support multi-beat atomic
- **Workaround:** Convert to single-beat wide access if possible

**Recommendation:** Avoid AWLOCK/ARLOCK across converters if possible. Use other synchronization.

### Quality of Service (QoS)

**AWQOS/ARQOS Handling:**
- **Pass-through:** Preserve QoS from slave to master
- **No modification:** Converter does not change QoS priority
- **System impact:** QoS arbitration happens at master interconnect

### Narrow Burst Optimization

**Problem:** Slave issues very short bursts (AWLEN=0, single beat)

**Upsize Impact:**
- Single narrow beat → Partial wide beat (inefficient)
- **Solution:** Buffer multiple narrow bursts, pack into wide beats
- **Complexity:** Requires burst reordering (breaks AXI ordering rules!)

**Not Recommended:** Preserve burst boundaries per AXI spec

### Strobe Handling Modes

**Mode 1: Zero-Strobe Skip (Aggressive)**
```systemverilog
// Skip narrow beats with all-zero WSTRB
if (m_axi_wstrb == '0) begin
    // Don't issue this beat, move to next
end
```
**Benefit:** Reduces narrow transactions
**Risk:** May violate AXI4 beat count (AWLEN mismatch)

**Mode 2: Zero-Strobe Issue (Safe)**
```systemverilog
// Always issue beat, even with zero strobe
m_axi_wvalid <= 1'b1;
m_axi_wdata  <= '0;        // Don't care
m_axi_wstrb  <= '0;        // No bytes written
```
**Benefit:** AXI4 compliant
**Drawback:** Wastes bus cycles

**Recommendation:** Use Mode 2 (safe) for AXI4 compliance

---

## Verification Strategy

### Unit Tests

**Test Scenarios:**

1. **Basic Upsize/Downsize:**
   - Single-beat transactions
   - Full bursts (AWLEN=1, 3, 7, 15)
   - Verify data integrity through conversion

2. **Burst Types:**
   - INCR burst (all lengths)
   - FIXED burst (multiple beats to same address)
   - WRAP burst (aligned and wraparound cases)

3. **Strobe Patterns:**
   - All strobes active (full beats)
   - Partial strobes (byte lanes disabled)
   - All strobes inactive (corner case)

4. **Error Handling:**
   - Master returns SLVERR → Check slave receives SLVERR
   - Master returns DECERR → Check slave receives DECERR
   - Mixed OKAY/SLVERR in multi-beat burst

5. **Outstanding Transactions:**
   - Multiple concurrent transactions (different IDs)
   - Out-of-order completion
   - FIFO overflow/underflow conditions

6. **Back-to-Back Transactions:**
   - No idle cycles between bursts
   - Stress test FIFO depths

7. **Address Alignment:**
   - Aligned addresses (to wide width)
   - Misaligned addresses (error or masking)
   - Boundary crossing (4KB, etc.)

### Integration Tests

**System-Level Validation:**

1. **Real Memory Access:**
   - Connect to actual DDR controller model
   - Verify read/write data integrity
   - Measure performance impact

2. **Multi-Master System:**
   - Multiple masters through converter
   - Arbiter upstream/downstream of converter
   - ID collision testing

3. **Clock Domain Crossing (if applicable):**
   - Slave and master on different clocks
   - Requires async FIFO variant

### Protocol Compliance

**AXI4 VIP (Verification IP) Tests:**

- Use commercial/open-source AXI4 VIP as master/slave
- Run AXI4 compliance suite
- Check for protocol violations (valid/ready handshaking, etc.)

### Performance Benchmarks

**Metrics to Measure:**

| Metric | Target | Measurement |
|--------|--------|-------------|
| Latency (upsize) | < WIDTH_RATIO + 2 cycles | Timestamp slave AW → master AW |
| Latency (downsize) | < WIDTH_RATIO + 2 cycles | Timestamp master R → slave R |
| Throughput (upsize) | > 90% of narrow bandwidth | Sustained burst transfers |
| Throughput (downsize) | > 90% of narrow bandwidth | Sustained burst transfers |
| FIFO utilization | < 80% | Monitor FIFO count signals |

---

## Implementation Plan

### Phase 1: Skeleton and Infrastructure (Week 1)

**Deliverables:**
- Module declaration with all ports
- Parameter validation logic
- FIFO instantiations (using `gaxi_fifo_sync`)
- Address generation module (`axi_gen_addr`)

**Verification:**
- Compiles with Verilator
- Instantiates in testbench

### Phase 2: Upsize Write Path (Week 2)

**Deliverables:**
- AW converter (address channel)
- W accumulator (data channel)
- B pass-through (response channel)
- FSM for write path

**Verification:**
- Unit test: 32→128 bit write transaction
- Verify data accumulation correct
- Check WLAST handling

### Phase 3: Upsize Read Path (Week 3)

**Deliverables:**
- AR converter (address channel)
- R splitter (data channel)
- FSM for read path

**Verification:**
- Unit test: 32→128 bit read transaction
- Verify data splitting correct
- Check RLAST generation

### Phase 4: Downsize Write Path (Week 4)

**Deliverables:**
- AW modifier (address channel)
- W splitter (data channel)
- B collector (response channel)

**Verification:**
- Unit test: 128→32 bit write transaction
- Verify data splitting and address increment

### Phase 5: Downsize Read Path (Week 5)

**Deliverables:**
- AR modifier (address channel)
- R accumulator (data channel)

**Verification:**
- Unit test: 128→32 bit read transaction
- Verify data reassembly

### Phase 6: Integration and Optimization (Week 6-7)

**Deliverables:**
- Burst type support (FIXED, WRAP)
- Error handling complete
- Outstanding transaction support
- FIFO depth optimization

**Verification:**
- Full CocoTB testbench with random transactions
- Performance benchmarks
- AXI4 VIP integration

### Phase 7: Documentation and Release (Week 8)

**Deliverables:**
- User guide with examples
- Integration checklist
- Known limitations document
- Release RTL and tests

---

## Usage Guide

### Basic Integration

```systemverilog
// Example: 32-bit CPU to 128-bit Memory

// Instantiate converter
axi4_dwidth_converter #(
    .S_AXI_DATA_WIDTH(32),
    .M_AXI_DATA_WIDTH(128),
    .AXI_ID_WIDTH(4),
    .AXI_ADDR_WIDTH(32)
) u_dwidth_cvt (
    .aclk(clk),
    .aresetn(rst_n),

    // Slave (32-bit)
    .s_axi_awid(cpu_awid),
    .s_axi_awaddr(cpu_awaddr),
    // ... connect all slave signals ...

    // Master (128-bit)
    .m_axi_awid(mem_awid),
    .m_axi_awaddr(mem_awaddr),
    // ... connect all master signals ...

    .busy(cvt_busy)
);
```

### Address Alignment Constraints

**Critical:** Slave addresses must align to master data width

```systemverilog
// For 32→128 upsize (16-byte alignment required):
parameter ALIGN_MASK = 32'hFFFFFFF0;  // Clear lower 4 bits

// Check alignment before issuing
if ((cpu_awaddr & ~ALIGN_MASK) != 0) begin
    $error("Address not aligned to 128-bit boundary!");
end
```

**Auto-Alignment (if supported):**
```systemverilog
// Module internally masks address
m_axi_awaddr <= s_axi_awaddr & ALIGN_MASK;
```

### Burst Length Calculation

**Upsize (Narrow → Wide):**
```systemverilog
// Slave: AWLEN=15 (16 beats), WIDTH_RATIO=4
// Master: AWLEN = (16 / 4) - 1 = 3 (4 beats)
m_axi_awlen <= s_axi_awlen / WIDTH_RATIO - 1;
```

**Downsize (Wide → Narrow):**
```systemverilog
// Slave: AWLEN=3 (4 beats), WIDTH_RATIO=4
// Master: AWLEN = (4 * 4) - 1 = 15 (16 beats)
m_axi_awlen <= (s_axi_awlen + 1) * WIDTH_RATIO - 1;
```

---

## Known Limitations

### Current Specification Limitations

1. **WRAP burst support incomplete:**
   - Requires complex wrap boundary calculation
   - May convert WRAP → INCR (with caveats)

2. **Atomic operation constraints:**
   - AWLOCK/ARLOCK may not preserve atomicity across conversion
   - Narrow master may not support multi-beat atomic

3. **Maximum width ratio:**
   - Practical limit of 16:1 ratio (e.g., 32-bit ↔ 512-bit)
   - Larger ratios require excessive buffering

4. **No clock domain crossing:**
   - Slave and master must be on same clock
   - Requires separate CDC module if needed

5. **Error granularity:**
   - Downsize: Any narrow beat error affects entire wide beat
   - No partial error reporting

### Future Enhancements

1. **Burst coalescing (upsize):**
   - Merge multiple narrow bursts into single wide burst
   - Requires relaxing AXI ordering rules (optional mode)

2. **Zero-strobe optimization:**
   - Skip narrow beats with all-zero WSTRB (configurable)
   - Reduces bus utilization but adds complexity

3. **Async clock support:**
   - Add clock domain crossing FIFOs
   - Support independent slave/master clocks

4. **Configurable alignment:**
   - Auto-align vs. error-on-misalign modes
   - Parameter to select behavior

5. **Performance counters:**
   - Transaction count, stall cycles, FIFO utilization
   - Debug/profiling support

---

## Related Modules

### Dependencies

| Module | Purpose | Location |
|--------|---------|----------|
| `axi_gen_addr` | Burst address generation | `rtl/amba/shared/axi_gen_addr.sv` |
| `gaxi_fifo_sync` | Synchronous FIFO buffering | `rtl/amba/gaxi/gaxi_fifo_sync.sv` |
| `gaxi_skid_buffer` | Pipeline skid buffers | `rtl/amba/gaxi/gaxi_skid_buffer.sv` |

### Related Converters

| Module | Purpose |
|--------|---------|
| `axi4_to_apb_convert` | AXI4 to APB protocol conversion (includes downsize) |
| `axi4_to_apb_shim` | Complete AXI4 to APB bridge with converter |
| `axi4_clock_converter` | Clock domain crossing (future) |
| `axi4_width_and_clock_converter` | Combined width + CDC (future) |

### Integration Modules

| Module | Purpose |
|--------|---------|
| `axi4_interconnect` | Multi-master/slave crossbar (may include converter) |
| `bridge_axi4_flat_*` | AXI4 crossbar generator (separate project) |

---

## References

### AXI Specification

- **ARM IHI0022E:** AMBA AXI and ACE Protocol Specification (v1.0)
- **Section E1.3:** Data width conversion requirements
- **Section A3.4:** Burst address calculations

### Related Documentation

- **`rtl/amba/PRD.md`:** AMBA subsystem overview
- **`rtl/amba/CLAUDE.md`:** AI assistance guide for AMBA
- **`rtl/amba/shims/axi4_to_apb_convert.sv`:** Reference implementation for protocol/width conversion
- **`docs/markdown/RTLAmba/axi/`:** Detailed AXI module specifications

### External Resources

- **Xilinx PG150:** AXI Data Width Converter IP Product Guide (reference design)
- **ARM CoreLink NIC-400:** Example AXI interconnect with width converters

---

## Revision History

| Version | Date | Author | Changes |
|---------|------|--------|---------|
| 1.0 | 2025-10-18 | RTL Design Sherpa | Initial specification |

---

**Document Status:** ✅ Specification Complete - Ready for Implementation
**Next Step:** Begin Phase 1 implementation (skeleton and infrastructure)
**Estimated Implementation Time:** 8 weeks (full-time equivalent)
**Priority:** Medium (enables heterogeneous SoC designs)

---

**End of Specification**
