# IntelUnnati_ATM_FSM_Submission
Model of an ATM designed with the help of FSM, implemented on a Cyclone 5 FPGA for Intel Unnati Internship (Industrial Training)

Contents: 

1)CODE

    atm.v
    
    atm_tb.v
    
    Clock_divider.v

    Constraints

    sof file
    
    

2)DEMO

    demo.txt(Video demo links)

    Fpga Implementation ss.png
    

3)MODELS

    Block Diagram ATM.png

    Waveform output.png

    atm_fsm_1.jpg
    

4)NETLIST VIEWERS

    RTL viewer.pdf

    Technology map viewer post mapping.pdf

    Technology map viewer post fitting.pdf
    

5)DOCS

    intel_unnati_project_report.pdf

    Tb_Simulation_Result.txt

    atm-Analysis and synthesis Report.pdf

    atn-fitter report.pdf

    atm-power analyzer report.pdf

    atm- timing analyzer report.pdf

    atm_Pin_Planning.csv
    
    
