

================================================================
== Vivado HLS Report for 'relu'
================================================================
* Date:           Mon Sep 14 09:24:41 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.544 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 12.000 ns | 12.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.08>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weight_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weight_V)" [pgconv.cc:92]   --->   Operation 5 'read' 'weight_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shifty_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %shifty_V)" [pgconv.cc:92]   --->   Operation 6 'read' 'shifty_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shiftx_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %shiftx_V)" [pgconv.cc:92]   --->   Operation 7 'read' 'shiftx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%norm_V_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %norm_V)" [pgconv.cc:92]   --->   Operation 8 'read' 'norm_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lhs_V = sext i14 %norm_V_read to i15" [pgconv.cc:92]   --->   Operation 9 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rhs_V = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %shiftx_V_read, i1 false)" [pgconv.cc:92]   --->   Operation 10 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i12 %rhs_V to i15" [pgconv.cc:92]   --->   Operation 11 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i12 %rhs_V to i14" [pgconv.cc:92]   --->   Operation 12 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.98ns)   --->   "%ret_V = add nsw i15 %lhs_V, %sext_ln728" [pgconv.cc:92]   --->   Operation 13 'add' 'ret_V' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V, i32 14)" [pgconv.cc:92]   --->   Operation 14 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.98ns)   --->   "%tmp_V = add i14 %norm_V_read, %sext_ln1192" [pgconv.cc:92]   --->   Operation 15 'add' 'tmp_V' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V, i32 13)" [pgconv.cc:92]   --->   Operation 16 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_1, true" [pgconv.cc:92]   --->   Operation 17 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [pgconv.cc:92]   --->   Operation 18 'and' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%xor_ln340_209 = xor i1 %p_Result_s, %p_Result_1" [pgconv.cc:92]   --->   Operation 19 'xor' 'xor_ln340_209' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%xor_ln340 = xor i1 %p_Result_s, true" [pgconv.cc:92]   --->   Operation 20 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%or_ln340_21 = or i1 %p_Result_1, %xor_ln340" [pgconv.cc:92]   --->   Operation 21 'or' 'or_ln340_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%select_ln340 = select i1 %xor_ln340_209, i14 8191, i14 %tmp_V" [pgconv.cc:92]   --->   Operation 22 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow, i14 -8192, i14 %tmp_V" [pgconv.cc:92]   --->   Operation 23 'select' 'select_ln388' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.54ns) (out node of the LUT)   --->   "%p_Val2_10 = select i1 %or_ln340_21, i14 %select_ln340, i14 %select_ln388" [pgconv.cc:92]   --->   Operation 24 'select' 'p_Val2_10' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.54>
ST_2 : Operation 25 [1/1] (0.86ns)   --->   "%icmp_ln1494 = icmp sgt i14 %p_Val2_10, 0" [pgconv.cc:93]   --->   Operation 25 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%lhs_V_5 = zext i14 %p_Val2_10 to i15" [pgconv.cc:94]   --->   Operation 26 'zext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %shifty_V_read, i1 false)" [pgconv.cc:94]   --->   Operation 27 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln728_128 = sext i12 %rhs_V_6 to i15" [pgconv.cc:94]   --->   Operation 28 'sext' 'sext_ln728_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1192_128 = sext i12 %rhs_V_6 to i14" [pgconv.cc:94]   --->   Operation 29 'sext' 'sext_ln1192_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.98ns)   --->   "%ret_V_5 = add nsw i15 %lhs_V_5, %sext_ln728_128" [pgconv.cc:94]   --->   Operation 30 'add' 'ret_V_5' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V_5, i32 14)" [pgconv.cc:94]   --->   Operation 31 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.98ns)   --->   "%p_Val2_12 = add i14 %sext_ln1192_128, %p_Val2_10" [pgconv.cc:94]   --->   Operation 32 'add' 'p_Val2_12' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_12, i32 13)" [pgconv.cc:94]   --->   Operation 33 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%r_V = sext i14 %p_Val2_10 to i25" [pgconv.cc:96]   --->   Operation 34 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i11 %weight_V_read to i25" [pgconv.cc:96]   --->   Operation 35 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.63ns) (grouped into DSP with root node ret_V_6)   --->   "%r_V_2 = mul i25 %sext_ln1118, %r_V" [pgconv.cc:96]   --->   Operation 36 'mul' 'r_V_2' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%rhs_V_7 = call i19 @_ssdm_op_BitConcatenate.i19.i11.i8(i11 %shifty_V_read, i8 0)" [pgconv.cc:96]   --->   Operation 37 'bitconcatenate' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln728_129 = sext i19 %rhs_V_7 to i25" [pgconv.cc:96]   --->   Operation 38 'sext' 'sext_ln728_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.20ns) (root node of the DSP)   --->   "%ret_V_6 = add i25 %r_V_2, %sext_ln728_129" [pgconv.cc:96]   --->   Operation 39 'add' 'ret_V_6' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_6, i32 24)" [pgconv.cc:96]   --->   Operation 40 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_Val2_15 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %ret_V_6, i32 7, i32 20)" [pgconv.cc:96]   --->   Operation 41 'partselect' 'p_Val2_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_6, i32 6)" [pgconv.cc:96]   --->   Operation 42 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_1 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %ret_V_6, i32 22, i32 24)" [pgconv.cc:96]   --->   Operation 43 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.69ns)   --->   "%Range2_all_ones = icmp eq i3 %tmp_1, -1" [pgconv.cc:96]   --->   Operation 44 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %ret_V_6, i32 21, i32 24)" [pgconv.cc:96]   --->   Operation 45 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_6, i32 20)" [pgconv.cc:96]   --->   Operation 46 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp to i14" [pgconv.cc:96]   --->   Operation 47 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.98ns)   --->   "%p_Val2_16 = add i14 %p_Val2_15, %zext_ln415" [pgconv.cc:96]   --->   Operation 48 'add' 'p_Val2_16' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_706 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_16, i32 13)" [pgconv.cc:96]   --->   Operation 49 'bitselect' 'tmp_706' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%xor_ln416 = xor i1 %tmp_706, true" [pgconv.cc:96]   --->   Operation 50 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.33ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_5, %xor_ln416" [pgconv.cc:96]   --->   Operation 51 'and' 'carry_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_16, i32 13)" [pgconv.cc:96]   --->   Operation 52 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.88ns)   --->   "%Range1_all_ones = icmp eq i4 %tmp_2, -1" [pgconv.cc:96]   --->   Operation 53 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.88ns)   --->   "%Range1_all_zeros = icmp eq i4 %tmp_2, 0" [pgconv.cc:96]   --->   Operation 54 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros" [pgconv.cc:96]   --->   Operation 55 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node underflow_1)   --->   "%xor_ln786_6 = xor i1 %p_Result_3, true" [pgconv.cc:94]   --->   Operation 56 'xor' 'xor_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.33ns) (out node of the LUT)   --->   "%underflow_1 = and i1 %p_Result_2, %xor_ln786_6" [pgconv.cc:94]   --->   Operation 57 'and' 'underflow_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_290)   --->   "%xor_ln340_210 = xor i1 %p_Result_2, %p_Result_3" [pgconv.cc:94]   --->   Operation 58 'xor' 'xor_ln340_210' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_1)   --->   "%xor_ln340_162 = xor i1 %p_Result_2, true" [pgconv.cc:94]   --->   Operation 59 'xor' 'xor_ln340_162' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_1)   --->   "%or_ln340 = or i1 %p_Result_3, %xor_ln340_162" [pgconv.cc:94]   --->   Operation 60 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_290)   --->   "%select_ln340_162 = select i1 %xor_ln340_210, i14 8191, i14 %p_Val2_12" [pgconv.cc:94]   --->   Operation 61 'select' 'select_ln340_162' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_708 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ret_V_6, i32 21)" [pgconv.cc:96]   --->   Operation 62 'bitselect' 'tmp_708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_708, true" [pgconv.cc:96]   --->   Operation 63 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [pgconv.cc:96]   --->   Operation 64 'and' 'and_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_1, i1 %and_ln779, i1 %Range1_all_ones" [pgconv.cc:96]   --->   Operation 65 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_289)   --->   "%select_ln388_161 = select i1 %underflow_1, i14 -8192, i14 %p_Val2_12" [pgconv.cc:94]   --->   Operation 66 'select' 'select_ln388_161' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.33ns)   --->   "%and_ln781 = and i1 %carry_1, %Range1_all_ones" [pgconv.cc:96]   --->   Operation 67 'and' 'and_ln781' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%xor_ln785_9 = xor i1 %deleted_zeros, true" [pgconv.cc:96]   --->   Operation 68 'xor' 'xor_ln785_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%or_ln785_7 = or i1 %p_Result_6, %xor_ln785_9" [pgconv.cc:96]   --->   Operation 69 'or' 'or_ln785_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.33ns)   --->   "%xor_ln785_10 = xor i1 %p_Result_4, true" [pgconv.cc:96]   --->   Operation 70 'xor' 'xor_ln785_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_23)   --->   "%overflow = and i1 %or_ln785_7, %xor_ln785_10" [pgconv.cc:96]   --->   Operation 71 'and' 'overflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_6, %deleted_ones" [pgconv.cc:96]   --->   Operation 72 'and' 'and_ln786' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [pgconv.cc:96]   --->   Operation 73 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%xor_ln786_161 = xor i1 %or_ln786, true" [pgconv.cc:96]   --->   Operation 74 'xor' 'xor_ln786_161' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.33ns) (out node of the LUT)   --->   "%underflow_2 = and i1 %p_Result_4, %xor_ln786_161" [pgconv.cc:96]   --->   Operation 75 'and' 'underflow_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_23 = or i1 %underflow_2, %overflow" [pgconv.cc:96]   --->   Operation 76 'or' 'or_ln340_23' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_2)   --->   "%or_ln340_319 = or i1 %and_ln786, %xor_ln785_10" [pgconv.cc:96]   --->   Operation 77 'or' 'or_ln340_319' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_2)   --->   "%or_ln340_320 = or i1 %or_ln340_319, %and_ln781" [pgconv.cc:96]   --->   Operation 78 'or' 'or_ln340_320' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_289)   --->   "%select_ln388_162 = select i1 %underflow_2, i14 -8192, i14 %p_Val2_16" [pgconv.cc:96]   --->   Operation 79 'select' 'select_ln388_162' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_289)   --->   "%and_ln340 = and i1 %icmp_ln1494, %underflow_1" [pgconv.cc:94]   --->   Operation 80 'and' 'and_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_289 = select i1 %and_ln340, i14 %select_ln388_161, i14 %select_ln388_162" [pgconv.cc:94]   --->   Operation 81 'select' 'select_ln340_289' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_1 = and i1 %icmp_ln1494, %or_ln340" [pgconv.cc:94]   --->   Operation 82 'and' 'and_ln340_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_290 = select i1 %and_ln340_1, i14 %select_ln340_162, i14 %select_ln340_289" [pgconv.cc:94]   --->   Operation 83 'select' 'select_ln340_290' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln340_2)   --->   "%xor_ln1494 = xor i1 %icmp_ln1494, true" [pgconv.cc:93]   --->   Operation 84 'xor' 'xor_ln1494' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340_2 = and i1 %or_ln340_320, %xor_ln1494" [pgconv.cc:96]   --->   Operation 85 'and' 'and_ln340_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.54>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_291)   --->   "%select_ln340_163 = select i1 %or_ln340_23, i14 8191, i14 %p_Val2_16" [pgconv.cc:96]   --->   Operation 86 'select' 'select_ln340_163' <Predicate = (and_ln340_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_291 = select i1 %and_ln340_2, i14 %select_ln340_163, i14 %select_ln340_290" [pgconv.cc:96]   --->   Operation 87 'select' 'select_ln340_291' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "ret i14 %select_ln340_291" [pgconv.cc:98]   --->   Operation 88 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 2.08ns
The critical path consists of the following:
	wire read on port 'shiftx_V' (pgconv.cc:92) [7]  (0 ns)
	'add' operation ('tmp.V', pgconv.cc:92) [15]  (0.989 ns)
	'select' operation ('select_ln388', pgconv.cc:92) [23]  (0.548 ns)
	'select' operation ('__Val2__', pgconv.cc:92) [24]  (0.548 ns)

 <State 2>: 3.54ns
The critical path consists of the following:
	'mul' operation of DSP[39] ('r.V', pgconv.cc:96) [36]  (0.638 ns)
	'add' operation of DSP[39] ('ret.V', pgconv.cc:96) [39]  (2.21 ns)
	'icmp' operation ('Range2_all_ones', pgconv.cc:96) [51]  (0.698 ns)

 <State 3>: 3.08ns
The critical path consists of the following:
	'add' operation ('__Val2__', pgconv.cc:96) [45]  (0.989 ns)
	'xor' operation ('xor_ln416', pgconv.cc:96) [47]  (0 ns)
	'and' operation ('carry', pgconv.cc:96) [48]  (0.331 ns)
	'and' operation ('and_ln781', pgconv.cc:96) [67]  (0.331 ns)
	'or' operation ('or_ln786', pgconv.cc:96) [73]  (0 ns)
	'xor' operation ('xor_ln786_161', pgconv.cc:96) [74]  (0 ns)
	'and' operation ('underflow', pgconv.cc:96) [75]  (0.331 ns)
	'select' operation ('select_ln388_162', pgconv.cc:96) [80]  (0 ns)
	'select' operation ('select_ln340_289', pgconv.cc:94) [82]  (0.548 ns)
	'select' operation ('select_ln340_290', pgconv.cc:94) [84]  (0.548 ns)

 <State 4>: 0.548ns
The critical path consists of the following:
	'select' operation ('select_ln340_163', pgconv.cc:96) [79]  (0 ns)
	'select' operation ('select_ln340_291', pgconv.cc:96) [87]  (0.548 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
