
---------- Begin Simulation Statistics ----------
final_tick                                84397294000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 181658                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691640                       # Number of bytes of host memory used
host_op_rate                                   182015                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   550.48                       # Real time elapsed on the host
host_tick_rate                              153314643                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196393                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084397                       # Number of seconds simulated
sim_ticks                                 84397294000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.702822                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2092504                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2098741                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81304                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3723777                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                295                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              397                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4472116                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64627                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196393                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.687946                       # CPI: cycles per instruction
system.cpu.discardedOps                        185941                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42587604                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43383699                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10996466                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        35781301                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.592436                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        168794588                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531443     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693584     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950628     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196393                       # Class of committed instruction
system.cpu.tickCycles                       133013287                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168403                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        369576                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3687                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       767633                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           79                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1536323                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             79                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  84397294000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65059                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111084                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57319                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136114                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136113                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65059                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       570748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 570748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19984384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19984384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201173                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201173    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201173                       # Request fanout histogram
system.membus.respLayer1.occupancy         1083663000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           855510500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  84397294000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            482311                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       746697                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        56949                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          132469                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286379                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286378                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         56981                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425330                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       170911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2134101                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2305012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      7291520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     86228544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               93520064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168482                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7109376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           937172                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004018                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063264                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 933406     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3766      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             937172                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1460723500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067571481                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          85471500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  84397294000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                56191                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               511321                       # number of demand (read+write) hits
system.l2.demand_hits::total                   567512                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               56191                       # number of overall hits
system.l2.overall_hits::.cpu.data              511321                       # number of overall hits
system.l2.overall_hits::total                  567512                       # number of overall hits
system.l2.demand_misses::.cpu.inst                790                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200388                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201178                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               790                       # number of overall misses
system.l2.overall_misses::.cpu.data            200388                       # number of overall misses
system.l2.overall_misses::total                201178                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     62972500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16964157000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17027129500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     62972500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16964157000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17027129500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            56981                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711709                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               768690                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           56981                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711709                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              768690                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.013864                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.281559                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.261715                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.013864                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.281559                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.261715                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79712.025316                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84656.551290                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84637.134776                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79712.025316                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84656.551290                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84637.134776                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111084                       # number of writebacks
system.l2.writebacks::total                    111084                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           790                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201173                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201173                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     55072500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14960035000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15015107500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55072500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14960035000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15015107500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.013864                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.281552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.261709                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.013864                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.281552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.261709                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69712.025316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74657.206450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74637.786880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69712.025316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74657.206450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74637.786880                       # average overall mshr miss latency
system.l2.replacements                         168482                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       635613                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           635613                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       635613                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       635613                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        53317                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            53317                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        53317                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        53317                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            150265                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150265                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136114                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136114                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11837149000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11837149000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286379                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286379                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.475293                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.475293                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86964.963193                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86964.963193                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136114                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136114                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10476019000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10476019000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.475293                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.475293                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76965.036660                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76965.036660                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          56191                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              56191                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          790                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              790                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     62972500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62972500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        56981                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          56981                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.013864                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.013864                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79712.025316                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79712.025316                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          790                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          790                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55072500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55072500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.013864                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.013864                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69712.025316                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69712.025316                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        361056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            361056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64274                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64274                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5127008000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5127008000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425330                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425330                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.151116                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.151116                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79767.993279                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79767.993279                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64269                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64269                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4484016000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4484016000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.151104                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.151104                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69769.500070                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69769.500070                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  84397294000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31906.737983                       # Cycle average of tags in use
system.l2.tags.total_refs                     1532630                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201250                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.615553                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.079479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       152.488383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31733.170121                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004654                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973716                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1200                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16083                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12462338                       # Number of tag accesses
system.l2.tags.data_accesses                 12462338                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84397294000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          50560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12824448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12875008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        50560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         50560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7109376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7109376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              201172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111084                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111084                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            599071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         151953308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             152552379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       599071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           599071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       84237014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             84237014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       84237014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           599071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        151953308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            236789393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003007844500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6648                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6648                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              524530                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104567                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201173                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111084                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201173                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111084                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6967                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2943192250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1005725000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6714661000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14632.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33382.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   138054                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69677                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201173                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111084                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       104455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.277009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.340214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.097055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        69263     66.31%     66.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14107     13.51%     79.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2559      2.45%     82.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1355      1.30%     83.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9576      9.17%     92.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          920      0.88%     93.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          434      0.42%     94.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          553      0.53%     94.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5688      5.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       104455                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.254212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.789880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.459847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6485     97.55%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           34      0.51%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          126      1.90%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6648                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.704723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.675794                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.998221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4383     65.93%     65.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               33      0.50%     66.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2054     30.90%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              170      2.56%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6648                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12873280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7107392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12875072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7109376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       152.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        84.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    152.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   84397271000                       # Total gap between requests
system.mem_ctrls.avgGap                     270281.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        50560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12822720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7107392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 599071.339893907076                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 151932833.296764224768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 84213505.707896277308                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          790                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200383                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111084                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22716250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6691944750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2005586470500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28754.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33395.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18054683.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            371015820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            197180610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           717420060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          287606340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6662082960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21459789210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14337159840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44032254840                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        521.725908                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  37050488250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2818140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  44528665750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            374878560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            199226115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           718755240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          292090320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6662082960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21835080060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14021125440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44103238695                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        522.566976                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  36227296250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2818140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  45351857750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     84397294000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84397294000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9576516                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9576516                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9576516                       # number of overall hits
system.cpu.icache.overall_hits::total         9576516                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        56981                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          56981                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        56981                       # number of overall misses
system.cpu.icache.overall_misses::total         56981                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    802207500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    802207500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    802207500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    802207500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9633497                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9633497                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9633497                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9633497                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005915                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005915                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005915                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005915                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14078.508626                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14078.508626                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14078.508626                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14078.508626                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        56949                       # number of writebacks
system.cpu.icache.writebacks::total             56949                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        56981                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        56981                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        56981                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        56981                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    745226500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    745226500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    745226500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    745226500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005915                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005915                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005915                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005915                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13078.508626                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13078.508626                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13078.508626                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13078.508626                       # average overall mshr miss latency
system.cpu.icache.replacements                  56949                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9576516                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9576516                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        56981                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         56981                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    802207500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    802207500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9633497                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9633497                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005915                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005915                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14078.508626                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14078.508626                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        56981                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        56981                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    745226500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    745226500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005915                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005915                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13078.508626                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13078.508626                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84397294000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.999292                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9633497                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             56981                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            169.065074                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.999292                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999978                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19323975                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19323975                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84397294000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84397294000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84397294000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51307518                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51307518                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51308027                       # number of overall hits
system.cpu.dcache.overall_hits::total        51308027                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       762864                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         762864                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       770774                       # number of overall misses
system.cpu.dcache.overall_misses::total        770774                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  25051244496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25051244496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  25051244496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25051244496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52070382                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52070382                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52078801                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52078801                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014651                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014651                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014800                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014800                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32838.414837                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32838.414837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32501.413509                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32501.413509                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       201379                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3282                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.358623                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       635613                       # number of writebacks
system.cpu.dcache.writebacks::total            635613                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59060                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59060                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59060                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59060                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711709                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711709                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22730780000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22730780000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23405328999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23405328999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013516                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013516                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013666                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013666                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32297.031560                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32297.031560                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32886.093894                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32886.093894                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710684                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40702249                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40702249                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418028                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418028                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9328450000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9328450000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41120277                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41120277                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22315.371219                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22315.371219                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          603                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          603                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417425                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417425                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8884619500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8884619500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21284.349284                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21284.349284                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10605269                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10605269                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       344836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       344836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15722794496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15722794496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950105                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950105                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45594.991521                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45594.991521                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58457                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58457                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286379                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286379                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13846160500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13846160500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026153                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026153                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48349.077621                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48349.077621                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    674548999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    674548999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85331.941682                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85331.941682                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84397294000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.178868                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52019811                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711708                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.091508                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.178868                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984550                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984550                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          242                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          344                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          436                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104869462                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104869462                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84397294000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84397294000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
