// Seed: 1803170411
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri0 id_6;
  assign id_6 = 1;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input tri id_2,
    input supply1 id_3,
    input wand id_4,
    input tri id_5,
    input tri1 id_6,
    output wor id_7,
    output wand id_8
);
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_10, id_10
  );
endmodule
