SITE_PIPS U13 OUSED:0 
SITE_PIPS T13 TUSED:0 OUSED:0 
SITE_PIPS T10 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS T9 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS SLICE_X0Y51 AUSED:0 
SITE_PIPS R10 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
STATIC_SOURCES 
LUT_RTS 
INTRASITE a
INTERSITE a_IBUF R10/I SLICE_X0Y51/A5 
ROUTE a_IBUF LIOB33_SING_X0Y50/IOB_IBUF0 LIOI3_SING_X0Y50/LIOI_IBUF0 LIOI3_SING_X0Y50/LIOI_I0 LIOI3_SING_X0Y50/LIOI_ILOGIC0_D LIOI3_SING_X0Y50/IOI_ILOGIC0_O LIOI3_SING_X0Y50/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y50/INT_INTERFACE_LOGIC_OUTS_L_B18 L_TERM_INT_X2Y53/TERM_INT_LOGIC_OUTS_L_B18 IO_INT_INTERFACE_L_X0Y50/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y50/LOGIC_OUTS_L18 INT_L_X0Y50/EE2BEG0 INT_L_X2Y50/EE2END0 INT_R_X1Y50/EE2A0 INT_INTERFACE_R_X1Y50/INT_INTERFACE_EE2A0 CMT_PMV_X7Y53/CMT_PMV_EE2A0 CMT_TOP_R_LOWER_B_X8Y61/CMT_TOP_EE2A0_0 VBRK_X9Y53/VBRK_EE2A0 CLBLL_L_X2Y50/CLBLL_EE2A0 INT_L_X2Y50/NR1BEG0 INT_L_X2Y51/NR1END0 INT_L_X2Y51/IMUX_L8 CLBLL_L_X2Y51/CLBLL_IMUX8 CLBLL_L_X2Y51/CLBLL_LL_A5
INTRASITE b
INTERSITE b_IBUF T10/I SLICE_X0Y51/A3 
ROUTE b_IBUF LIOB33_X0Y51/IOB_IBUF1 LIOI3_X0Y51/LIOI_IBUF1 LIOI3_X0Y51/LIOI_I1 LIOI3_X0Y51/LIOI_ILOGIC1_D LIOI3_X0Y51/IOI_ILOGIC1_O LIOI3_X0Y51/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y51/INT_INTERFACE_LOGIC_OUTS_L_B18 L_TERM_INT_X2Y54/TERM_INT_LOGIC_OUTS_L_B18 IO_INT_INTERFACE_L_X0Y51/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y51/LOGIC_OUTS_L18 INT_L_X0Y51/EE2BEG0 INT_L_X2Y51/EE2END0 INT_R_X1Y51/EE2A0 INT_INTERFACE_R_X1Y51/INT_INTERFACE_EE2A0 CMT_FIFO_R_X7Y60/CMT_FIFO_EE2A0_0 CMT_TOP_R_LOWER_B_X8Y61/CMT_TOP_EE2A0_1 VBRK_X9Y54/VBRK_EE2A0 CLBLL_L_X2Y51/CLBLL_EE2A0 INT_L_X2Y51/IMUX_L1 CLBLL_L_X2Y51/CLBLL_IMUX1 CLBLL_L_X2Y51/CLBLL_LL_A3
INTRASITE cin
INTERSITE cin_IBUF SLICE_X0Y51/A6 T9/I 
ROUTE cin_IBUF LIOB33_X0Y51/IOB_IBUF0 LIOI3_X0Y51/LIOI_IBUF0 LIOI3_X0Y51/LIOI_I0 LIOI3_X0Y51/LIOI_ILOGIC0_D LIOI3_X0Y51/IOI_ILOGIC0_O LIOI3_X0Y51/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y52/INT_INTERFACE_LOGIC_OUTS_L_B18 L_TERM_INT_X2Y55/TERM_INT_LOGIC_OUTS_L_B18 IO_INT_INTERFACE_L_X0Y52/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y52/LOGIC_OUTS_L18 INT_L_X0Y52/EL1BEG_N3 INT_R_X1Y51/EL1END3 INT_L_X0Y51/EL1BEG3 INT_R_X1Y51/EL1BEG2 INT_L_X2Y51/EL1END2 INT_INTERFACE_R_X1Y51/INT_INTERFACE_EL1BEG2 CMT_FIFO_R_X7Y60/CMT_FIFO_EL1BEG2_0 CMT_TOP_R_LOWER_B_X8Y61/CMT_TOP_EL1BEG2_1 VBRK_X9Y54/VBRK_EL1BEG2 CLBLL_L_X2Y51/CLBLL_EL1BEG2 INT_L_X2Y51/IMUX_L4 CLBLL_L_X2Y51/CLBLL_IMUX4 CLBLL_L_X2Y51/CLBLL_LL_A6
INTRASITE cout
INTERSITE cout_OBUF U13/O SLICE_X0Y51/A 
ROUTE cout_OBUF CLBLL_L_X2Y51/CLBLL_LL_A CLBLL_L_X2Y51/CLBLL_LOGIC_OUTS12 INT_L_X2Y51/LOGIC_OUTS_L12 INT_L_X2Y51/WW2BEG0 INT_L_X0Y51/WW2END0 CLBLL_L_X2Y51/CLBLL_WW2A0 VBRK_X9Y54/VBRK_WW2A0 CMT_TOP_R_LOWER_B_X8Y61/CMT_TOP_WW2A0_1 CMT_FIFO_R_X7Y60/CMT_FIFO_WW2A0_0 INT_INTERFACE_R_X1Y51/INT_INTERFACE_WW2A0 INT_R_X1Y51/WW2A0 INT_L_X0Y51/NN2BEG1 INT_L_X0Y53/NN2END1 INT_L_X0Y52/NN2A1 INT_L_X0Y53/IMUX_L34 IO_INT_INTERFACE_L_X0Y53/INT_INTERFACE_IMUX34 LIOI3_X0Y53/IOI_IMUX34_0 L_TERM_INT_X2Y56/TERM_INT_IMUX34 LIOI3_X0Y53/IOI_OLOGIC1_D1 LIOI3_X0Y53/LIOI_OLOGIC1_OQ LIOI3_X0Y53/LIOI_O1 LIOB33_X0Y53/IOB_O1
INTRASITE s
INTERSITE VCC IOB_X0Y54/T
INTERSITE GND IOB_X0Y54/O
VCC INT_L_X0Y54/VCC_WIRE INT_L_X0Y54/IMUX_L15 IO_INT_INTERFACE_L_X0Y54/INT_INTERFACE_IMUX15 LIOI3_X0Y53/IOI_IMUX15_1 L_TERM_INT_X2Y57/TERM_INT_IMUX15 LIOI3_X0Y53/IOI_OLOGIC0_T1 LIOI3_X0Y53/LIOI_OLOGIC0_TQ LIOI3_X0Y53/LIOI_T0 LIOB33_X0Y53/IOB_T0
START_WIRES INT_L_X0Y54/VCC_WIRE
GND INT_L_X0Y54/GND_WIRE INT_L_X0Y54/GFAN0 INT_L_X0Y54/IMUX_L34 IO_INT_INTERFACE_L_X0Y54/INT_INTERFACE_IMUX34 LIOI3_X0Y53/IOI_IMUX34_1 L_TERM_INT_X2Y57/TERM_INT_IMUX34 LIOI3_X0Y53/IOI_OLOGIC0_D1 LIOI3_X0Y53/LIOI_OLOGIC0_OQ LIOI3_X0Y53/LIOI_O0 LIOB33_X0Y53/IOB_O0
START_WIRES INT_L_X0Y54/GND_WIRE
