[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3676411 heartbeat IPC: 2.72 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3676411 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3676411 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 13017138 heartbeat IPC: 1.071 cumulative IPC: 1.071 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 23367555 heartbeat IPC: 0.9661 cumulative IPC: 1.016 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 34759185 heartbeat IPC: 0.8778 cumulative IPC: 0.9652 (Simulation time: 00 hr 03 min 11 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 40277660 cumulative IPC: 0.9931 (Simulation time: 00 hr 04 min 00 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 40277660 cumulative IPC: 0.9931 (Simulation time: 00 hr 04 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9931 instructions: 40000000 cycles: 40277660
CPU 0 Branch Prediction Accuracy: 95.42% MPKI: 12.78 Average ROB Occupancy at Mispredict: 36.23
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 8.234
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457675 HIT:     419950 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457675 HIT:     419950 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 307.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685200 HIT:     467052 MISS:     218148 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359536 HIT:     291660 MISS:      67876 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96936 HIT:       6436 MISS:      90500 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142847 HIT:     142517 MISS:        330 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85881 HIT:      26439 MISS:      59442 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 142.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4811610 HIT:    4727261 MISS:      84349 MSHR_MERGE:      27214
cpu0->cpu0_L1I LOAD         ACCESS:    4811610 HIT:    4727261 MISS:      84349 MSHR_MERGE:      27214
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.23 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13322740 HIT:   12308882 MISS:    1013858 MSHR_MERGE:     528634
cpu0->cpu0_L1D LOAD         ACCESS:    8232102 HIT:    7701883 MISS:     530219 MSHR_MERGE:     227813
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4997004 HIT:    4600778 MISS:     396226 MSHR_MERGE:     299289
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93634 HIT:       6221 MISS:      87413 MSHR_MERGE:       1532
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.65 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4260448 HIT:    4149372 MISS:     111076 MSHR_MERGE:      49900
cpu0->cpu0_ITLB LOAD         ACCESS:    4260448 HIT:    4149372 MISS:     111076 MSHR_MERGE:      49900
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.388 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12635406 HIT:   11914646 MISS:     720760 MSHR_MERGE:     324261
cpu0->cpu0_DTLB LOAD         ACCESS:   12635406 HIT:   11914646 MISS:     720760 MSHR_MERGE:     324261
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 33.97 cycles
cpu0->LLC TOTAL        ACCESS:     335777 HIT:     194754 MISS:     141023 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67876 HIT:      36908 MISS:      30968 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90500 HIT:      10854 MISS:      79646 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     117959 HIT:     117874 MISS:         85 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59442 HIT:      29118 MISS:      30324 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 196.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1304
  ROW_BUFFER_MISS:     139626
  AVG DBUS CONGESTED CYCLE: 11.45
Channel 0 WQ ROW_BUFFER_HIT:      11719
  ROW_BUFFER_MISS:      73281
  FULL:          0
Channel 0 REFRESHES ISSUED:       3356
