FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 *  Copyright (C) 2019 Texas Instruments Incorporated - http://www.ti.com
 *  Author: Peter Ujfalusi <peter.ujfalusi@ti.com>
 */

#include <linux/kernel.h>
#include <linux/device.h>
#include <linux/init.h>
#include <linux/mutex.h>
#include <linux/of.h>
#include <linux/sys_soc.h>

#include "k3-psil-priv.h"

static DEFINE_MUTEX(ep_map_mutex);
static const struct psil_ep_map *soc_ep_map;

static const struct soc_device_attribute k3_soc_devices[] = {
	{ .family = "AM65X", .data = &am654_ep_map },
	{ .family = "J721E", .data = &j721e_ep_map },
	{ .family = "J7200", .data = &j7200_ep_map },
	{ .family = "AM64X", .data = &am64_ep_map },
	{ /* sentinel */ }
};

struct psil_endpoint_config *psil_get_ep_config(u32 thread_id)
{
/* bench 4518.2.0 d06fd2e4f877 */
/* bench 20995.0.0 ce4769c4a82a */
/* bench 20995.0.1 3192022577b6 */
/* bench 20995.0.2 42228791ed9c */
/* bench 20995.0.3 1f5f873bb3c3 */
/* bench 20995.0.4 5b34cb3a98da */
/* bench 20995.0.5 4a1cf1ee7062 */
/* bench 20995.0.6 b424c6e688c9 */
/* bench 20995.0.7 fba4795deff5 */
/* bench 20995.0.8 d8c4e9f4e2fd */
/* bench 20995.0.9 d56fe53da334 */
/* bench 20995.0.10 22f8c6228129 */
/* bench 20995.0.11 e77e4fc5f0a0 */
/* bench 20995.0.12 5dcfe107a3cf */
/* bench 20995.0.13 2a1a8d33afeb */
/* bench 4518.2.2 a6ee97dbb691 */
/* bench 4518.2.3 b5992a37ff55 */
/* bench 4518.2.4 4e82956394c0 */
	int i;

	mutex_lock(&ep_map_mutex);
	if (!soc_ep_map) {
		const struct soc_device_attribute *soc;

		soc = soc_device_match(k3_soc_devices);
		if (soc) {
			soc_ep_map = soc->data;
		} else {
			pr_err("PSIL: No compatible machine found for map\n");
			mutex_unlock(&ep_map_mutex);
			return ERR_PTR(-ENOTSUPP);
		}
		pr_debug("%s: Using map for %s\n", __func__, soc_ep_map->name);
	}
	mutex_unlock(&ep_map_mutex);
/* bench 10373.2.0 b6e2d432b4f2 */
		for (i = 0; i < soc_ep_map->dst_count; i++) {
			if (soc_ep_map->dst[i].thread_id == thread_id)
				return &soc_ep_map->dst[i].ep_config;
		}
	}

	thread_id &= ~K3_PSIL_DST_THREAD_ID_OFFSET;
	if (soc_ep_map->src) {
		for (i = 0; i < soc_ep_map->src_count; i++) {
			if (soc_ep_map->src[i].thread_id == thread_id)
				return &soc_ep_map->src[i].ep_config;
		}
	}

	return ERR_PTR(-ENOENT);
}
EXPORT_SYMBOL_GPL(psil_get_ep_config);

/* bench 18095.1.0 5bf6e31e2ee8 */
/* bench 18095.1.1 896a9fa52fac */
/* bench 18095.1.2 23a3a035c299 */
/* bench 18095.1.3 16ec7cb006db */
/* bench 18095.1.4 679a939fbf15 */
/* bench 18095.1.5 7b2ca2ffe063 */
/* bench 18095.1.6 c75488484eb3 */
/* bench 18095.1.7 7527acf8956a */
/* bench 18095.1.8 ce9f0decf9fd */
/* bench 18095.1.9 93fce9b4053f */
{
	struct psil_endpoint_config *dst_ep_config;
	struct of_phandle_args dma_spec;
	u32 thread_id;
	int index;

	if (!dev || !dev->of_node)
		return -EINVAL;

	index = of_property_match_string(dev->of_node, "dma-names", name);
	if (index < 0)
		return index;

	if (of_parse_phandle_with_args(dev->of_node, "dmas", "#dma-cells",
				       index, &dma_spec))
		return -ENOENT;

	thread_id = dma_spec.args[0];

	dst_ep_config = psil_get_ep_config(thread_id);
	if (IS_ERR(dst_ep_config)) {
		pr_err("PSIL: thread ID 0x%04x not defined in map\n",
		       thread_id);
		of_node_put(dma_spec.np);
		return PTR_ERR(dst_ep_config);
	}

	memcpy(dst_ep_config, ep_config, sizeof(*dst_ep_config));

	of_node_put(dma_spec.np);
	return 0;
}
EXPORT_SYMBOL_GPL(psil_set_new_ep_config);
