

================================================================
== Vitis HLS Report for 'lab5_z1'
================================================================
* Date:           Tue Nov  7 12:53:27 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab5_z1
* Solution:       sol6_1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  20.00 ns|  13.345 ns|     5.40 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  2.620 us|  2.620 us|  132|  132|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- foo_label0  |      129|      129|         3|          1|          1|   128|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|   437|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    36|    -|
|Register         |        -|   -|     82|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     82|   473|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|     5|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln11_1_fu_314_p2     |         +|   0|  0|   23|          16|          16|
    |add_ln11_fu_309_p2       |         +|   0|  0|   16|          16|          16|
    |add_ln6_fu_124_p2        |         +|   0|  0|   15|           8|           1|
    |d_out_d0                 |         +|   0|  0|   16|          16|          16|
    |sub_ln10_1_fu_231_p2     |         -|   0|  0|   14|           6|           6|
    |sub_ln10_2_fu_261_p2     |         -|   0|  0|   14|           5|           6|
    |sub_ln10_fu_219_p2       |         -|   0|  0|   14|           6|           6|
    |and_ln10_fu_300_p2       |       and|   0|  0|   32|          32|          32|
    |ap_condition_110         |       and|   0|  0|    2|           1|           1|
    |icmp_ln10_fu_195_p2      |      icmp|   0|  0|    9|           5|           5|
    |icmp_ln6_fu_118_p2       |      icmp|   0|  0|   11|           8|           9|
    |lshr_ln10_1_fu_294_p2    |      lshr|   0|  0|  100|           2|          32|
    |lshr_ln10_fu_271_p2      |      lshr|   0|  0|  100|          32|          32|
    |or_ln10_fu_189_p2        |        or|   0|  0|    5|           5|           4|
    |select_ln10_1_fu_245_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln10_2_fu_253_p3  |    select|   0|  0|    6|           1|           6|
    |select_ln10_fu_237_p3    |    select|   0|  0|    6|           1|           6|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |xor_ln10_1_fu_225_p2     |       xor|   0|  0|    6|           6|           5|
    |xor_ln10_fu_163_p2       |       xor|   0|  0|    5|           4|           5|
    |xor_ln8_fu_130_p2        |       xor|   0|  0|    9|           8|           9|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0|  437|         180|         247|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    8|         16|
    |i_fu_68                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_1_reg_334                       |   8|   0|    8|          0|
    |i_fu_68                           |   8|   0|    8|          0|
    |lshr_ln10_reg_369                 |  32|   0|   32|          0|
    |sub_ln10_2_reg_364                |   5|   0|    6|          1|
    |trunc_ln8_reg_359                 |  16|   0|   16|          0|
    |zext_ln6_reg_349                  |   8|   0|   64|         56|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  82|   0|  139|         57|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|d_in_address0      |  out|    8|   ap_memory|          d_in|         array|
|d_in_ce0           |  out|    1|   ap_memory|          d_in|         array|
|d_in_q0            |   in|   32|   ap_memory|          d_in|         array|
|d_in_address1      |  out|    8|   ap_memory|          d_in|         array|
|d_in_ce1           |  out|    1|   ap_memory|          d_in|         array|
|d_in_q1            |   in|   32|   ap_memory|          d_in|         array|
|d_out_address0     |  out|    7|   ap_memory|         d_out|         array|
|d_out_ce0          |  out|    1|   ap_memory|         d_out|         array|
|d_out_we0          |  out|    1|   ap_memory|         d_out|         array|
|d_out_d0           |  out|   16|   ap_memory|         d_out|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.23>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 7 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %d_in"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_out"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln6 = store i8 0, i8 %i" [./source/lab5_z1.cpp:6]   --->   Operation 12 'store' 'store_ln6' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln6 = br void" [./source/lab5_z1.cpp:6]   --->   Operation 13 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [./source/lab5_z1.cpp:6]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.47ns)   --->   "%icmp_ln6 = icmp_eq  i8 %i_1, i8 128" [./source/lab5_z1.cpp:6]   --->   Operation 15 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.11ns)   --->   "%add_ln6 = add i8 %i_1, i8 1" [./source/lab5_z1.cpp:6]   --->   Operation 17 'add' 'add_ln6' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %.split, void" [./source/lab5_z1.cpp:6]   --->   Operation 18 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.97ns)   --->   "%xor_ln8 = xor i8 %i_1, i8 128" [./source/lab5_z1.cpp:8]   --->   Operation 19 'xor' 'xor_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i8 %xor_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 20 'zext' 'zext_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%d_in_addr_1 = getelementptr i32 %d_in, i64 0, i64 %zext_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 21 'getelementptr' 'd_in_addr_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%d_in_load_1 = load i8 %d_in_addr_1" [./source/lab5_z1.cpp:8]   --->   Operation 22 'load' 'd_in_load_1' <Predicate = (!icmp_ln6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 23 [1/1] (1.61ns)   --->   "%store_ln6 = store i8 %add_ln6, i8 %i" [./source/lab5_z1.cpp:6]   --->   Operation 23 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 7.34>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i8 %i_1" [./source/lab5_z1.cpp:6]   --->   Operation 24 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%d_in_addr = getelementptr i32 %d_in, i64 0, i64 %zext_ln6" [./source/lab5_z1.cpp:7]   --->   Operation 25 'getelementptr' 'd_in_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%d_in_load = load i8 %d_in_addr" [./source/lab5_z1.cpp:7]   --->   Operation 26 'load' 'd_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%d_in_load_1 = load i8 %d_in_addr_1" [./source/lab5_z1.cpp:8]   --->   Operation 27 'load' 'd_in_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i32 %d_in_load_1" [./source/lab5_z1.cpp:8]   --->   Operation 28 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %i_1, i32 4, i32 7" [./source/lab5_z1.cpp:10]   --->   Operation 29 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.97ns)   --->   "%xor_ln10 = xor i4 %trunc_ln, i4 8" [./source/lab5_z1.cpp:10]   --->   Operation 30 'xor' 'xor_ln10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i4 %xor_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 31 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %xor_ln10, i32 3" [./source/lab5_z1.cpp:10]   --->   Operation 32 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp, i4 0" [./source/lab5_z1.cpp:10]   --->   Operation 33 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln10 = or i5 %sext_ln10, i5 15" [./source/lab5_z1.cpp:10]   --->   Operation 34 'or' 'or_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.44ns)   --->   "%icmp_ln10 = icmp_ugt  i5 %and_ln, i5 %or_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 35 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i5 %and_ln" [./source/lab5_z1.cpp:10]   --->   Operation 36 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i5 %or_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 37 'zext' 'zext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%tmp_1 = partselect i32 @llvm.part.select.i32, i32 %d_in_load_1, i32 31, i32 0" [./source/lab5_z1.cpp:10]   --->   Operation 38 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.86ns)   --->   "%sub_ln10 = sub i6 %zext_ln10, i6 %zext_ln10_1" [./source/lab5_z1.cpp:10]   --->   Operation 39 'sub' 'sub_ln10' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%xor_ln10_1 = xor i6 %zext_ln10, i6 31" [./source/lab5_z1.cpp:10]   --->   Operation 40 'xor' 'xor_ln10_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.86ns)   --->   "%sub_ln10_1 = sub i6 %zext_ln10_1, i6 %zext_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 41 'sub' 'sub_ln10_1' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node sub_ln10_2)   --->   "%select_ln10 = select i1 %icmp_ln10, i6 %sub_ln10, i6 %sub_ln10_1" [./source/lab5_z1.cpp:10]   --->   Operation 42 'select' 'select_ln10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%select_ln10_1 = select i1 %icmp_ln10, i32 %tmp_1, i32 %d_in_load_1" [./source/lab5_z1.cpp:10]   --->   Operation 43 'select' 'select_ln10_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%select_ln10_2 = select i1 %icmp_ln10, i6 %xor_ln10_1, i6 %zext_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 44 'select' 'select_ln10_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.94ns) (out node of the LUT)   --->   "%sub_ln10_2 = sub i6 31, i6 %select_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 45 'sub' 'sub_ln10_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln10)   --->   "%zext_ln10_2 = zext i6 %select_ln10_2" [./source/lab5_z1.cpp:10]   --->   Operation 46 'zext' 'zext_ln10_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (4.08ns) (out node of the LUT)   --->   "%lshr_ln10 = lshr i32 %select_ln10_1, i32 %zext_ln10_2" [./source/lab5_z1.cpp:10]   --->   Operation 47 'lshr' 'lshr_ln10' <Predicate = true> <Delay = 4.08> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [./source/lab5_z1.cpp:13]   --->   Operation 63 'ret' 'ret_ln13' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 13.3>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [./source/lab5_z1.cpp:4]   --->   Operation 48 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab5_z1.cpp:4]   --->   Operation 49 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (3.25ns)   --->   "%d_in_load = load i8 %d_in_addr" [./source/lab5_z1.cpp:7]   --->   Operation 50 'load' 'd_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %d_in_load" [./source/lab5_z1.cpp:7]   --->   Operation 51 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %d_in_load, i32 16, i32 31" [./source/lab5_z1.cpp:9]   --->   Operation 52 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%zext_ln10_3 = zext i6 %sub_ln10_2" [./source/lab5_z1.cpp:10]   --->   Operation 53 'zext' 'zext_ln10_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%lshr_ln10_1 = lshr i32 4294967295, i32 %zext_ln10_3" [./source/lab5_z1.cpp:10]   --->   Operation 54 'lshr' 'lshr_ln10_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%and_ln10 = and i32 %lshr_ln10, i32 %lshr_ln10_1" [./source/lab5_z1.cpp:10]   --->   Operation 55 'and' 'and_ln10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln11_1)   --->   "%trunc_ln10 = trunc i32 %and_ln10" [./source/lab5_z1.cpp:10]   --->   Operation 56 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11 = add i16 %trunc_ln8, i16 %trunc_ln7" [./source/lab5_z1.cpp:11]   --->   Operation 57 'add' 'add_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (2.79ns) (out node of the LUT)   --->   "%add_ln11_1 = add i16 %tmp_2, i16 %trunc_ln10" [./source/lab5_z1.cpp:11]   --->   Operation 58 'add' 'add_ln11_1' <Predicate = true> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln11_2 = add i16 %add_ln11_1, i16 %add_ln11" [./source/lab5_z1.cpp:11]   --->   Operation 59 'add' 'add_ln11_2' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%d_out_addr = getelementptr i16 %d_out, i64 0, i64 %zext_ln6" [./source/lab5_z1.cpp:11]   --->   Operation 60 'getelementptr' 'd_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (3.25ns)   --->   "%store_ln11 = store i16 %add_ln11_2, i7 %d_out_addr" [./source/lab5_z1.cpp:11]   --->   Operation 61 'store' 'store_ln11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 62 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ d_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0100]
spectopmodule_ln0 (spectopmodule    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
store_ln6         (store            ) [ 0000]
br_ln6            (br               ) [ 0000]
i_1               (load             ) [ 0110]
icmp_ln6          (icmp             ) [ 0110]
empty             (speclooptripcount) [ 0000]
add_ln6           (add              ) [ 0000]
br_ln6            (br               ) [ 0000]
xor_ln8           (xor              ) [ 0000]
zext_ln8          (zext             ) [ 0000]
d_in_addr_1       (getelementptr    ) [ 0110]
store_ln6         (store            ) [ 0000]
zext_ln6          (zext             ) [ 0101]
d_in_addr         (getelementptr    ) [ 0101]
d_in_load_1       (load             ) [ 0000]
trunc_ln8         (trunc            ) [ 0101]
trunc_ln          (partselect       ) [ 0000]
xor_ln10          (xor              ) [ 0000]
sext_ln10         (sext             ) [ 0000]
tmp               (bitselect        ) [ 0000]
and_ln            (bitconcatenate   ) [ 0000]
or_ln10           (or               ) [ 0000]
icmp_ln10         (icmp             ) [ 0000]
zext_ln10         (zext             ) [ 0000]
zext_ln10_1       (zext             ) [ 0000]
tmp_1             (partselect       ) [ 0000]
sub_ln10          (sub              ) [ 0000]
xor_ln10_1        (xor              ) [ 0000]
sub_ln10_1        (sub              ) [ 0000]
select_ln10       (select           ) [ 0000]
select_ln10_1     (select           ) [ 0000]
select_ln10_2     (select           ) [ 0000]
sub_ln10_2        (sub              ) [ 0101]
zext_ln10_2       (zext             ) [ 0000]
lshr_ln10         (lshr             ) [ 0101]
specpipeline_ln4  (specpipeline     ) [ 0000]
specloopname_ln4  (specloopname     ) [ 0000]
d_in_load         (load             ) [ 0000]
trunc_ln7         (trunc            ) [ 0000]
tmp_2             (partselect       ) [ 0000]
zext_ln10_3       (zext             ) [ 0000]
lshr_ln10_1       (lshr             ) [ 0000]
and_ln10          (and              ) [ 0000]
trunc_ln10        (trunc            ) [ 0000]
add_ln11          (add              ) [ 0000]
add_ln11_1        (add              ) [ 0000]
add_ln11_2        (add              ) [ 0000]
d_out_addr        (getelementptr    ) [ 0000]
store_ln11        (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
ret_ln13          (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_in"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="d_in_addr_1_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="8" slack="0"/>
<pin id="76" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_in_addr_1/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="0"/>
<pin id="84" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="85" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="0"/>
<pin id="87" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_in_load_1/1 d_in_load/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="d_in_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="8" slack="0"/>
<pin id="93" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_in_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="d_out_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="1"/>
<pin id="101" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_out_addr/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln11_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln6_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_1_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln6_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln6_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="xor_ln8_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln8/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln8_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln6_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln6_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="1"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln8_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="1"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="0" index="3" bw="4" slack="0"/>
<pin id="159" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="xor_ln10_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="0" index="1" bw="4" slack="0"/>
<pin id="166" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln10/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="sext_ln10_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="0"/>
<pin id="176" dir="0" index="2" bw="3" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="and_ln_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="or_ln10_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="5" slack="0"/>
<pin id="192" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln10_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="5" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln10_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln10_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_1/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="6" slack="0"/>
<pin id="213" dir="0" index="3" bw="1" slack="0"/>
<pin id="214" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sub_ln10_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="0" index="1" bw="5" slack="0"/>
<pin id="222" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln10/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="xor_ln10_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="0"/>
<pin id="227" dir="0" index="1" bw="6" slack="0"/>
<pin id="228" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln10_1/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sub_ln10_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="0" index="1" bw="5" slack="0"/>
<pin id="234" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln10_1/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="select_ln10_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="6" slack="0"/>
<pin id="240" dir="0" index="2" bw="6" slack="0"/>
<pin id="241" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="select_ln10_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="32" slack="0"/>
<pin id="249" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_1/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="select_ln10_2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="6" slack="0"/>
<pin id="256" dir="0" index="2" bw="6" slack="0"/>
<pin id="257" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_2/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sub_ln10_2_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="0"/>
<pin id="263" dir="0" index="1" bw="6" slack="0"/>
<pin id="264" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln10_2/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln10_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_2/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="lshr_ln10_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="6" slack="0"/>
<pin id="274" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln10/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln7_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="6" slack="0"/>
<pin id="285" dir="0" index="3" bw="6" slack="0"/>
<pin id="286" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln10_3_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="6" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_3/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="lshr_ln10_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="6" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln10_1/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="and_ln10_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln10/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln10_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln11_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="1"/>
<pin id="311" dir="0" index="1" bw="16" slack="0"/>
<pin id="312" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln11_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln11_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_2/3 "/>
</bind>
</comp>

<comp id="327" class="1005" name="i_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="334" class="1005" name="i_1_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="1"/>
<pin id="336" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="340" class="1005" name="icmp_ln6_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln6 "/>
</bind>
</comp>

<comp id="344" class="1005" name="d_in_addr_1_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="1"/>
<pin id="346" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="d_in_addr_1 "/>
</bind>
</comp>

<comp id="349" class="1005" name="zext_ln6_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="1"/>
<pin id="351" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln6 "/>
</bind>
</comp>

<comp id="354" class="1005" name="d_in_addr_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="1"/>
<pin id="356" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="d_in_addr "/>
</bind>
</comp>

<comp id="359" class="1005" name="trunc_ln8_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="1"/>
<pin id="361" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="364" class="1005" name="sub_ln10_2_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="1"/>
<pin id="366" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln10_2 "/>
</bind>
</comp>

<comp id="369" class="1005" name="lshr_ln10_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="88"><net_src comp="72" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="32" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="89" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="115" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="145"><net_src comp="124" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="146" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="153"><net_src comp="79" pin="7"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="167"><net_src comp="154" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="42" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="163" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="44" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="173" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="193"><net_src comp="169" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="181" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="189" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="181" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="189" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="52" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="79" pin="7"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="54" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="223"><net_src comp="201" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="205" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="201" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="56" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="205" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="201" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="195" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="219" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="231" pin="2"/><net_sink comp="237" pin=2"/></net>

<net id="250"><net_src comp="195" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="209" pin="4"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="79" pin="7"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="195" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="225" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="201" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="56" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="237" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="253" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="245" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="267" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="79" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="64" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="79" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="66" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="54" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="298"><net_src comp="18" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="300" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="277" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="281" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="305" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="309" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="320" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="330"><net_src comp="68" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="333"><net_src comp="327" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="337"><net_src comp="115" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="343"><net_src comp="118" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="72" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="352"><net_src comp="146" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="357"><net_src comp="89" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="362"><net_src comp="150" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="367"><net_src comp="261" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="372"><net_src comp="271" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="300" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_out | {3 }
 - Input state : 
	Port: lab5_z1 : d_in | {1 2 3 }
  - Chain level:
	State 1
		store_ln6 : 1
		i_1 : 1
		icmp_ln6 : 2
		add_ln6 : 2
		br_ln6 : 3
		xor_ln8 : 2
		zext_ln8 : 2
		d_in_addr_1 : 3
		d_in_load_1 : 4
		store_ln6 : 3
	State 2
		d_in_addr : 1
		d_in_load : 2
		trunc_ln8 : 1
		xor_ln10 : 1
		sext_ln10 : 1
		tmp : 1
		and_ln : 2
		or_ln10 : 2
		icmp_ln10 : 3
		zext_ln10 : 3
		zext_ln10_1 : 2
		tmp_1 : 1
		sub_ln10 : 4
		xor_ln10_1 : 4
		sub_ln10_1 : 4
		select_ln10 : 5
		select_ln10_1 : 4
		select_ln10_2 : 4
		sub_ln10_2 : 6
		zext_ln10_2 : 5
		lshr_ln10 : 6
	State 3
		trunc_ln7 : 1
		tmp_2 : 1
		lshr_ln10_1 : 1
		and_ln10 : 2
		trunc_ln10 : 2
		add_ln11 : 2
		add_ln11_1 : 3
		add_ln11_2 : 4
		store_ln11 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|   lshr   |   lshr_ln10_fu_271   |    0    |   100   |
|          |  lshr_ln10_1_fu_294  |    0    |    13   |
|----------|----------------------|---------|---------|
|          |    add_ln6_fu_124    |    0    |    15   |
|    add   |    add_ln11_fu_309   |    0    |    16   |
|          |   add_ln11_1_fu_314  |    0    |    23   |
|          |   add_ln11_2_fu_320  |    0    |    16   |
|----------|----------------------|---------|---------|
|          |  select_ln10_fu_237  |    0    |    6    |
|  select  | select_ln10_1_fu_245 |    0    |    32   |
|          | select_ln10_2_fu_253 |    0    |    6    |
|----------|----------------------|---------|---------|
|          |    sub_ln10_fu_219   |    0    |    13   |
|    sub   |   sub_ln10_1_fu_231  |    0    |    13   |
|          |   sub_ln10_2_fu_261  |    0    |    14   |
|----------|----------------------|---------|---------|
|    and   |    and_ln10_fu_300   |    0    |    32   |
|----------|----------------------|---------|---------|
|   icmp   |    icmp_ln6_fu_118   |    0    |    11   |
|          |   icmp_ln10_fu_195   |    0    |    9    |
|----------|----------------------|---------|---------|
|          |    xor_ln8_fu_130    |    0    |    8    |
|    xor   |    xor_ln10_fu_163   |    0    |    4    |
|          |   xor_ln10_1_fu_225  |    0    |    6    |
|----------|----------------------|---------|---------|
|          |    zext_ln8_fu_136   |    0    |    0    |
|          |    zext_ln6_fu_146   |    0    |    0    |
|   zext   |   zext_ln10_fu_201   |    0    |    0    |
|          |  zext_ln10_1_fu_205  |    0    |    0    |
|          |  zext_ln10_2_fu_267  |    0    |    0    |
|          |  zext_ln10_3_fu_291  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   trunc_ln8_fu_150   |    0    |    0    |
|   trunc  |   trunc_ln7_fu_277   |    0    |    0    |
|          |   trunc_ln10_fu_305  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    trunc_ln_fu_154   |    0    |    0    |
|partselect|     tmp_1_fu_209     |    0    |    0    |
|          |     tmp_2_fu_281     |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |   sext_ln10_fu_169   |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|      tmp_fu_173      |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|     and_ln_fu_181    |    0    |    0    |
|----------|----------------------|---------|---------|
|    or    |    or_ln10_fu_189    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   337   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|d_in_addr_1_reg_344|    8   |
| d_in_addr_reg_354 |    8   |
|    i_1_reg_334    |    8   |
|     i_reg_327     |    8   |
|  icmp_ln6_reg_340 |    1   |
| lshr_ln10_reg_369 |   32   |
| sub_ln10_2_reg_364|    6   |
| trunc_ln8_reg_359 |   16   |
|  zext_ln6_reg_349 |   64   |
+-------------------+--------+
|       Total       |   151  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_79 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||   3.22  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   337  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   151  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   151  |   355  |
+-----------+--------+--------+--------+
