`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 18.06.2026 21:34:22
// Design Name: 
// Module Name: alu
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module alu(
    input [3:0]a,b,
    input [2:0]sel,
    output reg [3:0]result,
    output reg carry
    );
    always @(*) begin
        carry = 0;
        case(sel)
            3'b000:
                {carry,result} = a + b;
            3'b001:
                {carry,result} = a - b;
            3'b010:
                result = a & b;
            3'b011:
                result = a | b;
            3'b100:
                result = a ^ b;
            3'b101:
                result = ~a;
            3'b110:
                result = a << 1;
            3'b111:
                result = a >> 1;
            default:
                result = 4'b0000;
            endcase
        end
endmodule
