#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar  1 00:23:11 2022
# Process ID: 9504
# Current directory: C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.runs/synth_1
# Command line: vivado.exe -log CONV1D_2nd_Data_RAM.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CONV1D_2nd_Data_RAM.tcl
# Log file: C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.runs/synth_1/CONV1D_2nd_Data_RAM.vds
# Journal file: C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CONV1D_2nd_Data_RAM.tcl -notrace
Command: synth_design -top CONV1D_2nd_Data_RAM -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16056 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 831.086 ; gain = 234.180
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CONV1D_2nd_Data_RAM' [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:3]
	Parameter Bit_width bound to: 16 - type: integer 
	Parameter RAM_Depth bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:30]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:31]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:32]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:33]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:34]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:35]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:36]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:37]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:39]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:40]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:41]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:42]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:43]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:44]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:45]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:46]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:48]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:49]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:50]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:51]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:52]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:53]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:54]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:55]
INFO: [Synth 8-226] default block is never used [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:87]
INFO: [Synth 8-6155] done synthesizing module 'CONV1D_2nd_Data_RAM' (1#1) [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/sources_1/new/Sample_Code.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 904.602 ; gain = 307.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 905.891 ; gain = 308.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 905.891 ; gain = 308.984
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 905.891 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/constrs_1/imports/digilent-xdc-master/Cmod-A7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sysclk'. [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/constrs_1/imports/digilent-xdc-master/Cmod-A7-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/constrs_1/imports/digilent-xdc-master/Cmod-A7-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rxd_out'. [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/constrs_1/imports/digilent-xdc-master/Cmod-A7-Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/constrs_1/imports/digilent-xdc-master/Cmod-A7-Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_txd_in'. [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/constrs_1/imports/digilent-xdc-master/Cmod-A7-Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/constrs_1/imports/digilent-xdc-master/Cmod-A7-Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.srcs/constrs_1/imports/digilent-xdc-master/Cmod-A7-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1028.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1029.168 ; gain = 0.980
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1029.168 ; gain = 432.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1029.168 ; gain = 432.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1029.168 ; gain = 432.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1029.168 ; gain = 432.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 24    
+---RAMs : 
	               4K Bit         RAMs := 24    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 53    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CONV1D_2nd_Data_RAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 24    
+---RAMs : 
	               4K Bit         RAMs := 24    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 53    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.168 ; gain = 432.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+--------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|CONV1D_2nd_Data_RAM | RAM_0_A_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_1_A_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_2_A_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_3_A_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_4_A_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_5_A_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_6_A_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_7_A_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_0_B_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_1_B_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_2_B_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_3_B_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_4_B_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_5_B_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_6_B_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_7_B_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_0_C_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_1_C_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_2_C_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_3_C_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_4_C_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_5_C_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_6_C_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_7_C_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1029.168 ; gain = 432.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1029.168 ; gain = 432.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|CONV1D_2nd_Data_RAM | RAM_0_A_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_1_A_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_2_A_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_3_A_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_4_A_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_5_A_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_6_A_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_7_A_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_0_B_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_1_B_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_2_B_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_3_B_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_4_B_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_5_B_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_6_B_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_7_B_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_0_C_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_1_C_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_2_C_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_3_C_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_4_C_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_5_C_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_6_C_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CONV1D_2nd_Data_RAM | RAM_7_C_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance RAM_0_A_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_1_A_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_2_A_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_3_A_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_4_A_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_5_A_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_6_A_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_7_A_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_0_B_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_1_B_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_2_B_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_3_B_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_4_B_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_5_B_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_6_B_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_7_B_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_0_C_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_1_C_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_2_C_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_3_C_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_4_C_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_5_C_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_6_C_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance RAM_7_C_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1029.168 ; gain = 432.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1029.168 ; gain = 432.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1029.168 ; gain = 432.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1029.168 ; gain = 432.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1029.168 ; gain = 432.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1029.168 ; gain = 432.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1029.168 ; gain = 432.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     2|
|3     |LUT2     |     4|
|4     |LUT3     |    12|
|5     |LUT4     |    51|
|6     |LUT5     |    19|
|7     |LUT6     |   109|
|8     |RAMB18E1 |    24|
|9     |IBUF     |    41|
|10    |OBUF     |    48|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   311|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1029.168 ; gain = 432.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1029.168 ; gain = 308.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1029.168 ; gain = 432.262
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1029.168 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 48 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1029.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1029.168 ; gain = 726.785
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1029.168 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lingke/Desktop/FYP/FYP_AI_on_FPGA/Testing_BRAM/Testing_BRAM.runs/synth_1/CONV1D_2nd_Data_RAM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CONV1D_2nd_Data_RAM_utilization_synth.rpt -pb CONV1D_2nd_Data_RAM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar  1 00:23:48 2022...
