;redcode
;assert 1
	SPL 0, <-54
	SUB #10, <462
	MOV -7, <-20
	SUB @121, @-6
	SLT 502, 620
	MOV -17, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <-954
	SLT -88, -90
	SPL @10, @462
	SPL 4, #2
	MOV 111, <-20
	SUB @20, @10
	ADD #-530, 99
	JMZ <-530, 99
	MOV -41, <-20
	SPL <121, 106
	SPL <121, 106
	JMZ <-530, 99
	JMP <0
	JMZ <-530, 99
	MOV -41, <-20
	SPL 0, <-54
	JMP @60, @9
	JMP @72, 200
	JMZ <-530, 99
	JMZ <-530, 99
	SPL 0, <-954
	JMZ <-530, 99
	SUB @127, 106
	SPL 0, <-954
	SPL 0, <-954
	SUB #10, <462
	DJN 0, <-954
	DJN -1, @-20
	ADD 110, @30
	SPL 0, <-954
	ADD 3, @540
	SUB #10, <462
	SPL 0, <-54
	ADD 210, 30
	SLT #300, 990
	SUB #10, <462
	SLT 502, 620
	JMZ @-530, #79
	MOV -17, <-20
	SPL 0, <-54
	SUB #10, <462
	SPL 0, <-54
	DJN @10, @-462
	MOV -7, <-20
	MOV -7, <-20
