;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <300, @391
	JMN 400, <-700
	JMN 400, <-700
	ADD 210, 30
	SLT 0, @100
	SUB #100, 10
	ADD -1, <-20
	SUB #100, 10
	SUB @1, <-1
	SUB -100, -100
	JMP <127, 106
	SUB 13, @10
	ADD 210, 30
	SPL -100, -300
	MOV -7, <-20
	ADD 210, 30
	CMP @0, <2
	SPL <-127, 100
	MOV #5, -17
	JMN 12, #10
	SLT 300, 90
	SUB #273, @200
	SUB <0, @2
	SUB #12, @200
	ADD @130, 9
	MOV @121, @105
	MOV -7, <-20
	ADD 210, 30
	SUB <0, @2
	MOV 1, <20
	MOV -7, <-20
	SPL 0, <-22
	ADD @130, 9
	JMN 0, #2
	SUB <0, @2
	SUB <0, @2
	CMP -207, <-120
	DJN -1, @-20
	ADD 3, @223
	SUB 12, @10
	JMZ <123, 103
	MOV -1, <-20
	SPL 0, <-22
	MOV -1, <-20
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <300, @391
	JMN 400, <-700
	SPL 12, #10
