/*
 * Copyright (C) 2018 Realtek Semiconductor Corp.
 * All Rights Reserved.
 *
 * This program is the proprietary software of Realtek Semiconductor
 * Corporation and/or its licensors, and only be used, duplicated,
 * modified or distributed under the authorized license from Realtek.
 *
 * ANY USE OF THE SOFTWARE OTHER THAN AS AUTHORIZED UNDER
 * THIS LICENSE OR COPYRIGHT LAW IS PROHIBITED.
 *
 * $Revision: 6417 $
 * $Date: 2009-10-15 09:38:58 +0800 (Thu, 15 Oct 2009) $
 *
 * Purpose : Define Stander MMD registers
 *
 * Feature :
 */

#ifndef __PHY_STD_MMD_DEF__
#define __PHY_STD_MMD_DEF__

#define PHY_PMA_PMD_CONTROL_MMD                                                               (1)
#define PHY_PMA_PMD_CONTROL_ADDR                                                              (0x0000)
  #define PHY_PMA_PMD_CONTROL_RESET_OFFSET                                                    (15)
  #define PHY_PMA_PMD_CONTROL_RESET_MASK                                                      (0x1 << PHY_PMA_PMD_CONTROL_RESET_OFFSET)
  #define PHY_PMA_PMD_CONTROL_RESET_FIELD_GET(_d)                                             REG32_FIELD_GET(_d,     (PHY_PMA_PMD_CONTROL_RESET_OFFSET), (PHY_PMA_PMD_CONTROL_RESET_MASK))
  #define PHY_PMA_PMD_CONTROL_RESET_FIELD_SET(_d, _v)                                         REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_CONTROL_RESET_OFFSET), (PHY_PMA_PMD_CONTROL_RESET_MASK))
  #define PHY_PMA_PMD_CONTROL_SPEED_SEL_LSB_OFFSET                                            (13)
  #define PHY_PMA_PMD_CONTROL_SPEED_SEL_LSB_MASK                                              (0x1 << PHY_PMA_PMD_CONTROL_SPEED_SEL_LSB_OFFSET)
  #define PHY_PMA_PMD_CONTROL_SPEED_SEL_LSB_FIELD_GET(_d)                                     REG32_FIELD_GET(_d,     (PHY_PMA_PMD_CONTROL_SPEED_SEL_LSB_OFFSET), (PHY_PMA_PMD_CONTROL_SPEED_SEL_LSB_MASK))
  #define PHY_PMA_PMD_CONTROL_SPEED_SEL_LSB_FIELD_SET(_d, _v)                                 REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_CONTROL_SPEED_SEL_LSB_OFFSET), (PHY_PMA_PMD_CONTROL_SPEED_SEL_LSB_MASK))
  #define PHY_PMA_PMD_CONTROL_LOW_POWER_OFFSET                                                (11)
  #define PHY_PMA_PMD_CONTROL_LOW_POWER_MASK                                                  (0x1 << PHY_PMA_PMD_CONTROL_LOW_POWER_OFFSET)
  #define PHY_PMA_PMD_CONTROL_LOW_POWER_FIELD_GET(_d)                                         REG32_FIELD_GET(_d,     (PHY_PMA_PMD_CONTROL_LOW_POWER_OFFSET), (PHY_PMA_PMD_CONTROL_LOW_POWER_MASK))
  #define PHY_PMA_PMD_CONTROL_LOW_POWER_FIELD_SET(_d, _v)                                     REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_CONTROL_LOW_POWER_OFFSET), (PHY_PMA_PMD_CONTROL_LOW_POWER_MASK))
  #define PHY_PMA_PMD_CONTROL_SPEED_SEL_MSB_OFFSET                                            (6)
  #define PHY_PMA_PMD_CONTROL_SPEED_SEL_MSB_MASK                                              (0x1 << PHY_PMA_PMD_CONTROL_SPEED_SEL_MSB_OFFSET)
  #define PHY_PMA_PMD_CONTROL_SPEED_SEL_MSB_FIELD_GET(_d)                                     REG32_FIELD_GET(_d,     (PHY_PMA_PMD_CONTROL_SPEED_SEL_MSB_OFFSET), (PHY_PMA_PMD_CONTROL_SPEED_SEL_MSB_MASK))
  #define PHY_PMA_PMD_CONTROL_SPEED_SEL_MSB_FIELD_SET(_d, _v)                                 REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_CONTROL_SPEED_SEL_MSB_OFFSET), (PHY_PMA_PMD_CONTROL_SPEED_SEL_MSB_MASK))
  #define PHY_PMA_PMD_CONTROL_SPEED_SEL_OFFSET                                                (2)
  #define PHY_PMA_PMD_CONTROL_SPEED_SEL_MASK                                                  (0xF << PHY_PMA_PMD_CONTROL_SPEED_SEL_OFFSET)
  #define PHY_PMA_PMD_CONTROL_SPEED_SEL_FIELD_GET(_d)                                         REG32_FIELD_GET(_d,     (PHY_PMA_PMD_CONTROL_SPEED_SEL_OFFSET), (PHY_PMA_PMD_CONTROL_SPEED_SEL_MASK))
  #define PHY_PMA_PMD_CONTROL_SPEED_SEL_FIELD_SET(_d, _v)                                     REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_CONTROL_SPEED_SEL_OFFSET), (PHY_PMA_PMD_CONTROL_SPEED_SEL_MASK))
  #define PHY_PMA_PMD_CONTROL_PMA_REMOTE_LOOPBACK_OFFSET                                      (1)
  #define PHY_PMA_PMD_CONTROL_PMA_REMOTE_LOOPBACK_MASK                                        (0x1 << PHY_PMA_PMD_CONTROL_PMA_REMOTE_LOOPBACK_OFFSET)
  #define PHY_PMA_PMD_CONTROL_PMA_REMOTE_LOOPBACK_FIELD_GET(_d)                               REG32_FIELD_GET(_d,     (PHY_PMA_PMD_CONTROL_PMA_REMOTE_LOOPBACK_OFFSET), (PHY_PMA_PMD_CONTROL_PMA_REMOTE_LOOPBACK_MASK))
  #define PHY_PMA_PMD_CONTROL_PMA_REMOTE_LOOPBACK_FIELD_SET(_d, _v)                           REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_CONTROL_PMA_REMOTE_LOOPBACK_OFFSET), (PHY_PMA_PMD_CONTROL_PMA_REMOTE_LOOPBACK_MASK))
  #define PHY_PMA_PMD_CONTROL_PMA_LOCAL_LOOPBACK_OFFSET                                       (0)
  #define PHY_PMA_PMD_CONTROL_PMA_LOCAL_LOOPBACK_MASK                                         (0x1 << PHY_PMA_PMD_CONTROL_PMA_LOCAL_LOOPBACK_OFFSET)
  #define PHY_PMA_PMD_CONTROL_PMA_LOCAL_LOOPBACK_FIELD_GET(_d)                                REG32_FIELD_GET(_d,     (PHY_PMA_PMD_CONTROL_PMA_LOCAL_LOOPBACK_OFFSET), (PHY_PMA_PMD_CONTROL_PMA_LOCAL_LOOPBACK_MASK))
  #define PHY_PMA_PMD_CONTROL_PMA_LOCAL_LOOPBACK_FIELD_SET(_d, _v)                            REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_CONTROL_PMA_LOCAL_LOOPBACK_OFFSET), (PHY_PMA_PMD_CONTROL_PMA_LOCAL_LOOPBACK_MASK))

#define PHY_PMA_PMD_STATUS_MMD                                                                (1)
#define PHY_PMA_PMD_STATUS_ADDR                                                               (0x0001)
  #define PHY_PMA_PMD_STATUS_FAULT_OFFSET                                                     (7)
  #define PHY_PMA_PMD_STATUS_FAULT_MASK                                                       (0x1 << PHY_PMA_PMD_STATUS_FAULT_OFFSET)
  #define PHY_PMA_PMD_STATUS_FAULT_FIELD_GET(_d)                                              REG32_FIELD_GET(_d,     (PHY_PMA_PMD_STATUS_FAULT_OFFSET), (PHY_PMA_PMD_STATUS_FAULT_MASK))
  #define PHY_PMA_PMD_STATUS_FAULT_FIELD_SET(_d, _v)                                          REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_STATUS_FAULT_OFFSET), (PHY_PMA_PMD_STATUS_FAULT_MASK))
  #define PHY_PMA_PMD_STATUS_RECEIVE_LINK_STATUS_OFFSET                                       (2)
  #define PHY_PMA_PMD_STATUS_RECEIVE_LINK_STATUS_MASK                                         (0x1 << PHY_PMA_PMD_STATUS_RECEIVE_LINK_STATUS_OFFSET)
  #define PHY_PMA_PMD_STATUS_RECEIVE_LINK_STATUS_FIELD_GET(_d)                                REG32_FIELD_GET(_d,     (PHY_PMA_PMD_STATUS_RECEIVE_LINK_STATUS_OFFSET), (PHY_PMA_PMD_STATUS_RECEIVE_LINK_STATUS_MASK))
  #define PHY_PMA_PMD_STATUS_RECEIVE_LINK_STATUS_FIELD_SET(_d, _v)                            REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_STATUS_RECEIVE_LINK_STATUS_OFFSET), (PHY_PMA_PMD_STATUS_RECEIVE_LINK_STATUS_MASK))
  #define PHY_PMA_PMD_STATUS_LOW_POWER_ABILITY_OFFSET                                         (1)
  #define PHY_PMA_PMD_STATUS_LOW_POWER_ABILITY_MASK                                           (0x1 << PHY_PMA_PMD_STATUS_LOW_POWER_ABILITY_OFFSET)
  #define PHY_PMA_PMD_STATUS_LOW_POWER_ABILITY_FIELD_GET(_d)                                  REG32_FIELD_GET(_d,     (PHY_PMA_PMD_STATUS_LOW_POWER_ABILITY_OFFSET), (PHY_PMA_PMD_STATUS_LOW_POWER_ABILITY_MASK))
  #define PHY_PMA_PMD_STATUS_LOW_POWER_ABILITY_FIELD_SET(_d, _v)                              REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_STATUS_LOW_POWER_ABILITY_OFFSET), (PHY_PMA_PMD_STATUS_LOW_POWER_ABILITY_MASK))

#define PHY_PMA_PMD_SPEED_ABILITY_MMD                                                         (1)
#define PHY_PMA_PMD_SPEED_ABILITY_ADDR                                                        (0x0004)
  #define PHY_PMA_PMD_SPEED_ABILITY_5G_CAPABLE_OFFSET                                         (14)
  #define PHY_PMA_PMD_SPEED_ABILITY_5G_CAPABLE_MASK                                           (0x1 << PHY_PMA_PMD_SPEED_ABILITY_5G_CAPABLE_OFFSET)
  #define PHY_PMA_PMD_SPEED_ABILITY_5G_CAPABLE_FIELD_GET(_d)                                  REG32_FIELD_GET(_d,     (PHY_PMA_PMD_SPEED_ABILITY_5G_CAPABLE_OFFSET), (PHY_PMA_PMD_SPEED_ABILITY_5G_CAPABLE_MASK))
  #define PHY_PMA_PMD_SPEED_ABILITY_5G_CAPABLE_FIELD_SET(_d, _v)                              REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_SPEED_ABILITY_5G_CAPABLE_OFFSET), (PHY_PMA_PMD_SPEED_ABILITY_5G_CAPABLE_MASK))
  #define PHY_PMA_PMD_SPEED_ABILITY_2_5G_CAPABLE_OFFSET                                       (13)
  #define PHY_PMA_PMD_SPEED_ABILITY_2_5G_CAPABLE_MASK                                         (0x1 << PHY_PMA_PMD_SPEED_ABILITY_2_5G_CAPABLE_OFFSET)
  #define PHY_PMA_PMD_SPEED_ABILITY_2_5G_CAPABLE_FIELD_GET(_d)                                REG32_FIELD_GET(_d,     (PHY_PMA_PMD_SPEED_ABILITY_2_5G_CAPABLE_OFFSET), (PHY_PMA_PMD_SPEED_ABILITY_2_5G_CAPABLE_MASK))
  #define PHY_PMA_PMD_SPEED_ABILITY_2_5G_CAPABLE_FIELD_SET(_d, _v)                            REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_SPEED_ABILITY_2_5G_CAPABLE_OFFSET), (PHY_PMA_PMD_SPEED_ABILITY_2_5G_CAPABLE_MASK))
  #define PHY_PMA_PMD_SPEED_ABILITY_100G_CAPABLE_OFFSET                                       (9)
  #define PHY_PMA_PMD_SPEED_ABILITY_100G_CAPABLE_MASK                                         (0x1 << PHY_PMA_PMD_SPEED_ABILITY_100G_CAPABLE_OFFSET)
  #define PHY_PMA_PMD_SPEED_ABILITY_100G_CAPABLE_FIELD_GET(_d)                                REG32_FIELD_GET(_d,     (PHY_PMA_PMD_SPEED_ABILITY_100G_CAPABLE_OFFSET), (PHY_PMA_PMD_SPEED_ABILITY_100G_CAPABLE_MASK))
  #define PHY_PMA_PMD_SPEED_ABILITY_100G_CAPABLE_FIELD_SET(_d, _v)                            REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_SPEED_ABILITY_100G_CAPABLE_OFFSET), (PHY_PMA_PMD_SPEED_ABILITY_100G_CAPABLE_MASK))
  #define PHY_PMA_PMD_SPEED_ABILITY_40G_CAPABLE_OFFSET                                        (8)
  #define PHY_PMA_PMD_SPEED_ABILITY_40G_CAPABLE_MASK                                          (0x1 << PHY_PMA_PMD_SPEED_ABILITY_40G_CAPABLE_OFFSET)
  #define PHY_PMA_PMD_SPEED_ABILITY_40G_CAPABLE_FIELD_GET(_d)                                 REG32_FIELD_GET(_d,     (PHY_PMA_PMD_SPEED_ABILITY_40G_CAPABLE_OFFSET), (PHY_PMA_PMD_SPEED_ABILITY_40G_CAPABLE_MASK))
  #define PHY_PMA_PMD_SPEED_ABILITY_40G_CAPABLE_FIELD_SET(_d, _v)                             REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_SPEED_ABILITY_40G_CAPABLE_OFFSET), (PHY_PMA_PMD_SPEED_ABILITY_40G_CAPABLE_MASK))
  #define PHY_PMA_PMD_SPEED_ABILITY_10G_1G_CAPABLE_OFFSET                                     (7)
  #define PHY_PMA_PMD_SPEED_ABILITY_10G_1G_CAPABLE_MASK                                       (0x1 << PHY_PMA_PMD_SPEED_ABILITY_10G_1G_CAPABLE_OFFSET)
  #define PHY_PMA_PMD_SPEED_ABILITY_10G_1G_CAPABLE_FIELD_GET(_d)                              REG32_FIELD_GET(_d,     (PHY_PMA_PMD_SPEED_ABILITY_10G_1G_CAPABLE_OFFSET), (PHY_PMA_PMD_SPEED_ABILITY_10G_1G_CAPABLE_MASK))
  #define PHY_PMA_PMD_SPEED_ABILITY_10G_1G_CAPABLE_FIELD_SET(_d, _v)                          REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_SPEED_ABILITY_10G_1G_CAPABLE_OFFSET), (PHY_PMA_PMD_SPEED_ABILITY_10G_1G_CAPABLE_MASK))
  #define PHY_PMA_PMD_SPEED_ABILITY_10M_CAPABLE_OFFSET                                        (6)
  #define PHY_PMA_PMD_SPEED_ABILITY_10M_CAPABLE_MASK                                          (0x1 << PHY_PMA_PMD_SPEED_ABILITY_10M_CAPABLE_OFFSET)
  #define PHY_PMA_PMD_SPEED_ABILITY_10M_CAPABLE_FIELD_GET(_d)                                 REG32_FIELD_GET(_d,     (PHY_PMA_PMD_SPEED_ABILITY_10M_CAPABLE_OFFSET), (PHY_PMA_PMD_SPEED_ABILITY_10M_CAPABLE_MASK))
  #define PHY_PMA_PMD_SPEED_ABILITY_10M_CAPABLE_FIELD_SET(_d, _v)                             REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_SPEED_ABILITY_10M_CAPABLE_OFFSET), (PHY_PMA_PMD_SPEED_ABILITY_10M_CAPABLE_MASK))
  #define PHY_PMA_PMD_SPEED_ABILITY_100M_CAPABLE_OFFSET                                       (5)
  #define PHY_PMA_PMD_SPEED_ABILITY_100M_CAPABLE_MASK                                         (0x1 << PHY_PMA_PMD_SPEED_ABILITY_100M_CAPABLE_OFFSET)
  #define PHY_PMA_PMD_SPEED_ABILITY_100M_CAPABLE_FIELD_GET(_d)                                REG32_FIELD_GET(_d,     (PHY_PMA_PMD_SPEED_ABILITY_100M_CAPABLE_OFFSET), (PHY_PMA_PMD_SPEED_ABILITY_100M_CAPABLE_MASK))
  #define PHY_PMA_PMD_SPEED_ABILITY_100M_CAPABLE_FIELD_SET(_d, _v)                            REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_SPEED_ABILITY_100M_CAPABLE_OFFSET), (PHY_PMA_PMD_SPEED_ABILITY_100M_CAPABLE_MASK))
  #define PHY_PMA_PMD_SPEED_ABILITY_1000M_CAPABLE_OFFSET                                      (4)
  #define PHY_PMA_PMD_SPEED_ABILITY_1000M_CAPABLE_MASK                                        (0x1 << PHY_PMA_PMD_SPEED_ABILITY_1000M_CAPABLE_OFFSET)
  #define PHY_PMA_PMD_SPEED_ABILITY_1000M_CAPABLE_FIELD_GET(_d)                               REG32_FIELD_GET(_d,     (PHY_PMA_PMD_SPEED_ABILITY_1000M_CAPABLE_OFFSET), (PHY_PMA_PMD_SPEED_ABILITY_1000M_CAPABLE_MASK))
  #define PHY_PMA_PMD_SPEED_ABILITY_1000M_CAPABLE_FIELD_SET(_d, _v)                           REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_SPEED_ABILITY_1000M_CAPABLE_OFFSET), (PHY_PMA_PMD_SPEED_ABILITY_1000M_CAPABLE_MASK))
  #define PHY_PMA_PMD_SPEED_ABILITY_10PASS_TS_CAPABLE_OFFSET                                  (2)
  #define PHY_PMA_PMD_SPEED_ABILITY_10PASS_TS_CAPABLE_MASK                                    (0x1 << PHY_PMA_PMD_SPEED_ABILITY_10PASS_TS_CAPABLE_OFFSET)
  #define PHY_PMA_PMD_SPEED_ABILITY_10PASS_TS_CAPABLE_FIELD_GET(_d)                           REG32_FIELD_GET(_d,     (PHY_PMA_PMD_SPEED_ABILITY_10PASS_TS_CAPABLE_OFFSET), (PHY_PMA_PMD_SPEED_ABILITY_10PASS_TS_CAPABLE_MASK))
  #define PHY_PMA_PMD_SPEED_ABILITY_10PASS_TS_CAPABLE_FIELD_SET(_d, _v)                       REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_SPEED_ABILITY_10PASS_TS_CAPABLE_OFFSET), (PHY_PMA_PMD_SPEED_ABILITY_10PASS_TS_CAPABLE_MASK))
  #define PHY_PMA_PMD_SPEED_ABILITY_2BASE_TL_CAPABLE_OFFSET                                   (1)
  #define PHY_PMA_PMD_SPEED_ABILITY_2BASE_TL_CAPABLE_MASK                                     (0x1 << PHY_PMA_PMD_SPEED_ABILITY_2BASE_TL_CAPABLE_OFFSET)
  #define PHY_PMA_PMD_SPEED_ABILITY_2BASE_TL_CAPABLE_FIELD_GET(_d)                            REG32_FIELD_GET(_d,     (PHY_PMA_PMD_SPEED_ABILITY_2BASE_TL_CAPABLE_OFFSET), (PHY_PMA_PMD_SPEED_ABILITY_2BASE_TL_CAPABLE_MASK))
  #define PHY_PMA_PMD_SPEED_ABILITY_2BASE_TL_CAPABLE_FIELD_SET(_d, _v)                        REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_SPEED_ABILITY_2BASE_TL_CAPABLE_OFFSET), (PHY_PMA_PMD_SPEED_ABILITY_2BASE_TL_CAPABLE_MASK))
  #define PHY_PMA_PMD_SPEED_ABILITY_10G_CAPABLE_OFFSET                                        (0)
  #define PHY_PMA_PMD_SPEED_ABILITY_10G_CAPABLE_MASK                                          (0x1 << PHY_PMA_PMD_SPEED_ABILITY_10G_CAPABLE_OFFSET)
  #define PHY_PMA_PMD_SPEED_ABILITY_10G_CAPABLE_FIELD_GET(_d)                                 REG32_FIELD_GET(_d,     (PHY_PMA_PMD_SPEED_ABILITY_10G_CAPABLE_OFFSET), (PHY_PMA_PMD_SPEED_ABILITY_10G_CAPABLE_MASK))
  #define PHY_PMA_PMD_SPEED_ABILITY_10G_CAPABLE_FIELD_SET(_d, _v)                             REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_SPEED_ABILITY_10G_CAPABLE_OFFSET), (PHY_PMA_PMD_SPEED_ABILITY_10G_CAPABLE_MASK))

#define PHY_PMA_PMD_EXTENDED_ABILITY_MMD                                                      (1)
#define PHY_PMA_PMD_EXTENDED_ABILITY_ADDR                                                     (0x000B)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_2_5G_5G_EXTENDED_ABILITIES_OFFSET                      (14)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_2_5G_5G_EXTENDED_ABILITIES_MASK                        (0x1 << PHY_PMA_PMD_EXTENDED_ABILITY_2_5G_5G_EXTENDED_ABILITIES_OFFSET)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_2_5G_5G_EXTENDED_ABILITIES_FIELD_GET(_d)               REG32_FIELD_GET(_d,     (PHY_PMA_PMD_EXTENDED_ABILITY_2_5G_5G_EXTENDED_ABILITIES_OFFSET), (PHY_PMA_PMD_EXTENDED_ABILITY_2_5G_5G_EXTENDED_ABILITIES_MASK))
  #define PHY_PMA_PMD_EXTENDED_ABILITY_2_5G_5G_EXTENDED_ABILITIES_FIELD_SET(_d, _v)           REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_EXTENDED_ABILITY_2_5G_5G_EXTENDED_ABILITIES_OFFSET), (PHY_PMA_PMD_EXTENDED_ABILITY_2_5G_5G_EXTENDED_ABILITIES_MASK))
  #define PHY_PMA_PMD_EXTENDED_ABILITY_40G_100G_EXTENDED_ABILITIES_OFFSET                     (10)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_40G_100G_EXTENDED_ABILITIES_MASK                       (0x1 << PHY_PMA_PMD_EXTENDED_ABILITY_40G_100G_EXTENDED_ABILITIES_OFFSET)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_40G_100G_EXTENDED_ABILITIES_FIELD_GET(_d)              REG32_FIELD_GET(_d,     (PHY_PMA_PMD_EXTENDED_ABILITY_40G_100G_EXTENDED_ABILITIES_OFFSET), (PHY_PMA_PMD_EXTENDED_ABILITY_40G_100G_EXTENDED_ABILITIES_MASK))
  #define PHY_PMA_PMD_EXTENDED_ABILITY_40G_100G_EXTENDED_ABILITIES_FIELD_SET(_d, _v)          REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_EXTENDED_ABILITY_40G_100G_EXTENDED_ABILITIES_OFFSET), (PHY_PMA_PMD_EXTENDED_ABILITY_40G_100G_EXTENDED_ABILITIES_MASK))
  #define PHY_PMA_PMD_EXTENDED_ABILITY_P2MP_ATILITY_OFFSET                                    (9)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_P2MP_ATILITY_MASK                                      (0x1 << PHY_PMA_PMD_EXTENDED_ABILITY_P2MP_ATILITY_OFFSET)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_P2MP_ATILITY_FIELD_GET(_d)                             REG32_FIELD_GET(_d,     (PHY_PMA_PMD_EXTENDED_ABILITY_P2MP_ATILITY_OFFSET), (PHY_PMA_PMD_EXTENDED_ABILITY_P2MP_ATILITY_MASK))
  #define PHY_PMA_PMD_EXTENDED_ABILITY_P2MP_ATILITY_FIELD_SET(_d, _v)                         REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_EXTENDED_ABILITY_P2MP_ATILITY_OFFSET), (PHY_PMA_PMD_EXTENDED_ABILITY_P2MP_ATILITY_MASK))
  #define PHY_PMA_PMD_EXTENDED_ABILITY_10BASE_T_ABILITY_OFFSET                                (8)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_10BASE_T_ABILITY_MASK                                  (0x1 << PHY_PMA_PMD_EXTENDED_ABILITY_10BASE_T_ABILITY_OFFSET)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_10BASE_T_ABILITY_FIELD_GET(_d)                         REG32_FIELD_GET(_d,     (PHY_PMA_PMD_EXTENDED_ABILITY_10BASE_T_ABILITY_OFFSET), (PHY_PMA_PMD_EXTENDED_ABILITY_10BASE_T_ABILITY_MASK))
  #define PHY_PMA_PMD_EXTENDED_ABILITY_10BASE_T_ABILITY_FIELD_SET(_d, _v)                     REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_EXTENDED_ABILITY_10BASE_T_ABILITY_OFFSET), (PHY_PMA_PMD_EXTENDED_ABILITY_10BASE_T_ABILITY_MASK))
  #define PHY_PMA_PMD_EXTENDED_ABILITY_100BASE_TX_ABILITY_OFFSET                              (7)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_100BASE_TX_ABILITY_MASK                                (0x1 << PHY_PMA_PMD_EXTENDED_ABILITY_100BASE_TX_ABILITY_OFFSET)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_100BASE_TX_ABILITY_FIELD_GET(_d)                       REG32_FIELD_GET(_d,     (PHY_PMA_PMD_EXTENDED_ABILITY_100BASE_TX_ABILITY_OFFSET), (PHY_PMA_PMD_EXTENDED_ABILITY_100BASE_TX_ABILITY_MASK))
  #define PHY_PMA_PMD_EXTENDED_ABILITY_100BASE_TX_ABILITY_FIELD_SET(_d, _v)                   REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_EXTENDED_ABILITY_100BASE_TX_ABILITY_OFFSET), (PHY_PMA_PMD_EXTENDED_ABILITY_100BASE_TX_ABILITY_MASK))
  #define PHY_PMA_PMD_EXTENDED_ABILITY_1000BASE_KX_ABILITY_OFFSET                             (6)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_1000BASE_KX_ABILITY_MASK                               (0x1 << PHY_PMA_PMD_EXTENDED_ABILITY_1000BASE_KX_ABILITY_OFFSET)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_1000BASE_KX_ABILITY_FIELD_GET(_d)                      REG32_FIELD_GET(_d,     (PHY_PMA_PMD_EXTENDED_ABILITY_1000BASE_KX_ABILITY_OFFSET), (PHY_PMA_PMD_EXTENDED_ABILITY_1000BASE_KX_ABILITY_MASK))
  #define PHY_PMA_PMD_EXTENDED_ABILITY_1000BASE_KX_ABILITY_FIELD_SET(_d, _v)                  REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_EXTENDED_ABILITY_1000BASE_KX_ABILITY_OFFSET), (PHY_PMA_PMD_EXTENDED_ABILITY_1000BASE_KX_ABILITY_MASK))
  #define PHY_PMA_PMD_EXTENDED_ABILITY_1000BASE_T_ABILITY_OFFSET                              (5)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_1000BASE_T_ABILITY_MASK                                (0x1 << PHY_PMA_PMD_EXTENDED_ABILITY_1000BASE_T_ABILITY_OFFSET)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_1000BASE_T_ABILITY_FIELD_GET(_d)                       REG32_FIELD_GET(_d,     (PHY_PMA_PMD_EXTENDED_ABILITY_1000BASE_T_ABILITY_OFFSET), (PHY_PMA_PMD_EXTENDED_ABILITY_1000BASE_T_ABILITY_MASK))
  #define PHY_PMA_PMD_EXTENDED_ABILITY_1000BASE_T_ABILITY_FIELD_SET(_d, _v)                   REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_EXTENDED_ABILITY_1000BASE_T_ABILITY_OFFSET), (PHY_PMA_PMD_EXTENDED_ABILITY_1000BASE_T_ABILITY_MASK))
  #define PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_KR_ABILITY_OFFSET                              (4)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_KR_ABILITY_MASK                                (0x1 << PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_KR_ABILITY_OFFSET)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_KR_ABILITY_FIELD_GET(_d)                       REG32_FIELD_GET(_d,     (PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_KR_ABILITY_OFFSET), (PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_KR_ABILITY_MASK))
  #define PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_KR_ABILITY_FIELD_SET(_d, _v)                   REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_KR_ABILITY_OFFSET), (PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_KR_ABILITY_MASK))
  #define PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_KX4_ABILITY_OFFSET                             (3)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_KX4_ABILITY_MASK                               (0x1 << PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_KX4_ABILITY_OFFSET)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_KX4_ABILITY_FIELD_GET(_d)                      REG32_FIELD_GET(_d,     (PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_KX4_ABILITY_OFFSET), (PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_KX4_ABILITY_MASK))
  #define PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_KX4_ABILITY_FIELD_SET(_d, _v)                  REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_KX4_ABILITY_OFFSET), (PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_KX4_ABILITY_MASK))
  #define PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_T_ABILITY_OFFSET                               (2)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_T_ABILITY_MASK                                 (0x1 << PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_T_ABILITY_OFFSET)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_T_ABILITY_FIELD_GET(_d)                        REG32_FIELD_GET(_d,     (PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_T_ABILITY_OFFSET), (PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_T_ABILITY_MASK))
  #define PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_T_ABILITY_FIELD_SET(_d, _v)                    REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_T_ABILITY_OFFSET), (PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_T_ABILITY_MASK))
  #define PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_LRM_ABILITY_OFFSET                             (1)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_LRM_ABILITY_MASK                               (0x1 << PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_LRM_ABILITY_OFFSET)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_LRM_ABILITY_FIELD_GET(_d)                      REG32_FIELD_GET(_d,     (PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_LRM_ABILITY_OFFSET), (PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_LRM_ABILITY_MASK))
  #define PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_LRM_ABILITY_FIELD_SET(_d, _v)                  REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_LRM_ABILITY_OFFSET), (PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_LRM_ABILITY_MASK))
  #define PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_CX4_ABILITY_OFFSET                             (0)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_CX4_ABILITY_MASK                               (0x1 << PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_CX4_ABILITY_OFFSET)
  #define PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_CX4_ABILITY_FIELD_GET(_d)                      REG32_FIELD_GET(_d,     (PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_CX4_ABILITY_OFFSET), (PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_CX4_ABILITY_MASK))
  #define PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_CX4_ABILITY_FIELD_SET(_d, _v)                  REG32_FIELD_SET(_d, _v, (PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_CX4_ABILITY_OFFSET), (PHY_PMA_PMD_EXTENDED_ABILITY_10GBASE_CX4_ABILITY_MASK))

#define PHY_2_5G_5G_PMA_PMD_EXTENDED_ABILITY_MMD                                              (1)
#define PHY_2_5G_5G_PMA_PMD_EXTENDED_ABILITY_ADDR                                             (0x0015)
  #define PHY_2_5G_5G_PMA_PMD_EXTENDED_ABILITY_5GBASE_T_ABILITY_OFFSET                        (1)
  #define PHY_2_5G_5G_PMA_PMD_EXTENDED_ABILITY_5GBASE_T_ABILITY_MASK                          (0x1 << PHY_2_5G_5G_PMA_PMD_EXTENDED_ABILITY_5GBASE_T_ABILITY_OFFSET)
  #define PHY_2_5G_5G_PMA_PMD_EXTENDED_ABILITY_5GBASE_T_ABILITY_FIELD_GET(_d)                 REG32_FIELD_GET(_d,     (PHY_2_5G_5G_PMA_PMD_EXTENDED_ABILITY_5GBASE_T_ABILITY_OFFSET), (PHY_2_5G_5G_PMA_PMD_EXTENDED_ABILITY_5GBASE_T_ABILITY_MASK))
  #define PHY_2_5G_5G_PMA_PMD_EXTENDED_ABILITY_5GBASE_T_ABILITY_FIELD_SET(_d, _v)             REG32_FIELD_SET(_d, _v, (PHY_2_5G_5G_PMA_PMD_EXTENDED_ABILITY_5GBASE_T_ABILITY_OFFSET), (PHY_2_5G_5G_PMA_PMD_EXTENDED_ABILITY_5GBASE_T_ABILITY_MASK))
  #define PHY_2_5G_5G_PMA_PMD_EXTENDED_ABILITY_2_5GBASE_T_ABILITY_OFFSET                      (0)
  #define PHY_2_5G_5G_PMA_PMD_EXTENDED_ABILITY_2_5GBASE_T_ABILITY_MASK                        (0x1 << PHY_2_5G_5G_PMA_PMD_EXTENDED_ABILITY_2_5GBASE_T_ABILITY_OFFSET)
  #define PHY_2_5G_5G_PMA_PMD_EXTENDED_ABILITY_2_5GBASE_T_ABILITY_FIELD_GET(_d)               REG32_FIELD_GET(_d,     (PHY_2_5G_5G_PMA_PMD_EXTENDED_ABILITY_2_5GBASE_T_ABILITY_OFFSET), (PHY_2_5G_5G_PMA_PMD_EXTENDED_ABILITY_2_5GBASE_T_ABILITY_MASK))
  #define PHY_2_5G_5G_PMA_PMD_EXTENDED_ABILITY_2_5GBASE_T_ABILITY_FIELD_SET(_d, _v)           REG32_FIELD_SET(_d, _v, (PHY_2_5G_5G_PMA_PMD_EXTENDED_ABILITY_2_5GBASE_T_ABILITY_OFFSET), (PHY_2_5G_5G_PMA_PMD_EXTENDED_ABILITY_2_5GBASE_T_ABILITY_MASK))

#define PHY_MULTIGBASE_T_STATUS_MMD                                                           (1)
#define PHY_MULTIGBASE_T_STATUS_ADDR                                                          (0x0081)
  #define PHY_MULTIGBASE_T_STATUS_LP_INFORMATION_VALID_OFFSET                                 (0)
  #define PHY_MULTIGBASE_T_STATUS_LP_INFORMATION_VALID_MASK                                   (0x1 << PHY_MULTIGBASE_T_STATUS_LP_INFORMATION_VALID_OFFSET)
  #define PHY_MULTIGBASE_T_STATUS_LP_INFORMATION_VALID_FIELD_GET(_d)                          REG32_FIELD_GET(_d,     (PHY_MULTIGBASE_T_STATUS_LP_INFORMATION_VALID_OFFSET), (PHY_MULTIGBASE_T_STATUS_LP_INFORMATION_VALID_MASK))
  #define PHY_MULTIGBASE_T_STATUS_LP_INFORMATION_VALID_FIELD_SET(_d, _v)                      REG32_FIELD_SET(_d, _v, (PHY_MULTIGBASE_T_STATUS_LP_INFORMATION_VALID_OFFSET), (PHY_MULTIGBASE_T_STATUS_LP_INFORMATION_VALID_MASK))

#define PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_MMD                                              (1)
#define PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_ADDR                                             (0x0082)
  #define PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_D_POLARITY_OFFSET                         (11)
  #define PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_D_POLARITY_MASK                           (0x1 << PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_D_POLARITY_OFFSET)
  #define PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_D_POLARITY_FIELD_GET(_d)                  REG32_FIELD_GET(_d,     (PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_D_POLARITY_OFFSET), (PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_D_POLARITY_MASK))
  #define PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_D_POLARITY_FIELD_SET(_d, _v)              REG32_FIELD_SET(_d, _v, (PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_D_POLARITY_OFFSET), (PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_D_POLARITY_MASK))
  #define PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_C_POLARITY_OFFSET                         (10)
  #define PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_C_POLARITY_MASK                           (0x1 << PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_C_POLARITY_OFFSET)
  #define PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_C_POLARITY_FIELD_GET(_d)                  REG32_FIELD_GET(_d,     (PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_C_POLARITY_OFFSET), (PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_C_POLARITY_MASK))
  #define PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_C_POLARITY_FIELD_SET(_d, _v)              REG32_FIELD_SET(_d, _v, (PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_C_POLARITY_OFFSET), (PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_C_POLARITY_MASK))
  #define PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_B_POLARITY_OFFSET                         (9)
  #define PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_B_POLARITY_MASK                           (0x1 << PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_B_POLARITY_OFFSET)
  #define PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_B_POLARITY_FIELD_GET(_d)                  REG32_FIELD_GET(_d,     (PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_B_POLARITY_OFFSET), (PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_B_POLARITY_MASK))
  #define PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_B_POLARITY_FIELD_SET(_d, _v)              REG32_FIELD_SET(_d, _v, (PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_B_POLARITY_OFFSET), (PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_B_POLARITY_MASK))
  #define PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_A_POLARITY_OFFSET                         (8)
  #define PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_A_POLARITY_MASK                           (0x1 << PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_A_POLARITY_OFFSET)
  #define PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_A_POLARITY_FIELD_GET(_d)                  REG32_FIELD_GET(_d,     (PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_A_POLARITY_OFFSET), (PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_A_POLARITY_MASK))
  #define PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_A_POLARITY_FIELD_SET(_d, _v)              REG32_FIELD_SET(_d, _v, (PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_A_POLARITY_OFFSET), (PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_PAIR_A_POLARITY_MASK))
  #define PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_MDI_MDI_X_CONNECTION_OFFSET                    (0)
  #define PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_MDI_MDI_X_CONNECTION_MASK                      (0x3 << PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_MDI_MDI_X_CONNECTION_OFFSET)
  #define PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_MDI_MDI_X_CONNECTION_FIELD_GET(_d)             REG32_FIELD_GET(_d,     (PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_MDI_MDI_X_CONNECTION_OFFSET), (PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_MDI_MDI_X_CONNECTION_MASK))
  #define PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_MDI_MDI_X_CONNECTION_FIELD_SET(_d, _v)         REG32_FIELD_SET(_d, _v, (PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_MDI_MDI_X_CONNECTION_OFFSET), (PHY_10GBASE_T_PAIR_SWAP_AND_POLARITY_MDI_MDI_X_CONNECTION_MASK))

#define PHY_AN_CONTROL_MMD                                                                    (7)
#define PHY_AN_CONTROL_ADDR                                                                   (0X0000)
  #define PHY_AN_CONTROL_RESET_OFFSET                                                         (15)
  #define PHY_AN_CONTROL_RESET_MASK                                                           (0x1 << PHY_AN_CONTROL_RESET_OFFSET)
  #define PHY_AN_CONTROL_RESET_FIELD_GET(_d)                                                  REG32_FIELD_GET(_d,     (PHY_AN_CONTROL_RESET_OFFSET), (PHY_AN_CONTROL_RESET_MASK))
  #define PHY_AN_CONTROL_RESET_FIELD_SET(_d, _v)                                              REG32_FIELD_SET(_d, _v, (PHY_AN_CONTROL_RESET_OFFSET), (PHY_AN_CONTROL_RESET_MASK))
  #define PHY_AN_CONTROL_EXTEND_NEXT_PAGE_CONTROL_OFFSET                                      (13)
  #define PHY_AN_CONTROL_EXTEND_NEXT_PAGE_CONTROL_MASK                                        (0x1 << PHY_AN_CONTROL_EXTEND_NEXT_PAGE_CONTROL_OFFSET)
  #define PHY_AN_CONTROL_EXTEND_NEXT_PAGE_CONTROL_FIELD_GET(_d)                               REG32_FIELD_GET(_d,     (PHY_AN_CONTROL_EXTEND_NEXT_PAGE_CONTROL_OFFSET), (PHY_AN_CONTROL_EXTEND_NEXT_PAGE_CONTROL_MASK))
  #define PHY_AN_CONTROL_EXTEND_NEXT_PAGE_CONTROL_FIELD_SET(_d, _v)                           REG32_FIELD_SET(_d, _v, (PHY_AN_CONTROL_EXTEND_NEXT_PAGE_CONTROL_OFFSET), (PHY_AN_CONTROL_EXTEND_NEXT_PAGE_CONTROL_MASK))
  #define PHY_AN_CONTROL_AN_ENABLE_OFFSET                                                     (12)
  #define PHY_AN_CONTROL_AN_ENABLE_MASK                                                       (0x1 << PHY_AN_CONTROL_AN_ENABLE_OFFSET)
  #define PHY_AN_CONTROL_AN_ENABLE_FIELD_GET(_d)                                              REG32_FIELD_GET(_d,     (PHY_AN_CONTROL_AN_ENABLE_OFFSET), (PHY_AN_CONTROL_AN_ENABLE_MASK))
  #define PHY_AN_CONTROL_AN_ENABLE_FIELD_SET(_d, _v)                                          REG32_FIELD_SET(_d, _v, (PHY_AN_CONTROL_AN_ENABLE_OFFSET), (PHY_AN_CONTROL_AN_ENABLE_MASK))
  #define PHY_AN_CONTROL_RESTART_AN_OFFSET                                                    (9)
  #define PHY_AN_CONTROL_RESTART_AN_MASK                                                      (0x1 << PHY_AN_CONTROL_RESTART_AN_OFFSET)
  #define PHY_AN_CONTROL_RESTART_AN_FIELD_GET(_d)                                             REG32_FIELD_GET(_d,     (PHY_AN_CONTROL_RESTART_AN_OFFSET), (PHY_AN_CONTROL_RESTART_AN_MASK))
  #define PHY_AN_CONTROL_RESTART_AN_FIELD_SET(_d, _v)                                         REG32_FIELD_SET(_d, _v, (PHY_AN_CONTROL_RESTART_AN_OFFSET), (PHY_AN_CONTROL_RESTART_AN_MASK))



#endif /* __PHY_STD_MMD_DEF__ */



