###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Aug 16 11:27:03 2024
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.470
- Arrival Time                  2.599
= Slack Time                   16.870
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.870 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   17.544 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   17.982 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.080 | 0.699 |   1.810 |   18.681 | 
     | FE_OFC5_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.084 | 0.782 |   2.593 |   19.463 | 
     | U0_ALU/\ALU_OUT_reg[0]    | RN ^       | SDFFRQX2M | 1.084 | 0.007 |   2.599 |   19.470 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -16.870 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |  -16.866 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRQX2M | 0.259 | 0.005 |   0.005 |  -16.866 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.470
- Arrival Time                  2.599
= Slack Time                   16.870
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.870 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   17.544 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   17.982 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.080 | 0.699 |   1.810 |   18.681 | 
     | FE_OFC5_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.084 | 0.782 |   2.593 |   19.463 | 
     | U0_ALU/\ALU_OUT_reg[1]    | RN ^       | SDFFRQX2M | 1.084 | 0.007 |   2.599 |   19.470 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -16.870 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |  -16.866 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.259 | 0.005 |   0.005 |  -16.866 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.470
- Arrival Time                  1.828
= Slack Time                   17.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.642 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   18.315 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   18.754 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.080 | 0.699 |   1.811 |   19.452 | 
     | U0_ALU/\ALU_OUT_reg[4]    | RN ^       | SDFFRQX2M | 1.080 | 0.017 |   1.828 |   19.470 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -17.642 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -17.638 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -17.638 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.470
- Arrival Time                  1.827
= Slack Time                   17.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.642 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   18.315 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   18.754 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.080 | 0.699 |   1.810 |   19.453 | 
     | U0_ALU/\ALU_OUT_reg[3]    | RN ^       | SDFFRQX2M | 1.080 | 0.017 |   1.827 |   19.470 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -17.642 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -17.638 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -17.638 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.470
- Arrival Time                  1.827
= Slack Time                   17.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.642 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   18.315 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   18.754 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.080 | 0.699 |   1.810 |   19.453 | 
     | U0_ALU/\ALU_OUT_reg[2]    | RN ^       | SDFFRQX2M | 1.080 | 0.017 |   1.827 |   19.470 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -17.642 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -17.638 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -17.638 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.470
- Arrival Time                  1.827
= Slack Time                   17.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.642 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   18.316 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   18.754 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.080 | 0.699 |   1.811 |   19.453 | 
     | U0_ALU/\ALU_OUT_reg[5]    | RN ^       | SDFFRQX2M | 1.080 | 0.017 |   1.827 |   19.470 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -17.642 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -17.638 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -17.638 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.469
- Arrival Time                  1.827
= Slack Time                   17.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.642 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   18.316 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   18.754 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.080 | 0.699 |   1.810 |   19.453 | 
     | U0_ALU/\ALU_OUT_reg[8]    | RN ^       | SDFFRQX2M | 1.080 | 0.016 |   1.827 |   19.469 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -17.642 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -17.638 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -17.638 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.470
- Arrival Time                  1.827
= Slack Time                   17.643
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.643 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   18.316 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   18.754 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.080 | 0.699 |   1.810 |   19.453 | 
     | U0_ALU/\ALU_OUT_reg[6]    | RN ^       | SDFFRQX2M | 1.080 | 0.017 |   1.827 |   19.470 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -17.643 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |  -17.638 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.259 | 0.005 |   0.005 |  -17.638 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.469
- Arrival Time                  1.826
= Slack Time                   17.643
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.643 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   18.316 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   18.754 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.080 | 0.699 |   1.811 |   19.453 | 
     | U0_ALU/\ALU_OUT_reg[7]    | RN ^       | SDFFRQX2M | 1.080 | 0.016 |   1.826 |   19.469 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -17.643 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -17.639 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -17.639 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.469
- Arrival Time                  1.826
= Slack Time                   17.643
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.643 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   18.316 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   18.755 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.080 | 0.699 |   1.811 |   19.454 | 
     | U0_ALU/\ALU_OUT_reg[9]    | RN ^       | SDFFRQX2M | 1.080 | 0.015 |   1.826 |   19.469 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -17.643 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -17.639 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -17.639 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.469
- Arrival Time                  1.826
= Slack Time                   17.643
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.643 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   18.317 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   18.755 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.080 | 0.699 |   1.810 |   19.454 | 
     | U0_ALU/\ALU_OUT_reg[10]   | RN ^       | SDFFRQX2M | 1.080 | 0.016 |   1.826 |   19.469 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -17.643 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -17.639 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -17.639 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.469
- Arrival Time                  1.825
= Slack Time                   17.644
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.644 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   18.317 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   18.756 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.080 | 0.699 |   1.811 |   19.455 | 
     | U0_ALU/\ALU_OUT_reg[11]   | RN ^       | SDFFRQX2M | 1.080 | 0.014 |   1.825 |   19.469 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -17.644 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -17.641 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.003 |  -17.641 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.469
- Arrival Time                  1.824
= Slack Time                   17.644
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.644 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   18.318 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   18.756 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.080 | 0.699 |   1.810 |   19.455 | 
     | U0_ALU/\ALU_OUT_reg[12]   | RN ^       | SDFFRQX2M | 1.080 | 0.014 |   1.824 |   19.469 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -17.644 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -17.641 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.003 |  -17.641 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.468
- Arrival Time                  1.823
= Slack Time                   17.644
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.645 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   18.318 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   18.756 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.080 | 0.699 |   1.811 |   19.455 | 
     | U0_ALU/\ALU_OUT_reg[15]   | RN ^       | SDFFRQX2M | 1.080 | 0.013 |   1.823 |   19.468 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -17.644 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -17.642 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.259 | 0.002 |   0.003 |  -17.642 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.335
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.468
- Arrival Time                  1.823
= Slack Time                   17.645
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.645 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   18.318 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   18.756 | 
     | FE_OFC3_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.080 | 0.699 |   1.810 |   19.455 | 
     | U0_ALU/\ALU_OUT_reg[14]   | RN ^       | SDFFRQX2M | 1.080 | 0.013 |   1.823 |   19.468 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -17.645 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -17.642 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.259 | 0.003 |   0.003 |  -17.642 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/OUT_VALID_reg/CK 
Endpoint:   U0_ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.332
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.470
- Arrival Time                  0.707
= Slack Time                   18.763
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   18.763 | 
     | U5_mux2X1/U1         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   19.436 | 
     | U0_ALU/OUT_VALID_reg | RN ^       | SDFFRQX2M | 1.028 | 0.034 |   0.707 |   19.470 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.763 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |  -18.761 | 
     | U0_ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.259 | 0.002 |   0.002 |  -18.761 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.332
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.471
- Arrival Time                  0.708
= Slack Time                   18.764
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   18.764 | 
     | U5_mux2X1/U1            | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   19.437 | 
     | U0_ALU/\ALU_OUT_reg[13] | RN ^       | SDFFRQX2M | 1.028 | 0.034 |   0.708 |   19.471 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.764 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.761 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.259 | 0.003 |   0.003 |  -18.761 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.631
- Setup                         0.297
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.134
- Arrival Time                  0.259
= Slack Time                   19.875
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |   19.875 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.297 | 0.258 |   0.258 |   20.132 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.297 | 0.002 |   0.259 |   20.134 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -19.875 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -19.842 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -19.814 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -19.531 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -19.403 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.211 | 0.155 |   0.626 |  -19.248 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.212 | 0.004 |   0.631 |  -19.244 | 
     +---------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.631
- Setup                         0.291
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.140
- Arrival Time                  0.259
= Slack Time                   19.881
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |   19.881 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.297 | 0.258 |   0.258 |   20.138 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.297 | 0.002 |   0.259 |   20.140 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |  -19.881 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.032 |   0.032 |  -19.848 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.019 | 0.029 |   0.061 |  -19.820 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.292 | 0.283 |   0.344 |  -19.537 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   0.471 |  -19.409 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.211 | 0.155 |   0.626 |  -19.254 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.212 | 0.004 |   0.631 |  -19.250 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /SI (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SI[1]                                (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.408
- Setup                         0.531
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.677
- Arrival Time                 20.086
= Slack Time                   80.590
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.084
     = Beginpoint Arrival Time           20.084
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |   Arc   |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |         |          |       |       |  Time   |   Time   | 
     |----------------------------------+---------+----------+-------+-------+---------+----------| 
     |                                  | SI[1] v |          | 0.142 |       |  20.084 |  100.674 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[15] | SI v    | SDFFRX1M | 0.142 | 0.003 |  20.086 |  100.677 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.590 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -80.557 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -80.522 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -80.396 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -80.174 | 
     | scan_clk__L5_I0                  | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -79.958 | 
     | scan_clk__L6_I0                  | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -79.794 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -79.475 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -79.347 | 
     | REF_SCAN_CLK__L2_I1              | A v -> Y ^ | CLKINVX40M | 0.211 | 0.155 |   1.398 |  -79.192 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[15] | CK ^       | SDFFRX1M   | 0.213 | 0.010 |   1.408 |  -79.182 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][4] /SI (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[2]                            (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.416
- Setup                         0.484
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.732
- Arrival Time                 20.052
= Slack Time                   80.680
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time           20.051
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance           |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |         |           |       |       |  Time   |   Time   | 
     |------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                              | SI[2] v |           | 0.096 |       |  20.051 |  100.731 | 
     | U0_RegFile/\regArr_reg[6][4] | SI v    | SDFFRQX2M | 0.096 | 0.001 |  20.052 |  100.732 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.680 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -80.647 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -80.612 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -80.486 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -80.263 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -80.048 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -79.884 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -79.565 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -79.437 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.211 | 0.155 |   1.398 |  -79.282 | 
     | U0_RegFile/\regArr_reg[6][4] | CK ^       | SDFFRQX2M  | 0.221 | 0.018 |   1.416 |  -79.264 | 
     +---------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /SI (v) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: SI[0]                                           (v) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.421
- Setup                         0.475
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.746
- Arrival Time                 20.017
= Slack Time                   80.729
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time           20.017
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |         |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                             | SI[0] v |           | 0.054 |       |  20.017 |  100.746 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] | SI v    | SDFFRQX2M | 0.054 | 0.000 |  20.017 |  100.746 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.729 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -80.696 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -80.661 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -80.535 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -80.313 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -80.097 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -79.933 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -79.614 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -79.486 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.211 | 0.155 |   1.398 |  -79.331 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] | CK ^       | SDFFRQX2M  | 0.227 | 0.023 |   1.421 |  -79.308 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/\regArr_reg[11][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[11][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.409
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.865
- Arrival Time                  2.615
= Slack Time                   98.250
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.250 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.923 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.362 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.043 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.834 | 
     | U0_RegFile/\regArr_reg[11][3]        | RN ^       | SDFFRQX2M | 1.105 | 0.031 |   2.615 |  100.865 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.250 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.216 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.182 | 
     | scan_clk__L3_I0               | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.056 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.833 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.618 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.454 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.134 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.007 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -96.850 | 
     | U0_RegFile/\regArr_reg[11][3] | CK ^       | SDFFRQX2M  | 0.214 | 0.009 |   1.409 |  -96.841 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.409
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.865
- Arrival Time                  2.615
= Slack Time                   98.250
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.250 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.923 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.362 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.044 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.834 | 
     | U0_RegFile/\regArr_reg[10][3]        | RN ^       | SDFFRQX2M | 1.105 | 0.031 |   2.615 |  100.865 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.250 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.216 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.182 | 
     | scan_clk__L3_I0               | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.056 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.833 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.618 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.454 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.134 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.007 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.401 |  -96.850 | 
     | U0_RegFile/\regArr_reg[10][3] | CK ^       | SDFFRQX2M  | 0.214 | 0.009 |   1.409 |  -96.841 | 
     +----------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/\regArr_reg[9][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.409
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.865
- Arrival Time                  2.615
= Slack Time                   98.250
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.250 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.924 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.362 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.044 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.834 | 
     | U0_RegFile/\regArr_reg[9][3]         | RN ^       | SDFFRQX2M | 1.105 | 0.031 |   2.615 |  100.865 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.250 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.217 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.182 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.056 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.834 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.618 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.454 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.135 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.007 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -96.850 | 
     | U0_RegFile/\regArr_reg[9][3] | CK ^       | SDFFRQX2M  | 0.214 | 0.009 |   1.409 |  -96.841 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.409
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.865
- Arrival Time                  2.614
= Slack Time                   98.251
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.251 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.924 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.362 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.044 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.834 | 
     | U0_RegFile/\regArr_reg[8][3]         | RN ^       | SDFFRQX2M | 1.105 | 0.031 |   2.614 |  100.865 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.251 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.217 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.182 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.056 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.834 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.618 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.454 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.135 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.008 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -96.850 | 
     | U0_RegFile/\regArr_reg[8][3] | CK ^       | SDFFRQX2M  | 0.214 | 0.009 |   1.409 |  -96.841 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.408
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  2.612
= Slack Time                   98.251
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.251 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.925 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.363 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.045 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.835 | 
     | U0_RegFile/\regArr_reg[8][5]         | RN ^       | SDFFRQX2M | 1.105 | 0.028 |   2.612 |  100.863 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.251 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.218 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.183 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.057 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.835 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.619 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.455 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.136 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.009 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -96.851 | 
     | U0_RegFile/\regArr_reg[8][5] | CK ^       | SDFFRQX2M  | 0.214 | 0.007 |   1.408 |  -96.844 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.409
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  2.612
= Slack Time                   98.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.252 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.926 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.364 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.046 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.836 | 
     | U0_RegFile/\regArr_reg[8][4]         | RN ^       | SDFFRQX2M | 1.105 | 0.028 |   2.612 |  100.864 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.252 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.219 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.184 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.058 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.836 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.620 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.456 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.137 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.009 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -96.852 | 
     | U0_RegFile/\regArr_reg[8][4] | CK ^       | SDFFRQX2M  | 0.214 | 0.008 |   1.409 |  -96.843 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.408
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  2.612
= Slack Time                   98.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.252 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.926 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.364 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.046 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.836 | 
     | U0_RegFile/\regArr_reg[8][6]         | RN ^       | SDFFRQX2M | 1.105 | 0.028 |   2.612 |  100.864 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.252 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.219 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.184 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.058 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.835 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.620 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.456 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.137 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.009 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.401 |  -96.852 | 
     | U0_RegFile/\regArr_reg[8][6] | CK ^       | SDFFRQX2M  | 0.214 | 0.008 |   1.408 |  -96.844 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/\regArr_reg[9][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.413
- Setup                         0.344
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.868
- Arrival Time                  2.614
= Slack Time                   98.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.254 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.927 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.366 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.047 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.838 | 
     | U0_RegFile/\regArr_reg[9][2]         | RN ^       | SDFFRQX2M | 1.105 | 0.030 |   2.614 |  100.868 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.254 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.220 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.186 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.060 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.837 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.622 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.458 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.138 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.011 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -96.854 | 
     | U0_RegFile/\regArr_reg[9][2] | CK ^       | SDFFRQX2M  | 0.215 | 0.012 |   1.412 |  -96.842 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.412
- Setup                         0.344
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.868
- Arrival Time                  2.614
= Slack Time                   98.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.254 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.927 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.366 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.048 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.838 | 
     | U0_RegFile/\regArr_reg[10][2]        | RN ^       | SDFFRQX2M | 1.105 | 0.030 |   2.614 |  100.868 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.254 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.221 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.186 | 
     | scan_clk__L3_I0               | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.060 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.837 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.622 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.458 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.139 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.011 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -96.854 | 
     | U0_RegFile/\regArr_reg[10][2] | CK ^       | SDFFRQX2M  | 0.215 | 0.012 |   1.412 |  -96.842 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.412
- Setup                         0.344
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.868
- Arrival Time                  2.614
= Slack Time                   98.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.254 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.928 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.366 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.048 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.838 | 
     | U0_RegFile/\regArr_reg[10][1]        | RN ^       | SDFFRQX2M | 1.105 | 0.030 |   2.614 |  100.868 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.254 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.221 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.186 | 
     | scan_clk__L3_I0               | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.060 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.838 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.622 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.458 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.139 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.012 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -96.854 | 
     | U0_RegFile/\regArr_reg[10][1] | CK ^       | SDFFRQX2M  | 0.215 | 0.012 |   1.412 |  -96.842 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.413
- Setup                         0.344
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.868
- Arrival Time                  2.613
= Slack Time                   98.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.255 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.928 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.366 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.048 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.838 | 
     | U0_RegFile/\regArr_reg[8][2]         | RN ^       | SDFFRQX2M | 1.105 | 0.030 |   2.613 |  100.868 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.255 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.221 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.187 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.060 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.838 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.623 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.459 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.139 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.012 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -96.854 | 
     | U0_RegFile/\regArr_reg[8][2] | CK ^       | SDFFRQX2M  | 0.215 | 0.012 |   1.412 |  -96.842 | 
     +---------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\regArr_reg[11][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[11][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.412
- Setup                         0.344
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.868
- Arrival Time                  2.613
= Slack Time                   98.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.255 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.928 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.367 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.049 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.839 | 
     | U0_RegFile/\regArr_reg[11][2]        | RN ^       | SDFFRQX2M | 1.105 | 0.029 |   2.613 |  100.868 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.255 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.222 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.187 | 
     | scan_clk__L3_I0               | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.061 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.838 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.623 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.459 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.140 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.012 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -96.855 | 
     | U0_RegFile/\regArr_reg[11][2] | CK ^       | SDFFRQX2M  | 0.215 | 0.012 |   1.412 |  -96.843 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.408
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  2.608
= Slack Time                   98.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.255 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.929 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.367 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.049 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.839 | 
     | U0_RegFile/\regArr_reg[10][7]        | RN ^       | SDFFRQX2M | 1.105 | 0.024 |   2.608 |  100.863 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.255 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.222 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.187 | 
     | scan_clk__L3_I0               | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.061 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.839 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.623 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.459 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.140 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.012 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -96.855 | 
     | U0_RegFile/\regArr_reg[10][7] | CK ^       | SDFFRQX2M  | 0.214 | 0.007 |   1.408 |  -96.848 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/\regArr_reg[9][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.408
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  2.607
= Slack Time                   98.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.256 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.929 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.367 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.049 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.839 | 
     | U0_RegFile/\regArr_reg[9][7]         | RN ^       | SDFFRQX2M | 1.105 | 0.024 |   2.607 |  100.863 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.256 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.222 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.188 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.061 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.839 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.624 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.460 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.140 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.013 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -96.855 | 
     | U0_RegFile/\regArr_reg[9][7] | CK ^       | SDFFRQX2M  | 0.214 | 0.007 |   1.408 |  -96.848 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.412
- Setup                         0.344
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.867
- Arrival Time                  2.612
= Slack Time                   98.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.256 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.929 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.368 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.049 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.840 | 
     | U0_RegFile/\regArr_reg[8][1]         | RN ^       | SDFFRQX2M | 1.105 | 0.028 |   2.612 |  100.867 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.256 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.222 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.188 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.061 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.839 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.624 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.460 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.140 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.013 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.401 |  -96.855 | 
     | U0_RegFile/\regArr_reg[8][1] | CK ^       | SDFFRQX2M  | 0.215 | 0.011 |   1.412 |  -96.844 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\regArr_reg[9][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.412
- Setup                         0.344
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.867
- Arrival Time                  2.612
= Slack Time                   98.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.256 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.929 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.368 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.049 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.840 | 
     | U0_RegFile/\regArr_reg[9][1]         | RN ^       | SDFFRQX2M | 1.105 | 0.028 |   2.612 |  100.867 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.256 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.222 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.188 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.061 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.839 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.624 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.460 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.140 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.013 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.401 |  -96.855 | 
     | U0_RegFile/\regArr_reg[9][1] | CK ^       | SDFFRQX2M  | 0.215 | 0.011 |   1.412 |  -96.844 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.411
- Setup                         0.355
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.856
- Arrival Time                  2.600
= Slack Time                   98.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   98.256 | 
     | U5_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.929 | 
     | FE_OFC0_SYNC_REF_SCAN_RST        | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.368 | 
     | FE_OFC3_SYNC_REF_SCAN_RST        | A v -> Y ^ | CLKINVX6M | 1.080 | 0.699 |   1.811 |  100.067 | 
     | FE_OFC5_SYNC_REF_SCAN_RST        | A ^ -> Y ^ | BUFX4M    | 1.084 | 0.782 |   2.593 |  100.849 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[11] | RN ^       | SDFFRX1M  | 1.084 | 0.007 |   2.600 |  100.856 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.256 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.222 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.188 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.062 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.839 | 
     | scan_clk__L5_I0                  | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.624 | 
     | scan_clk__L6_I0                  | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.460 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.140 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.013 | 
     | REF_SCAN_CLK__L2_I1              | A v -> Y ^ | CLKINVX40M | 0.211 | 0.155 |   1.398 |  -96.858 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[11] | CK ^       | SDFFRX1M   | 0.214 | 0.013 |   1.411 |  -96.845 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.410
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.865
- Arrival Time                  2.609
= Slack Time                   98.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.256 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.930 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.368 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.050 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.840 | 
     | U0_RegFile/\regArr_reg[6][3]         | RN ^       | SDFFRQX4M | 1.105 | 0.025 |   2.609 |  100.865 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.256 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.223 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.188 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.062 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.840 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.624 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.460 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.141 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.013 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -96.856 | 
     | U0_RegFile/\regArr_reg[6][3] | CK ^       | SDFFRQX4M  | 0.214 | 0.009 |   1.410 |  -96.847 | 
     +---------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\regArr_reg[11][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[11][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.412
- Setup                         0.344
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.867
- Arrival Time                  2.611
= Slack Time                   98.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.256 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.930 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.368 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.050 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.840 | 
     | U0_RegFile/\regArr_reg[11][1]        | RN ^       | SDFFRQX2M | 1.105 | 0.027 |   2.611 |  100.867 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.256 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.223 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.188 | 
     | scan_clk__L3_I0               | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.062 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.840 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.624 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.460 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.141 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.013 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.401 |  -96.856 | 
     | U0_RegFile/\regArr_reg[11][1] | CK ^       | SDFFRQX2M  | 0.215 | 0.011 |   1.412 |  -96.844 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\regArr_reg[9][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.412
- Setup                         0.344
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.868
- Arrival Time                  2.611
= Slack Time                   98.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.256 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.930 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.368 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.050 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.840 | 
     | U0_RegFile/\regArr_reg[9][0]         | RN ^       | SDFFRQX2M | 1.105 | 0.028 |   2.611 |  100.868 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.256 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.223 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.188 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.062 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.840 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.624 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.460 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.141 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.013 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.401 |  -96.856 | 
     | U0_RegFile/\regArr_reg[9][0] | CK ^       | SDFFRQX2M  | 0.215 | 0.012 |   1.412 |  -96.844 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\regArr_reg[7][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[7][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.409
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.865
- Arrival Time                  2.608
= Slack Time                   98.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.256 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.930 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.368 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.050 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.840 | 
     | U0_RegFile/\regArr_reg[7][2]         | RN ^       | SDFFRQX2M | 1.105 | 0.024 |   2.608 |  100.865 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.256 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.223 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.188 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.062 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.840 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.624 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.460 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.141 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.014 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.401 |  -96.856 | 
     | U0_RegFile/\regArr_reg[7][2] | CK ^       | SDFFRQX2M  | 0.214 | 0.009 |   1.409 |  -96.847 | 
     +---------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\regArr_reg[7][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[7][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.409
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.864
- Arrival Time                  2.608
= Slack Time                   98.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.257 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.930 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.368 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.050 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.840 | 
     | U0_RegFile/\regArr_reg[7][3]         | RN ^       | SDFFRQX2M | 1.105 | 0.024 |   2.608 |  100.864 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.257 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.223 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.188 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.062 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.840 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.625 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.461 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.141 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.014 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -96.856 | 
     | U0_RegFile/\regArr_reg[7][3] | CK ^       | SDFFRQX2M  | 0.214 | 0.008 |   1.409 |  -96.848 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.411
- Setup                         0.344
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.866
- Arrival Time                  2.609
= Slack Time                   98.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.257 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.931 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.369 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.051 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.841 | 
     | U0_RegFile/\RdData_reg[2]            | RN ^       | SDFFRQX2M | 1.105 | 0.025 |   2.609 |  100.866 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.257 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.224 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.189 | 
     | scan_clk__L3_I0           | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.063 | 
     | scan_clk__L4_I0           | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.841 | 
     | scan_clk__L5_I0           | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.625 | 
     | scan_clk__L6_I0           | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.461 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.142 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.014 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -96.857 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.214 | 0.010 |   1.411 |  -96.847 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.412
- Setup                         0.344
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.867
- Arrival Time                  2.610
= Slack Time                   98.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.257 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.931 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.369 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.051 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.841 | 
     | U0_RegFile/\regArr_reg[8][7]         | RN ^       | SDFFRQX2M | 1.105 | 0.026 |   2.610 |  100.867 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.257 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.224 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.189 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.063 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.841 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.625 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.461 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.142 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.015 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -96.857 | 
     | U0_RegFile/\regArr_reg[8][7] | CK ^       | SDFFRQX2M  | 0.215 | 0.011 |   1.411 |  -96.846 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\regArr_reg[7][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[7][5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.410
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.866
- Arrival Time                  2.608
= Slack Time                   98.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.257 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.931 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.369 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.051 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.841 | 
     | U0_RegFile/\regArr_reg[7][5]         | RN ^       | SDFFRQX2M | 1.105 | 0.025 |   2.608 |  100.866 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.257 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.224 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.189 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.063 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.841 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.625 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.461 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.142 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.015 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -96.857 | 
     | U0_RegFile/\regArr_reg[7][5] | CK ^       | SDFFRQX2M  | 0.214 | 0.010 |   1.410 |  -96.847 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/\regArr_reg[9][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.407
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  2.605
= Slack Time                   98.258
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.258 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.931 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.369 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.051 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.841 | 
     | U0_RegFile/\regArr_reg[9][6]         | RN ^       | SDFFRQX2M | 1.105 | 0.022 |   2.605 |  100.863 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.258 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.224 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.189 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.063 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.841 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.625 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.462 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.142 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.015 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.401 |  -96.857 | 
     | U0_RegFile/\regArr_reg[9][6] | CK ^       | SDFFRQX2M  | 0.214 | 0.007 |   1.407 |  -96.850 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\regArr_reg[13][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[13][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.402
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.857
- Arrival Time                  2.599
= Slack Time                   98.258
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.258 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.931 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.370 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.051 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.842 | 
     | U0_RegFile/\regArr_reg[13][0]        | RN ^       | SDFFRQX2M | 1.105 | 0.015 |   2.599 |  100.857 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.258 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.224 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.190 | 
     | scan_clk__L3_I0               | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.064 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.841 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.626 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.462 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.142 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.015 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.401 |  -96.857 | 
     | U0_RegFile/\regArr_reg[13][0] | CK ^       | SDFFRQX2M  | 0.213 | 0.001 |   1.402 |  -96.856 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\regArr_reg[11][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[11][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.408
- Setup                         0.345
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.863
- Arrival Time                  2.604
= Slack Time                   98.258
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   98.258 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.673 |   0.673 |   98.932 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.423 | 0.438 |   1.112 |   99.370 | 
     | U0_RegFile/FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | INVX6M    | 1.051 | 0.682 |   1.793 |  100.052 | 
     | U0_RegFile/FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.105 | 0.790 |   2.584 |  100.842 | 
     | U0_RegFile/\regArr_reg[11][7]        | RN ^       | SDFFRQX2M | 1.105 | 0.021 |   2.604 |  100.863 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.258 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.034 |   0.034 |  -98.225 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.025 | 0.035 |   0.068 |  -98.190 | 
     | scan_clk__L3_I0               | A ^ -> Y v | INVXLM     | 0.196 | 0.126 |   0.194 |  -98.064 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.285 | 0.222 |   0.417 |  -97.842 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.247 | 0.215 |   0.632 |  -97.626 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVXLM     | 0.162 | 0.164 |   0.796 |  -97.462 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.291 | 0.320 |   1.116 |  -97.143 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.109 | 0.127 |   1.243 |  -97.016 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.213 | 0.158 |   1.400 |  -96.858 | 
     | U0_RegFile/\regArr_reg[11][7] | CK ^       | SDFFRQX2M  | 0.214 | 0.007 |   1.408 |  -96.851 | 
     +----------------------------------------------------------------------------------------------+ 

