{
    "0": "L1:\n",
    "1": "IADDR R24,L2\n",
    "2": "IADDR R39,L2\n",
    "3": "ADD R14,R28,R28\n",
    "4": "LOAD R1,R23,2960\n",
    "5": "DIVI R41,R39,2733\n",
    "6": "SUB R14,R10,R36\n",
    "7": "BLTZ R8,L2\n",
    "8": "ADD R36,R1,R41\n",
    "9": "IADDR R23,L2\n",
    "10": "MULI R11,R40,2138\n",
    "11": "L2:\n",
    "12": "HALT\n",
    "cycles taken": 14,
    "13": "WR R42\n",
    "14": "DIV R13,R45,R26\n",
    "15": "BEQZ R11,L4\n",
    "16": "L4:\n",
    "17": "DIVI R44,R25,1472\n",
    "18": "XOR R28,R1,R7\n",
    "19": "L5:\n",
    "20": "HALT\n",
    "21": "IADDR R7,L4\n",
    "22": "LOAD R37,R43,77\n",
    "23": "BLTZ R16,L4\n",
    "24": "SUB R42,R4,R34\n",
    "25": "SUBI R0,R37,1922\n",
    "26": "LOAD R4,R26,3776\n",
    "27": "MUL R17,R43,R0\n",
    "28": "BNEZ R27,L4\n",
    "29": "L4:\n",
    "30": "HALT\n",
    "31": "HALT\n",
    "32": "HALT\n"
}