#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Oct  8 10:45:01 2017
# Process ID: 13196
# Current directory: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_abc2alphaBeta2dq_0_2_synth_1
# Command line: vivado.exe -log top_bd_abc2alphaBeta2dq_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_bd_abc2alphaBeta2dq_0_2.tcl
# Log file: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_abc2alphaBeta2dq_0_2_synth_1/top_bd_abc2alphaBeta2dq_0_2.vds
# Journal file: D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_abc2alphaBeta2dq_0_2_synth_1\vivado.jou
#-----------------------------------------------------------
source top_bd_abc2alphaBeta2dq_0_2.tcl -notrace
Command: synth_design -top top_bd_abc2alphaBeta2dq_0_2 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1368 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 332.484 ; gain = 81.508
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_bd_abc2alphaBeta2dq_0_2' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_abc2alphaBeta2dq_0_2/synth/top_bd_abc2alphaBeta2dq_0_2.vhd:83]
INFO: [Synth 8-3491] module 'abc2alphaBeta2dq' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:12' bound to instance 'U0' of component 'abc2alphaBeta2dq' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_abc2alphaBeta2dq_0_2/synth/top_bd_abc2alphaBeta2dq_0_2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'abc2alphaBeta2dq' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:108]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:111]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:147]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:155]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:157]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:160]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:162]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:165]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:168]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:228]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:336]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:367]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:410]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:480]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:520]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:533]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:898]
INFO: [Synth 8-3491] module 'getRealValue' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getRealValue.vhd:12' bound to instance 'grp_getRealValue_fu_240' of component 'getRealValue' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:949]
INFO: [Synth 8-638] synthesizing module 'getRealValue' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getRealValue.vhd:26]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getRealValue.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getRealValue.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getRealValue.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getRealValue.vhd:71]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getRealValue.vhd:75]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getRealValue.vhd:77]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getRealValue.vhd:79]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getRealValue.vhd:83]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getRealValue.vhd:87]
INFO: [Synth 8-3491] module 'abc2alphaBeta2dq_bkb' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_bkb.vhd:11' bound to instance 'abc2alphaBeta2dq_bkb_U0' of component 'abc2alphaBeta2dq_bkb' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getRealValue.vhd:142]
INFO: [Synth 8-638] synthesizing module 'abc2alphaBeta2dq_bkb' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_bkb.vhd:29]
INFO: [Synth 8-3491] module 'abc2alphaBeta2dq_ap_fadd_3_full_dsp_32' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/ip/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32.vhd:59' bound to instance 'abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u' of component 'abc2alphaBeta2dq_ap_fadd_3_full_dsp_32' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_bkb.vhd:56]
INFO: [Synth 8-638] synthesizing module 'abc2alphaBeta2dq_ap_fadd_3_full_dsp_32' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/ip/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/ip/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'abc2alphaBeta2dq_ap_fadd_3_full_dsp_32' (18#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/ip/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'abc2alphaBeta2dq_bkb' (19#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_bkb.vhd:29]
INFO: [Synth 8-3491] module 'abc2alphaBeta2dq_cud' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_cud.vhd:11' bound to instance 'abc2alphaBeta2dq_cud_U1' of component 'abc2alphaBeta2dq_cud' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getRealValue.vhd:157]
INFO: [Synth 8-638] synthesizing module 'abc2alphaBeta2dq_cud' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_cud.vhd:29]
INFO: [Synth 8-3491] module 'abc2alphaBeta2dq_ap_fmul_2_max_dsp_32' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/ip/abc2alphaBeta2dq_ap_fmul_2_max_dsp_32.vhd:59' bound to instance 'abc2alphaBeta2dq_ap_fmul_2_max_dsp_32_u' of component 'abc2alphaBeta2dq_ap_fmul_2_max_dsp_32' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_cud.vhd:56]
INFO: [Synth 8-638] synthesizing module 'abc2alphaBeta2dq_ap_fmul_2_max_dsp_32' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/ip/abc2alphaBeta2dq_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/ip/abc2alphaBeta2dq_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'abc2alphaBeta2dq_ap_fmul_2_max_dsp_32' (27#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/ip/abc2alphaBeta2dq_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'abc2alphaBeta2dq_cud' (28#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_cud.vhd:29]
INFO: [Synth 8-3491] module 'abc2alphaBeta2dq_dEe' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_dEe.vhd:11' bound to instance 'abc2alphaBeta2dq_dEe_U2' of component 'abc2alphaBeta2dq_dEe' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getRealValue.vhd:172]
INFO: [Synth 8-638] synthesizing module 'abc2alphaBeta2dq_dEe' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_dEe.vhd:27]
INFO: [Synth 8-3491] module 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/ip/abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32.vhd:59' bound to instance 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32_u' of component 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_dEe.vhd:49]
INFO: [Synth 8-638] synthesizing module 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/ip/abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/ip/abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32' (37#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/ip/abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'abc2alphaBeta2dq_dEe' (38#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_dEe.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element ap_return_preg_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getRealValue.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getRealValue.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'getRealValue' (39#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getRealValue.vhd:26]
INFO: [Synth 8-3491] module 'getDQ' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:12' bound to instance 'grp_getDQ_fu_285' of component 'getDQ' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:961]
INFO: [Synth 8-638] synthesizing module 'getDQ' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:87]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:90]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:94]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:96]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:98]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:102]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:104]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:108]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:110]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:112]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:127]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:136]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:142]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:163]
INFO: [Synth 8-3491] module 'abc2alphaBeta2dq_eOg' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_eOg.vhd:11' bound to instance 'abc2alphaBeta2dq_eOg_U5' of component 'abc2alphaBeta2dq_eOg' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:223]
INFO: [Synth 8-638] synthesizing module 'abc2alphaBeta2dq_eOg' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_eOg.vhd:30]
INFO: [Synth 8-3491] module 'abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/ip/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32.vhd:59' bound to instance 'abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u' of component 'abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_eOg.vhd:62]
INFO: [Synth 8-638] synthesizing module 'abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/ip/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/ip/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32' (40#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/ip/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'abc2alphaBeta2dq_eOg' (41#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_eOg.vhd:30]
INFO: [Synth 8-3491] module 'abc2alphaBeta2dq_eOg' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_eOg.vhd:11' bound to instance 'abc2alphaBeta2dq_eOg_U6' of component 'abc2alphaBeta2dq_eOg' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:239]
INFO: [Synth 8-3491] module 'abc2alphaBeta2dq_cud' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_cud.vhd:11' bound to instance 'abc2alphaBeta2dq_cud_x_U7' of component 'abc2alphaBeta2dq_cud' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:255]
INFO: [Synth 8-3491] module 'abc2alphaBeta2dq_cud' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_cud.vhd:11' bound to instance 'abc2alphaBeta2dq_cud_x_U8' of component 'abc2alphaBeta2dq_cud' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:270]
INFO: [Synth 8-3491] module 'abc2alphaBeta2dq_cud' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_cud.vhd:11' bound to instance 'abc2alphaBeta2dq_cud_x_U9' of component 'abc2alphaBeta2dq_cud' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:285]
INFO: [Synth 8-3491] module 'abc2alphaBeta2dq_cud' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_cud.vhd:11' bound to instance 'abc2alphaBeta2dq_cud_x_U10' of component 'abc2alphaBeta2dq_cud' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:300]
INFO: [Synth 8-3491] module 'abc2alphaBeta2dq_fYi' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_fYi.vhd:11' bound to instance 'abc2alphaBeta2dq_fYi_U11' of component 'abc2alphaBeta2dq_fYi' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:315]
INFO: [Synth 8-638] synthesizing module 'abc2alphaBeta2dq_fYi' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_fYi.vhd:27]
INFO: [Synth 8-3491] module 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/ip/abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32.vhd:59' bound to instance 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32_u' of component 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_fYi.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'abc2alphaBeta2dq_fYi' (42#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_fYi.vhd:27]
INFO: [Synth 8-3491] module 'abc2alphaBeta2dq_fYi' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_fYi.vhd:11' bound to instance 'abc2alphaBeta2dq_fYi_U12' of component 'abc2alphaBeta2dq_fYi' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:328]
WARNING: [Synth 8-6014] Unused sequential element p_0_i1_fu_211_p3_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:723]
WARNING: [Synth 8-6014] Unused sequential element p_0_i2_fu_223_p3_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:726]
INFO: [Synth 8-256] done synthesizing module 'getDQ' (43#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/getDQ.vhd:30]
INFO: [Synth 8-3491] module 'abc2alphaBeta2dq_g8j' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_g8j.vhd:11' bound to instance 'abc2alphaBeta2dq_g8j_U18' of component 'abc2alphaBeta2dq_g8j' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:977]
INFO: [Synth 8-638] synthesizing module 'abc2alphaBeta2dq_g8j' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_g8j.vhd:24]
INFO: [Synth 8-3491] module 'abc2alphaBeta2dq_ap_fpext_0_no_dsp_32' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/ip/abc2alphaBeta2dq_ap_fpext_0_no_dsp_32.vhd:59' bound to instance 'abc2alphaBeta2dq_ap_fpext_0_no_dsp_32_u' of component 'abc2alphaBeta2dq_ap_fpext_0_no_dsp_32' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_g8j.vhd:41]
INFO: [Synth 8-638] synthesizing module 'abc2alphaBeta2dq_ap_fpext_0_no_dsp_32' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/ip/abc2alphaBeta2dq_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/ip/abc2alphaBeta2dq_ap_fpext_0_no_dsp_32.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'abc2alphaBeta2dq_ap_fpext_0_no_dsp_32' (46#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/ip/abc2alphaBeta2dq_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'abc2alphaBeta2dq_g8j' (47#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_g8j.vhd:24]
INFO: [Synth 8-3491] module 'abc2alphaBeta2dq_g8j' declared at 'd:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq_g8j.vhd:11' bound to instance 'abc2alphaBeta2dq_g8j_U19' of component 'abc2alphaBeta2dq_g8j' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:987]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state17_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:1622]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:1655]
WARNING: [Synth 8-6014] Unused sequential element iQ_1_vld_in_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:1358]
WARNING: [Synth 8-6014] Unused sequential element iQ_sc_V_1_vld_in_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:1366]
WARNING: [Synth 8-6014] Unused sequential element vQ_1_vld_in_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:1423]
WARNING: [Synth 8-6014] Unused sequential element vQ_sc_V_1_vld_in_reg was removed.  [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:1431]
INFO: [Synth 8-256] done synthesizing module 'abc2alphaBeta2dq' (48#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'top_bd_abc2alphaBeta2dq_0_2' (49#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_abc2alphaBeta2dq_0_2/synth/top_bd_abc2alphaBeta2dq_0_2.vhd:83]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized86 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized86 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized86 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized86 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized86 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized43 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized81 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized81 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized81 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized81 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized81 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized2 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized1 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized88 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized88 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized88 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized88 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized88 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized84 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized84 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized84 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized84 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized84 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized7 has unconnected port s_axis_c_tdata[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 437.691 ; gain = 186.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 437.691 ; gain = 186.715
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 839 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_abc2alphaBeta2dq_0_2/constraints/abc2alphaBeta2dq_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_abc2alphaBeta2dq_0_2/constraints/abc2alphaBeta2dq_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_abc2alphaBeta2dq_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_abc2alphaBeta2dq_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  FDE => FDRE: 57 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.272 . Memory (MB): peak = 707.531 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 707.531 ; gain = 456.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 707.531 ; gain = 456.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_abc2alphaBeta2dq_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 707.531 ; gain = 456.555
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_8_fu_130_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_124_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'sh_amt_2_cast_reg_4140_reg' and it is trimmed from '32' to '31' bits. [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:1305]
WARNING: [Synth 8-3936] Found unconnected internal register 'sh_amt_cast_reg_3566_reg' and it is trimmed from '32' to '31' bits. [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:1209]
WARNING: [Synth 8-3936] Found unconnected internal register 'sh_amt_3_cast_reg_4246_reg' and it is trimmed from '32' to '31' bits. [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:1306]
WARNING: [Synth 8-3936] Found unconnected internal register 'sh_amt_1_cast_reg_3672_reg' and it is trimmed from '32' to '31' bits. [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ipshared/5483/hdl/vhdl/abc2alphaBeta2dq.vhd:1208]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp1_fu_605_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_508_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_2_fu_460_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_33_fu_557_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp2_fu_1994_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp3_fu_2091_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_64_fu_1946_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_96_fu_2043_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Range1_all_zeros_1_fu_840_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Range1_all_zeros_3_fu_1072_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_36_fu_870_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_638_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_25_fu_1202_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_56_fu_1359_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_119_fu_2845_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_87_fu_2688_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Range1_all_zeros_5_fu_2326_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Range1_all_zeros_7_fu_2558_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_67_fu_2124_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_99_fu_2356_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_605_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_508_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_2_fu_460_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_33_fu_557_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp2_fu_1994_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp3_fu_2091_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_64_fu_1946_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_96_fu_2043_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Range1_all_zeros_1_fu_840_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Range1_all_zeros_3_fu_1072_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_36_fu_870_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_638_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_25_fu_1202_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_56_fu_1359_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_119_fu_2845_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_87_fu_2688_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Range1_all_zeros_5_fu_2326_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Range1_all_zeros_7_fu_2558_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_67_fu_2124_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_99_fu_2356_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_getRealValue_fu_240_acqChainG" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp259_cast_cast_fu_745_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp266_cast_cast_fu_977_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp280_cast_cast_fu_2463_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp273_cast_cast_fu_2231_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_1_fu_3181_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_1_fu_3181_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_2_fu_3273_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_2_fu_3273_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_8_fu_1775_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_8_fu_1775_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_s_fu_1867_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_s_fu_1867_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 707.531 ; gain = 456.555
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'abc2alphaBeta2dq_cud:/abc2alphaBeta2dq_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'abc2alphaBeta2dq_cud:/abc2alphaBeta2dq_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'abc2alphaBeta2dq_cud:/abc2alphaBeta2dq_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'abc2alphaBeta2dq_cud:/abc2alphaBeta2dq_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32:/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32:/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized49) to 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'abc2alphaBeta2dq_eOg:/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'abc2alphaBeta2dq_eOg:/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'abc2alphaBeta2dq_eOg:/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'abc2alphaBeta2dq_eOg:/abc2alphaBeta2dq_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'abc2alphaBeta2dq_g8j:/abc2alphaBeta2dq_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'abc2alphaBeta2dq_g8j:/abc2alphaBeta2dq_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'abc2alphaBeta2dq_g8j:/abc2alphaBeta2dq_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'abc2alphaBeta2dq_g8j:/abc2alphaBeta2dq_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'abc2alphaBeta2dq_g8j:/abc2alphaBeta2dq_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'abc2alphaBeta2dq_g8j:/abc2alphaBeta2dq_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_124_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_130_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_2_fu_460_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_6_fu_638_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_508_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Range1_all_zeros_1_fu_840_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_25_fu_1202_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_33_fu_557_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_36_fu_870_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_605_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Range1_all_zeros_3_fu_1072_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_56_fu_1359_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_64_fu_1946_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_67_fu_2124_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp2_fu_1994_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Range1_all_zeros_5_fu_2326_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_87_fu_2688_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_96_fu_2043_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_99_fu_2356_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "Range1_all_zeros_7_fu_2558_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_119_fu_2845_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_getRealValue_fu_240/\abc2alphaBeta2dq_dEe_U2/abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_dEe_U2/abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_dEe_U2/abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[30]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[29]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[28]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[27]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[26]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[25]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[24]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[23]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[22]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[21]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[20]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[19]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[18]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[17]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[15]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[16]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[30]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[29]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[28]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[27]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[26]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[25]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[24]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[23]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[22]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[21]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[20]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[19]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[18]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[17]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[15]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[16]' (FD) to 'U0/grp_getDQ_fu_285/abc2alphaBeta2dq_fYi_U12/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[0]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[1]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[2]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[3]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[4]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[5]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[6]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[7]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[8]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[9]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[10]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[11]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[13]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[14]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[15]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[16]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[17]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[18]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[19]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[20]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[21]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[22]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[28]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[29]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[30]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[12]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[27]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[26]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[24]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[25]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[23]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/din1_buf1_reg[31]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[31]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/grp_getRealValue_fu_240/\abc2alphaBeta2dq_cud_U1/din1_buf1_reg[23] )
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[24]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[25]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[26]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[27]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[28]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[30]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[0]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[1]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[2]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[3]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[4]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[5]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[6]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[7]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[8]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[9]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[10]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[11]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[12]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[13]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[14]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[15]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[16]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[17]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_getRealValue_fu_240/\abc2alphaBeta2dq_cud_U1/din1_buf1_reg[18] )
INFO: [Synth 8-3886] merging instance 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[19]' (FD) to 'U0/grp_getRealValue_fu_240/abc2alphaBeta2dq_cud_U1/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_150_reg_3989_reg[16]' (FDE) to 'U0/tmp_150_reg_3989_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_150_reg_3989_reg[17]' (FDE) to 'U0/tmp_150_reg_3989_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_150_reg_3989_reg[18]' (FDE) to 'U0/tmp_150_reg_3989_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_150_reg_3989_reg[19]' (FDE) to 'U0/tmp_150_reg_3989_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_150_reg_3989_reg[20]' (FDE) to 'U0/tmp_150_reg_3989_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_150_reg_3989_reg[21]' (FDE) to 'U0/tmp_150_reg_3989_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_150_reg_3989_reg[22]' (FDE) to 'U0/tmp_150_reg_3989_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_150_reg_3989_reg[23]' (FDE) to 'U0/tmp_150_reg_3989_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_133_reg_3932_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_1_reg_3368_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_getRealValue_fu_240/\abc2alphaBeta2dq_dEe_U2/abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_getRealValue_fu_240/\abc2alphaBeta2dq_bkb_U0/abc2alphaBeta2dq_ap_fadd_3_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_136_reg_4044_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_13_reg_3470_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_getRealValue_fu_240/\abc2alphaBeta2dq_dEe_U2/abc2alphaBeta2dq_ap_sitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_getRealValue_fu_240/\tmp_1_reg_48_reg[31] )
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]) is unused and will be removed from module floating_point_v7_1_4_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.sign_op_reg) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_48_reg[31]) is unused and will be removed from module getRealValue.
WARNING: [Synth 8-3332] Sequential element (abc2alphaBeta2dq_cud_U1/din1_buf1_reg[23]) is unused and will be removed from module getRealValue.
WARNING: [Synth 8-3332] Sequential element (abc2alphaBeta2dq_cud_U1/din1_buf1_reg[18]) is unused and will be removed from module getRealValue.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized1__4.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3__2.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized3.
WARNING: [Synth 8-3332] Sequential element (tmp_136_reg_4044_reg[15]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_3470_reg[15]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (tmp_133_reg_3932_reg[28]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_3368_reg[28]) is unused and will be removed from module abc2alphaBeta2dq.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_136_reg_4044_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_13_reg_3470_reg[0] )
WARNING: [Synth 8-3332] Sequential element (sh_amt_cast_reg_3566_reg[11]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_cast_reg_3566_reg[10]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_cast_reg_3566_reg[9]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_cast_reg_3566_reg[8]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_cast_reg_3566_reg[7]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_cast_reg_3566_reg[6]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_cast_reg_3566_reg[5]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_cast_reg_3566_reg[4]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_cast_reg_3566_reg[3]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_cast_reg_3566_reg[2]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_cast_reg_3566_reg[1]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_cast_reg_3566_reg[0]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_1_cast_reg_3672_reg[11]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_1_cast_reg_3672_reg[10]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_1_cast_reg_3672_reg[9]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_1_cast_reg_3672_reg[8]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_1_cast_reg_3672_reg[7]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_1_cast_reg_3672_reg[6]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_1_cast_reg_3672_reg[5]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_1_cast_reg_3672_reg[4]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_1_cast_reg_3672_reg[3]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_1_cast_reg_3672_reg[2]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_1_cast_reg_3672_reg[1]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_1_cast_reg_3672_reg[0]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_2_cast_reg_4140_reg[11]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_2_cast_reg_4140_reg[10]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_2_cast_reg_4140_reg[9]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_2_cast_reg_4140_reg[8]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_2_cast_reg_4140_reg[7]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_2_cast_reg_4140_reg[6]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_2_cast_reg_4140_reg[5]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_2_cast_reg_4140_reg[4]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_2_cast_reg_4140_reg[3]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_2_cast_reg_4140_reg[2]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_2_cast_reg_4140_reg[1]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_2_cast_reg_4140_reg[0]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_3_cast_reg_4246_reg[11]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_3_cast_reg_4246_reg[10]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_3_cast_reg_4246_reg[9]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_3_cast_reg_4246_reg[8]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_3_cast_reg_4246_reg[7]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_3_cast_reg_4246_reg[6]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_3_cast_reg_4246_reg[5]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_3_cast_reg_4246_reg[4]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_3_cast_reg_4246_reg[3]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_3_cast_reg_4246_reg[2]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_3_cast_reg_4246_reg[1]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (sh_amt_3_cast_reg_4246_reg[0]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (tmp_136_reg_4044_reg[0]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_3470_reg[0]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (tmp_6_reg_3571_reg[0]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (tmp_36_reg_3677_reg[0]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (tmp_67_reg_4145_reg[0]) is unused and will be removed from module abc2alphaBeta2dq.
WARNING: [Synth 8-3332] Sequential element (tmp_99_reg_4251_reg[0]) is unused and will be removed from module abc2alphaBeta2dq.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 707.531 ; gain = 456.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 764.449 ; gain = 513.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 787.617 ; gain = 536.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 802.270 ; gain = 551.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 802.270 ; gain = 551.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 802.270 ; gain = 551.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 802.270 ; gain = 551.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 802.270 ; gain = 551.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 802.270 ; gain = 551.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 802.270 ; gain = 551.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   185|
|2     |DSP48E1   |     3|
|3     |DSP48E1_1 |     3|
|4     |DSP48E1_2 |     5|
|5     |DSP48E1_3 |     5|
|6     |DSP48E1_4 |     5|
|7     |LUT1      |   389|
|8     |LUT2      |   697|
|9     |LUT3      |  1002|
|10    |LUT4      |   409|
|11    |LUT5      |   756|
|12    |LUT6      |  1382|
|13    |MUXCY     |   493|
|14    |MUXF7     |    32|
|15    |SRL16E    |     2|
|16    |XORCY     |   263|
|17    |FDE       |    57|
|18    |FDRE      |  3068|
|19    |FDSE      |    99|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 802.270 ; gain = 551.293
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 906 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 802.270 ; gain = 281.453
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 802.270 ; gain = 551.293
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1019 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 191 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 134 instances
  FDE => FDRE: 57 instances

437 Infos, 175 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 802.270 ; gain = 556.430
INFO: [Common 17-1381] The checkpoint 'D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_abc2alphaBeta2dq_0_2_synth_1/top_bd_abc2alphaBeta2dq_0_2.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_abc2alphaBeta2dq_0_2/top_bd_abc2alphaBeta2dq_0_2.xci
INFO: [Coretcl 2-1174] Renamed 511 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev1/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_abc2alphaBeta2dq_0_2_synth_1/top_bd_abc2alphaBeta2dq_0_2.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 802.270 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Oct  8 10:46:23 2017...
