
open_project ${PROJECT_NAME}_prj

open_solution "solution1"
set_part ${FPGA_PART}
create_clock -period ${CLOCK_PERIOD} -name default

set_top ${PROJECT_NAME}

add_files ${CMAKE_CURRENT_SOURCE_DIR}/../../axi_utils.cpp
add_files ${CMAKE_CURRENT_SOURCE_DIR}/parser_stateman.cpp -cflags "-std=c++11 -I${CMAKE_CURRENT_BINARY_DIR}"

add_files -tb ${CMAKE_CURRENT_SOURCE_DIR}/parser_stateman_tb.cpp -cflags "-std=c++11 -I${CMAKE_CURRENT_BINARY_DIR}"


#Check which command
set command [lindex $argv 2]

if {$command == "synthesis"} {
   csynth_design
} elseif {$command == "csim"} {
   csim_design
} elseif {$command == "ip"} {
   export_design -format ip_catalog -ipname "parser_stateman" -display_name "parser state manager" -description "parser state manager." -vendor "yangzhou.me" -version "1.0"
} elseif {$command == "installip"} {
   file mkdir ${IPREPO_DIR}
   file delete -force ${IPREPO_DIR}/${PROJECT_NAME}
   file copy -force ${CMAKE_CURRENT_BINARY_DIR}/${PROJECT_NAME}_prj/solution1/impl/ip ${IPREPO_DIR}/${PROJECT_NAME}/
} else {
   puts "No valid command specified. Use vivado_hls -f make.tcl <synthesis|csim|ip> ."
}


exit
