Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov  7 13:46:25 2022
| Host         : Muhammads running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file XADCdemo_control_sets_placed.rpt
| Design       : XADCdemo
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              74 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------+-------------------+------------------+----------------+--------------+
|      Clock Signal     |  Enable Signal  |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+-----------------+-------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG  | XLXI_7/drdy_out |                   |                1 |              1 |         1.00 |
|  segment1/XLXI_47/CLK |                 |                   |                2 |              3 |         1.50 |
|  CLK100MHZ_IBUF_BUFG  | XLXI_7/drdy_out | LED[7]_i_1_n_0    |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG  | XLXI_7/drdy_out | LED[15]_i_1_n_0   |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG  | dig3[3]_i_2_n_0 | dig3              |               10 |             14 |         1.40 |
|  CLK100MHZ_IBUF_BUFG  |                 | delay[32]_i_1_n_0 |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG  |                 |                   |               25 |             71 |         2.84 |
+-----------------------+-----------------+-------------------+------------------+----------------+--------------+


