<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OT-DW1000: openthread-master/third_party/ti/cc26xxware/inc/hw_cpu_fpb.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OT-DW1000
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_fe649ec14e5e3782f227cc9e4abd38da.html">openthread-master</a></li><li class="navelem"><a class="el" href="dir_7d90705f0e33e4f611d5ec5bfa470328.html">third_party</a></li><li class="navelem"><a class="el" href="dir_98ac8c727439fdc8220828fe62956c77.html">ti</a></li><li class="navelem"><a class="el" href="dir_b266f455d7f4588573f879947179a957.html">cc26xxware</a></li><li class="navelem"><a class="el" href="dir_7fbdc828edabc67a23ceeb7c4bec4fef.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_cpu_fpb.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__cpu__fpb_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_cpu_fpb_h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        2016-03-14 09:20:59 +0100 (Mon, 14 Mar 2016)</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       45924</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* Copyright (c) 2015 - 2016, Texas Instruments Incorporated</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">* All rights reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">* modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">* 1) Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">* 2) Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">* 3) Neither the name of the ORGANIZATION nor the names of its contributors may</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    be used to endorse or promote products derived from this software without</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    specific prior written permission.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">* POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __HW_CPU_FPB_H__</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __HW_CPU_FPB_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// This section defines the register offsets of</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// CPU_FPB component</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// Control</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a6a57a19c26730fb365ebd50512198699">   47</a></span>&#160;<span class="preprocessor">#define CPU_FPB_O_CTRL                                              0x00000000</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// Remap</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a0438279d6acb212544e5445e698ab3de">   50</a></span>&#160;<span class="preprocessor">#define CPU_FPB_O_REMAP                                             0x00000004</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// Comparator 0</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a9d362d88eb5c900559fc368546107586">   53</a></span>&#160;<span class="preprocessor">#define CPU_FPB_O_COMP0                                             0x00000008</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// Comparator 1</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#ae6e62feb6d59e3687a4a68acd6c9c3ec">   56</a></span>&#160;<span class="preprocessor">#define CPU_FPB_O_COMP1                                             0x0000000C</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// Comparator 2</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a7d6c8d03c6df55646b0681d620b565e9">   59</a></span>&#160;<span class="preprocessor">#define CPU_FPB_O_COMP2                                             0x00000010</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">// Comparator 3</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#aa5850690c17f9658109d5d25ef24e769">   62</a></span>&#160;<span class="preprocessor">#define CPU_FPB_O_COMP3                                             0x00000014</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// Comparator 4</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a6112e0580bc7f317e17cddaf3bd75f06">   65</a></span>&#160;<span class="preprocessor">#define CPU_FPB_O_COMP4                                             0x00000018</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// Comparator 5</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#aaea5b59ddad2f4b11f3eebe6cce32f22">   68</a></span>&#160;<span class="preprocessor">#define CPU_FPB_O_COMP5                                             0x0000001C</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// Comparator 6</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#abb3714b7d1a296f86f6ea37f61a2515b">   71</a></span>&#160;<span class="preprocessor">#define CPU_FPB_O_COMP6                                             0x00000020</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// Comparator 7</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#af751cc53444996789b33039a7f99f03b">   74</a></span>&#160;<span class="preprocessor">#define CPU_FPB_O_COMP7                                             0x00000024</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">// Register: CPU_FPB_O_CTRL</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">// Field: [13:12] NUM_CODE2</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">// Number of full banks of code comparators, sixteen comparators per bank.</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">// Where less than sixteen code comparators are provided, the bank count is</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">// zero, and the number present indicated by NUM_CODE1. This read only field</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">// contains 3&#39;b000 to indicate 0 banks for Cortex-M processor.</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#afa0e8db8bcef85af632ced6303b2dbec">   87</a></span>&#160;<span class="preprocessor">#define CPU_FPB_CTRL_NUM_CODE2_W                                             2</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#ae673dc29b85469c42061970ec75ad9e6">   88</a></span>&#160;<span class="preprocessor">#define CPU_FPB_CTRL_NUM_CODE2_M                                    0x00003000</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a1ee575544ef562768585e75cc66aa3a5">   89</a></span>&#160;<span class="preprocessor">#define CPU_FPB_CTRL_NUM_CODE2_S                                            12</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">// Field:  [11:8] NUM_LIT</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">// Number of literal slots field.</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">// 0x0: No literal slots</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">// 0x2: Two literal slots</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a5d202a58c359ce94466bb08082509063">   97</a></span>&#160;<span class="preprocessor">#define CPU_FPB_CTRL_NUM_LIT_W                                               4</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#ac29d446fcb008f9151a23f2718ba3693">   98</a></span>&#160;<span class="preprocessor">#define CPU_FPB_CTRL_NUM_LIT_M                                      0x00000F00</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a56532d5e35dd37de73f7e1a82fd47497">   99</a></span>&#160;<span class="preprocessor">#define CPU_FPB_CTRL_NUM_LIT_S                                               8</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">// Field:   [7:4] NUM_CODE1</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">// Number of code slots field.</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">// 0x0: No code slots</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">// 0x2: Two code slots</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">// 0x6: Six code slots</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a8a4e28c4062e80d43e15e3174cfa9cb2">  108</a></span>&#160;<span class="preprocessor">#define CPU_FPB_CTRL_NUM_CODE1_W                                             4</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a37f66a3ac18689fd11567bfa366b7de7">  109</a></span>&#160;<span class="preprocessor">#define CPU_FPB_CTRL_NUM_CODE1_M                                    0x000000F0</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a2b75c881680218e51f7212e0b3233dd8">  110</a></span>&#160;<span class="preprocessor">#define CPU_FPB_CTRL_NUM_CODE1_S                                             4</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// Field:     [1] KEY</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">// Key field. In order to write to this register, this bit-field must be</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">// written to &#39;1&#39;. This bit always reads 0.</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#af3c33fd86b079094717233f974d4a729">  116</a></span>&#160;<span class="preprocessor">#define CPU_FPB_CTRL_KEY                                            0x00000002</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a0fe865cae9db07793e34c06d1fc876a5">  117</a></span>&#160;<span class="preprocessor">#define CPU_FPB_CTRL_KEY_BITN                                                1</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a10c70cf5df7eb1ab4748172edaaf75a2">  118</a></span>&#160;<span class="preprocessor">#define CPU_FPB_CTRL_KEY_M                                          0x00000002</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a3fb1cc54a8cd4e2222cba57a97e8ecba">  119</a></span>&#160;<span class="preprocessor">#define CPU_FPB_CTRL_KEY_S                                                   1</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">// Field:     [0] ENABLE</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">// Flash patch unit enable bit</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">// 0x0: Flash patch unit disabled</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">// 0x1: Flash patch unit enabled</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#ae3cafb89db0ce962a210e114d21ee570">  127</a></span>&#160;<span class="preprocessor">#define CPU_FPB_CTRL_ENABLE                                         0x00000001</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a0aa2bd227a2a3aaf5b4daa7b51926162">  128</a></span>&#160;<span class="preprocessor">#define CPU_FPB_CTRL_ENABLE_BITN                                             0</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a146454ede10c7d1e45fd763bafe65481">  129</a></span>&#160;<span class="preprocessor">#define CPU_FPB_CTRL_ENABLE_M                                       0x00000001</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a9cb26e53746dff1e4dcbb3f12ad73210">  130</a></span>&#160;<span class="preprocessor">#define CPU_FPB_CTRL_ENABLE_S                                                0</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">// Register: CPU_FPB_O_REMAP</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">// Field:  [28:5] REMAP</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">// Remap base address field.</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#abf23ab5367686046905d0f1dad72265e">  140</a></span>&#160;<span class="preprocessor">#define CPU_FPB_REMAP_REMAP_W                                               24</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a59761731e69a5141c3bde56a5e4435eb">  141</a></span>&#160;<span class="preprocessor">#define CPU_FPB_REMAP_REMAP_M                                       0x1FFFFFE0</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a471f8a0aa15c6ef98cce47c426d23d8d">  142</a></span>&#160;<span class="preprocessor">#define CPU_FPB_REMAP_REMAP_S                                                5</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">// Register: CPU_FPB_O_COMP0</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">// Field: [31:30] REPLACE</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">// This selects what happens when the COMP address is matched. Address</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">// remapping only takes place for the 0x0 setting.</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">// 0x0: Remap to remap address. See REMAP.REMAP</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">// 0x1: Set BKPT on lower halfword, upper is unaffected</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">// 0x2: Set BKPT on upper halfword, lower is unaffected</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">// 0x3: Set BKPT on both lower and upper halfwords.</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a4fbc8a5d2114463c663d4d2d9375e664">  158</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP0_REPLACE_W                                              2</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a26548cb5c68a1e9afed88634f7b77bc2">  159</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP0_REPLACE_M                                     0xC0000000</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a954bae54e7b7b52d611a63dfbab49bcb">  160</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP0_REPLACE_S                                             30</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">// Field:  [28:2] COMP</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">// Comparison address.</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#acd1558c92917cf2555247c06a301f2bf">  165</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP0_COMP_W                                                27</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a4773e3fce0f027ba6092b0985d324657">  166</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP0_COMP_M                                        0x1FFFFFFC</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#aa69901d920b5f17000543c9313507f92">  167</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP0_COMP_S                                                 2</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">// Field:     [0] ENABLE</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">// Compare and remap enable comparator 0. CTRL.ENABLE must also be set to</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">// enable comparisons.</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">// 0x0: Compare and remap for comparator 0 disabled</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">// 0x1: Compare and remap for comparator 0 enabled</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a9fc09d5121e2425d2582b2f606d4beb3">  176</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP0_ENABLE                                        0x00000001</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#abc4467c2e9ff476fca5c70c6125cd275">  177</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP0_ENABLE_BITN                                            0</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#ae64a367f4a9947de89747892c3be2868">  178</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP0_ENABLE_M                                      0x00000001</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a2c8878bbac97051a8bc1bdb4017d5de2">  179</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP0_ENABLE_S                                               0</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">// Register: CPU_FPB_O_COMP1</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">// Field: [31:30] REPLACE</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">// This selects what happens when the COMP address is matched. Address</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">// remapping only takes place for the 0x0 setting.</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">// 0x0: Remap to remap address. See REMAP.REMAP</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">// 0x1: Set BKPT on lower halfword, upper is unaffected</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">// 0x2: Set BKPT on upper halfword, lower is unaffected</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">// 0x3: Set BKPT on both lower and upper halfwords.</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a5d1f10ff8ac418d66312687413cc58b8">  195</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP1_REPLACE_W                                              2</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#ace2293ab92a9df4e5a938a49e3c9b915">  196</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP1_REPLACE_M                                     0xC0000000</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a123245638050a7c931d47285d4c65005">  197</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP1_REPLACE_S                                             30</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">// Field:  [28:2] COMP</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">// Comparison address.</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a32e7e7bbf7ad5343ae18687468f2c346">  202</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP1_COMP_W                                                27</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#ada7f6f27005d0a4729953faaaa6ad14c">  203</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP1_COMP_M                                        0x1FFFFFFC</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a1e86999ffa6ca2f5fa610e8957e67b24">  204</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP1_COMP_S                                                 2</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">// Field:     [0] ENABLE</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">// Compare and remap enable comparator 1. CTRL.ENABLE must also be set to</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">// enable comparisons.</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">// 0x0: Compare and remap for comparator 1 disabled</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">// 0x1: Compare and remap for comparator 1 enabled</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#abb418f1f0f48403fae2eaf5497462599">  213</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP1_ENABLE                                        0x00000001</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a38125f1e1ab57c36782a4fc2fe6986fd">  214</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP1_ENABLE_BITN                                            0</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#aae4620f4fcbb96b9b3c5bf5fffb6ebee">  215</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP1_ENABLE_M                                      0x00000001</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a74ccb43f8df4d724c4f4b02e661de218">  216</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP1_ENABLE_S                                               0</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">// Register: CPU_FPB_O_COMP2</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">// Field: [31:30] REPLACE</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">// This selects what happens when the COMP address is matched. Address</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">// remapping only takes place for the 0x0 setting.</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">// 0x0: Remap to remap address. See REMAP.REMAP</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">// 0x1: Set BKPT on lower halfword, upper is unaffected</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">// 0x2: Set BKPT on upper halfword, lower is unaffected</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">// 0x3: Set BKPT on both lower and upper halfwords.</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#af8d661039aa7aec3e659a5f82dbaacf4">  232</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP2_REPLACE_W                                              2</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a3da9b823a934ee99ae26443c5d5213cf">  233</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP2_REPLACE_M                                     0xC0000000</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#aeae5bddcbf65a061e54c704c505f9b75">  234</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP2_REPLACE_S                                             30</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">// Field:  [28:2] COMP</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">// Comparison address.</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a76b353e5e4a1c788f12b38c85e89ff33">  239</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP2_COMP_W                                                27</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a59fd1d50a4433fa0b4086f81383e15c6">  240</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP2_COMP_M                                        0x1FFFFFFC</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#ace222016379294bf8dbf1d826cf01969">  241</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP2_COMP_S                                                 2</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">// Field:     [0] ENABLE</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">// Compare and remap enable comparator 2. CTRL.ENABLE must also be set to</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">// enable comparisons.</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">// 0x0: Compare and remap for comparator 2 disabled</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">// 0x1: Compare and remap for comparator 2 enabled</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a1dc2c67ab466a925a751ebbc6d2feb23">  250</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP2_ENABLE                                        0x00000001</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#aed34e8e9a0cd4645ebb5ea67233a7fb5">  251</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP2_ENABLE_BITN                                            0</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a3a159d7434b9433e1d12f8249ee78a02">  252</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP2_ENABLE_M                                      0x00000001</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a40d65daa404c70c5a1f3069ca9374dd7">  253</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP2_ENABLE_S                                               0</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">// Register: CPU_FPB_O_COMP3</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">// Field: [31:30] REPLACE</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">// This selects what happens when the COMP address is matched. Address</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">// remapping only takes place for the 0x0 setting.</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">// 0x0: Remap to remap address. See REMAP.REMAP</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">// 0x1: Set BKPT on lower halfword, upper is unaffected</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">// 0x2: Set BKPT on upper halfword, lower is unaffected</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">// 0x3: Set BKPT on both lower and upper halfwords.</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#aa9b6f8c3782d0306583e596ebf9415f7">  269</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP3_REPLACE_W                                              2</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a9b59ad893e6cead0d30ab7dd571970cf">  270</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP3_REPLACE_M                                     0xC0000000</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#aee4d61a5b1dad6a10da86d10d95ae25e">  271</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP3_REPLACE_S                                             30</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">// Field:  [28:2] COMP</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">// Comparison address.</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a6064592066a9af33c4607b36c152ef13">  276</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP3_COMP_W                                                27</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#ac7493f4776f59c9064085ab19eccb79a">  277</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP3_COMP_M                                        0x1FFFFFFC</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a4fb6c8bdcc0eee1bfd76e3968e1f7aa3">  278</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP3_COMP_S                                                 2</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">// Field:     [0] ENABLE</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">// Compare and remap enable comparator 3. CTRL.ENABLE must also be set to</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">// enable comparisons.</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">// 0x0: Compare and remap for comparator 3 disabled</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">// 0x1: Compare and remap for comparator 3 enabled</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#ac61672cecd8a165fd23054ed8d56b3b3">  287</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP3_ENABLE                                        0x00000001</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a7467cf9e3aa92fc893c46ba116c66cb1">  288</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP3_ENABLE_BITN                                            0</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a20a45b3c9fc1b055836d0acc12730ecd">  289</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP3_ENABLE_M                                      0x00000001</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a1b70a590127f58c5c9df7662f719923f">  290</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP3_ENABLE_S                                               0</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">// Register: CPU_FPB_O_COMP4</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">// Field: [31:30] REPLACE</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">// This selects what happens when the COMP address is matched. Address</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">// remapping only takes place for the 0x0 setting.</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">// 0x0: Remap to remap address. See REMAP.REMAP</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">// 0x1: Set BKPT on lower halfword, upper is unaffected</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">// 0x2: Set BKPT on upper halfword, lower is unaffected</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">// 0x3: Set BKPT on both lower and upper halfwords.</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a5935d975c9f19f74a7802d9b8ce1fc5e">  306</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP4_REPLACE_W                                              2</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a2ee8a27ccbbee67466725e3e169c7a66">  307</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP4_REPLACE_M                                     0xC0000000</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a8243f11f3a0b2fc09395aa23ce0ff673">  308</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP4_REPLACE_S                                             30</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">// Field:  [28:2] COMP</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">// Comparison address.</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a16e0aa933f4538abd760590b429b0c4e">  313</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP4_COMP_W                                                27</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a0a7d22dc8c8883df959fc9f5ca92a5ea">  314</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP4_COMP_M                                        0x1FFFFFFC</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a70a48141f5816db63de76a1e8e8626de">  315</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP4_COMP_S                                                 2</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">// Field:     [0] ENABLE</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">// Compare and remap enable comparator 4. CTRL.ENABLE must also be set to</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">// enable comparisons.</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">// 0x0: Compare and remap for comparator 4 disabled</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">// 0x1: Compare and remap for comparator 4 enabled</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#aa9f2c75734123304e152c872ee274519">  324</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP4_ENABLE                                        0x00000001</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a42dcfabfe84cdb4f845ed677100da65a">  325</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP4_ENABLE_BITN                                            0</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a0c4be9daa897b2bc3261f55b709ed3ae">  326</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP4_ENABLE_M                                      0x00000001</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a6a92fd76fdf8e3568def48c3e033714a">  327</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP4_ENABLE_S                                               0</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">// Register: CPU_FPB_O_COMP5</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">// Field: [31:30] REPLACE</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">// This selects what happens when the COMP address is matched. Address</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">// remapping only takes place for the 0x0 setting.</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">// 0x0: Remap to remap address. See REMAP.REMAP</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">// 0x1: Set BKPT on lower halfword, upper is unaffected</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">// 0x2: Set BKPT on upper halfword, lower is unaffected</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">// 0x3: Set BKPT on both lower and upper halfwords.</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#ac44015c2e01bf6fb98b029c97f2816c9">  343</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP5_REPLACE_W                                              2</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#af8e618083a8318a90d165f0765d158e2">  344</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP5_REPLACE_M                                     0xC0000000</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a010f102b9ade93bb27ba55fb7ba4337f">  345</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP5_REPLACE_S                                             30</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">// Field:  [28:2] COMP</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">// Comparison address.</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#ac7bcbd3995ec2afda4e0fb1e07824423">  350</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP5_COMP_W                                                27</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a1140aa4234ddc3985adefc38560e139d">  351</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP5_COMP_M                                        0x1FFFFFFC</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a99072626cc5c1d37af74fa82c789ffc5">  352</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP5_COMP_S                                                 2</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">// Field:     [0] ENABLE</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">// Compare and remap enable comparator 5. CTRL.ENABLE must also be set to</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">// enable comparisons.</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">// 0x0: Compare and remap for comparator 5 disabled</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">// 0x1: Compare and remap for comparator 5 enabled</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a5b8e38d6c810ba1ae3decebdc4db0257">  361</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP5_ENABLE                                        0x00000001</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a0b65df8101db06ef023ba9dacb821874">  362</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP5_ENABLE_BITN                                            0</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#aff2d1f9b3a424dfe2d6134417bfe13e4">  363</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP5_ENABLE_M                                      0x00000001</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#af60b04cd2ef6581eeb01744917bac6a8">  364</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP5_ENABLE_S                                               0</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">// Register: CPU_FPB_O_COMP6</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">// Field: [31:30] REPLACE</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">// This selects what happens when the COMP address is matched. Comparator 6 is</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">// a literal comparator and the only supported setting is 0x0. Other settings</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">// will be ignored.</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">// 0x0: Remap to remap address. See REMAP.REMAP</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">// 0x1: Set BKPT on lower halfword, upper is unaffected</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">// 0x2: Set BKPT on upper halfword, lower is unaffected</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">// 0x3: Set BKPT on both lower and upper halfwords.</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a6c0bf9cd85cf4f13727b4d2fac92f170">  381</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP6_REPLACE_W                                              2</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#ab51a221cc73c0aa60afa72aa27a977fe">  382</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP6_REPLACE_M                                     0xC0000000</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#ac665e549c2c05bf4a63f4f980741ab73">  383</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP6_REPLACE_S                                             30</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">// Field:  [28:2] COMP</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">// Comparison address.</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#ad2a5db0a7dc5204dbd35ef3bfa325165">  388</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP6_COMP_W                                                27</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#ab598b68391bf075a00903b3a70296c0e">  389</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP6_COMP_M                                        0x1FFFFFFC</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a7266173f3589f17c87e6b9a732f64d1b">  390</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP6_COMP_S                                                 2</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">// Field:     [0] ENABLE</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">// Compare and remap enable comparator 6. CTRL.ENABLE must also be set to</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">// enable comparisons.</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">// 0x0: Compare and remap for comparator 6 disabled</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">// 0x1: Compare and remap for comparator 6 enabled</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#ad367865bef5203de804821a991cc4620">  399</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP6_ENABLE                                        0x00000001</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a047660bf4bea932ea210b8b6b3218c3f">  400</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP6_ENABLE_BITN                                            0</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#aaa8c26278cc8f3f3fdd092f650bd97e7">  401</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP6_ENABLE_M                                      0x00000001</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a30a966e5f5b50e4e8bf2945195a4f88c">  402</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP6_ENABLE_S                                               0</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">// Register: CPU_FPB_O_COMP7</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">// Field: [31:30] REPLACE</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">// This selects what happens when the COMP address is matched. Comparator 7 is</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">// a literal comparator and the only supported setting is 0x0. Other settings</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">// will be ignored.</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">// 0x0: Remap to remap address. See REMAP.REMAP</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">// 0x1: Set BKPT on lower halfword, upper is unaffected</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">// 0x2: Set BKPT on upper halfword, lower is unaffected</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">// 0x3: Set BKPT on both lower and upper halfwords.</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a66e5462a7affd9ca9f841c18914d05bc">  419</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP7_REPLACE_W                                              2</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a7c6808d5dd662665c05b1d4071a874d1">  420</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP7_REPLACE_M                                     0xC0000000</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a9cb5aaee881de6eb314d7f18012b15a8">  421</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP7_REPLACE_S                                             30</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">// Field:  [28:2] COMP</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">// Comparison address.</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a38395376924f1a0b4787c36aa550d249">  426</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP7_COMP_W                                                27</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a068a804d57b2b0ac29cbeaa4912aa515">  427</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP7_COMP_M                                        0x1FFFFFFC</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#ab5ffe6681a7b6f342e7a07aece10b651">  428</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP7_COMP_S                                                 2</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">// Field:     [0] ENABLE</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">// Compare and remap enable comparator 7. CTRL.ENABLE must also be set to</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">// enable comparisons.</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">// 0x0: Compare and remap for comparator 7 disabled</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">// 0x1: Compare and remap for comparator 7 enabled</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#af9ab1f96e549ad501f077501d5865ac2">  437</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP7_ENABLE                                        0x00000001</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a649c15e5d455a3ab9c0de5ac1203592d">  438</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP7_ENABLE_BITN                                            0</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a46c7faac2bd6905b764af18a08462627">  439</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP7_ENABLE_M                                      0x00000001</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="hw__cpu__fpb_8h.html#a8c744466b1a164e4c8f40c64f938c63e">  440</a></span>&#160;<span class="preprocessor">#define CPU_FPB_COMP7_ENABLE_S                                               0</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#endif // __CPU_FPB__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jun 21 2017 18:57:59 for OT-DW1000 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
