
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: burst_total[0]$_DFFE_PN0P_ (rising edge-triggered flip-flop)
Endpoint: next_addr[1]$_DFFE_PN0P_ (rising edge-triggered flip-flop)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.37    0.00    0.00 ^ burst_total[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.06    0.26    0.59    0.59 ^ burst_total[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         burst_total[0] (net)
                  0.26    0.00    0.59 ^ _0567_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.14    0.12    0.71 v _0567_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0487_ (net)
                  0.14    0.00    0.71 v _1011_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.16    0.28    0.99 v _1011_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0489_ (net)
                  0.16    0.00    0.99 v _0523_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.34    1.33 ^ _0523_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0484_ (net)
                  0.07    0.00    1.33 ^ _1010_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.13    0.35    1.68 v _1010_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0486_ (net)
                  0.13    0.00    1.68 v _0541_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.03    0.26    0.17    1.84 ^ _0541_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0130_ (net)
                  0.26    0.00    1.84 ^ _0545_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     3    0.04    0.24    0.10    1.95 v _0545_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _0134_ (net)
                  0.24    0.00    1.95 v _0696_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.03    0.16    0.34    2.29 v _0696_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _0220_ (net)
                  0.16    0.00    2.29 v _0724_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     4    0.09    0.21    0.27    2.56 v _0724_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0247_ (net)
                  0.21    0.00    2.56 v _0727_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.18    0.18    0.24    2.80 v _0727_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0249_ (net)
                  0.18    0.00    2.80 v _0818_/C (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.38    0.27    3.07 ^ _0818_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _0331_ (net)
                  0.38    0.00    3.07 ^ _0819_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.19    0.12    3.19 v _0819_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0065_ (net)
                  0.19    0.00    3.19 v next_addr[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.19   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.2141799926757812

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7908

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2091190218925476

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9373

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
-1

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.81e-02   5.11e-03   7.40e-08   2.32e-02  49.1%
Combinational          1.68e-02   7.20e-03   1.60e-07   2.40e-02  50.9%
Clock                  0.00e+00   0.00e+00   9.74e-09   9.74e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.48e-02   1.23e-02   2.43e-07   4.71e-02 100.0%
                          73.9%      26.1%       0.0%
