#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5574713ee6d0 .scope module, "BUF" "BUF" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7f879fe91018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5574713e8c70 .functor BUFZ 1, o0x7f879fe91018, C4<0>, C4<0>, C4<0>;
v0x5574713cbc20_0 .net "A", 0 0, o0x7f879fe91018;  0 drivers
v0x5574713cbe30_0 .net "Y", 0 0, L_0x5574713e8c70;  1 drivers
S_0x5574713e5f00 .scope module, "Banco_Fifo" "Banco_Fifo" 3 7;
 .timescale 0 0;
P_0x5574713d22a0 .param/l "address_width" 0 3 8, +C4<00000000000000000000000000001000>;
P_0x5574713d22e0 .param/l "data_width" 0 3 9, +C4<00000000000000000000000000001010>;
v0x5574714119f0_0 .net "FIFO_data_in", 9 0, v0x557471411190_0;  1 drivers
v0x557471411ad0_0 .net "FIFO_data_out", 9 0, v0x5574713cf990_0;  1 drivers
v0x557471411b90_0 .net "clk", 0 0, v0x5574714113b0_0;  1 drivers
v0x557471411c30_0 .net "pop", 0 0, v0x5574714114a0_0;  1 drivers
v0x557471411cd0_0 .net "push", 0 0, v0x557471411540_0;  1 drivers
v0x557471411e10_0 .net "rd_enable", 0 0, v0x557471410a20_0;  1 drivers
v0x557471411eb0_0 .net "reset", 0 0, v0x557471411720_0;  1 drivers
v0x557471411f50_0 .net "wr_enable", 0 0, v0x557471410bc0_0;  1 drivers
S_0x55747140f290 .scope module, "u_fifo" "Fifo" 3 37, 4 6 0, S_0x5574713e5f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "wr_enable"
    .port_info 3 /OUTPUT 1 "rd_enable"
    .port_info 4 /INPUT 10 "data_in"
    .port_info 5 /INPUT 1 "pop"
    .port_info 6 /INPUT 1 "push"
    .port_info 7 /OUTPUT 1 "full_fifo"
    .port_info 8 /OUTPUT 1 "empty_fifo"
    .port_info 9 /OUTPUT 1 "almost_full_fifo"
    .port_info 10 /OUTPUT 1 "almost_empty_fifo"
    .port_info 11 /OUTPUT 1 "error"
    .port_info 12 /OUTPUT 10 "FIFO_data_out"
P_0x55747140f460 .param/l "address_width" 0 4 7, +C4<00000000000000000000000000001000>;
P_0x55747140f4a0 .param/l "data_width" 0 4 6, +C4<00000000000000000000000000001010>;
P_0x55747140f4e0 .param/l "size_fifo" 0 4 23, +C4<00000000000000000000000000001000>;
v0x5574714101e0_0 .net "FIFO_data_out", 9 0, v0x5574713cf990_0;  alias, 1 drivers
v0x5574714102c0_0 .var "almost_empty_fifo", 0 0;
v0x557471410360_0 .var "almost_full_fifo", 0 0;
v0x557471410430_0 .net "clk", 0 0, v0x5574714113b0_0;  alias, 1 drivers
v0x557471410500_0 .var "cnt", 8 0;
v0x5574714105c0_0 .net "data_in", 9 0, v0x557471411190_0;  alias, 1 drivers
v0x557471410680_0 .var "empty_fifo", 0 0;
o0x7f879fe91468 .functor BUFZ 1, C4<z>; HiZ drive
v0x557471410720_0 .net "error", 0 0, o0x7f879fe91468;  0 drivers
v0x5574714107e0_0 .var "full_fifo", 0 0;
v0x5574714108a0_0 .net "pop", 0 0, v0x5574714114a0_0;  alias, 1 drivers
v0x557471410960_0 .net "push", 0 0, v0x557471411540_0;  alias, 1 drivers
v0x557471410a20_0 .var "rd_enable", 0 0;
v0x557471410af0_0 .net "reset", 0 0, v0x557471411720_0;  alias, 1 drivers
v0x557471410bc0_0 .var "wr_enable", 0 0;
E_0x5574713f0b10 .event edge, v0x557471410500_0;
S_0x55747140f7d0 .scope module, "mem" "memoria" 4 36, 5 3 0, S_0x55747140f290;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "FIFO_data_in"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "wr_enable"
    .port_info 4 /INPUT 1 "rd_enable"
    .port_info 5 /OUTPUT 10 "FIFO_data_out"
P_0x5574713d1970 .param/l "address_width" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x5574713d19b0 .param/l "data_width" 0 5 3, +C4<00000000000000000000000000001010>;
v0x5574713cc250_0 .net "FIFO_data_in", 9 0, v0x557471411190_0;  alias, 1 drivers
v0x5574713cf990_0 .var "FIFO_data_out", 9 0;
v0x5574713d08c0_0 .net "clk", 0 0, v0x5574714113b0_0;  alias, 1 drivers
v0x5574713cdb50_0 .var/i "i", 31 0;
v0x55747140fc10 .array "mem", 0 7, 9 0;
v0x55747140fd20_0 .net "rd_enable", 0 0, v0x557471410a20_0;  alias, 1 drivers
v0x55747140fde0_0 .var "rd_ptr", 2 0;
v0x55747140fec0_0 .net "reset", 0 0, v0x557471411720_0;  alias, 1 drivers
v0x55747140ff80_0 .net "wr_enable", 0 0, v0x557471410bc0_0;  alias, 1 drivers
v0x557471410040_0 .var "wr_ptr", 2 0;
E_0x5574713e3440 .event posedge, v0x5574713d08c0_0;
S_0x557471410dd0 .scope module, "u_probador_fifos" "probador_fifo" 3 19, 6 1 0, S_0x5574713e5f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "reset"
    .port_info 2 /INPUT 1 "wr_enable"
    .port_info 3 /INPUT 1 "rd_enable"
    .port_info 4 /OUTPUT 10 "FIFO_data_in"
    .port_info 5 /OUTPUT 1 "pop"
    .port_info 6 /OUTPUT 1 "push"
    .port_info 7 /INPUT 10 "FIFO_data_out"
P_0x5574713d2400 .param/l "address_width" 0 6 2, +C4<00000000000000000000000000001000>;
P_0x5574713d2440 .param/l "data_width" 0 6 1, +C4<00000000000000000000000000001010>;
v0x557471411190_0 .var "FIFO_data_in", 9 0;
v0x5574714112a0_0 .net "FIFO_data_out", 9 0, v0x5574713cf990_0;  alias, 1 drivers
v0x5574714113b0_0 .var "clk", 0 0;
v0x5574714114a0_0 .var "pop", 0 0;
v0x557471411540_0 .var "push", 0 0;
v0x557471411630_0 .net "rd_enable", 0 0, v0x557471410a20_0;  alias, 1 drivers
v0x557471411720_0 .var "reset", 0 0;
v0x557471411810_0 .net "wr_enable", 0 0, v0x557471410bc0_0;  alias, 1 drivers
S_0x5574713e60d0 .scope module, "DFF" "DFF" 2 26;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
o0x7f879fe91918 .functor BUFZ 1, C4<z>; HiZ drive
v0x557471412010_0 .net "C", 0 0, o0x7f879fe91918;  0 drivers
o0x7f879fe91948 .functor BUFZ 1, C4<z>; HiZ drive
v0x5574714120f0_0 .net "D", 0 0, o0x7f879fe91948;  0 drivers
v0x5574714121b0_0 .var "Q", 0 0;
E_0x5574713ef7c0 .event posedge, v0x557471412010_0;
S_0x5574713e6d70 .scope module, "DFFSR" "DFFSR" 2 33;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "R"
o0x7f879fe91a38 .functor BUFZ 1, C4<z>; HiZ drive
v0x557471412330_0 .net "C", 0 0, o0x7f879fe91a38;  0 drivers
o0x7f879fe91a68 .functor BUFZ 1, C4<z>; HiZ drive
v0x557471412410_0 .net "D", 0 0, o0x7f879fe91a68;  0 drivers
v0x5574714124d0_0 .var "Q", 0 0;
o0x7f879fe91ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557471412570_0 .net "R", 0 0, o0x7f879fe91ac8;  0 drivers
o0x7f879fe91af8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557471412630_0 .net "S", 0 0, o0x7f879fe91af8;  0 drivers
E_0x5574714122d0 .event posedge, v0x557471412570_0, v0x557471412630_0, v0x557471412330_0;
S_0x5574713e6ef0 .scope module, "NAND" "NAND" 2 14;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
o0x7f879fe91c18 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f879fe91c48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55747139e580 .functor AND 1, o0x7f879fe91c18, o0x7f879fe91c48, C4<1>, C4<1>;
L_0x5574713d5100 .functor NOT 1, L_0x55747139e580, C4<0>, C4<0>, C4<0>;
v0x5574714127e0_0 .net "A", 0 0, o0x7f879fe91c18;  0 drivers
v0x5574714128c0_0 .net "B", 0 0, o0x7f879fe91c48;  0 drivers
v0x557471412980_0 .net "Y", 0 0, L_0x5574713d5100;  1 drivers
v0x557471412a20_0 .net *"_s0", 0 0, L_0x55747139e580;  1 drivers
S_0x55747139e070 .scope module, "NOR" "NOR" 2 20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
o0x7f879fe91d68 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f879fe91d98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5574713d4f90 .functor OR 1, o0x7f879fe91d68, o0x7f879fe91d98, C4<0>, C4<0>;
L_0x5574713ee9c0 .functor NOT 1, L_0x5574713d4f90, C4<0>, C4<0>, C4<0>;
v0x557471412b80_0 .net "A", 0 0, o0x7f879fe91d68;  0 drivers
v0x557471412c40_0 .net "B", 0 0, o0x7f879fe91d98;  0 drivers
v0x557471412d00_0 .net "Y", 0 0, L_0x5574713ee9c0;  1 drivers
v0x557471412da0_0 .net *"_s0", 0 0, L_0x5574713d4f90;  1 drivers
S_0x55747139e240 .scope module, "NOT" "NOT" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7f879fe91eb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5574713eeab0 .functor NOT 1, o0x7f879fe91eb8, C4<0>, C4<0>, C4<0>;
v0x557471412f00_0 .net "A", 0 0, o0x7f879fe91eb8;  0 drivers
v0x557471412fc0_0 .net "Y", 0 0, L_0x5574713eeab0;  1 drivers
    .scope S_0x557471410dd0;
T_0 ;
    %vpi_call 6 14 "$dumpfile", "FifoPushPop.vcd" {0 0 0};
    %vpi_call 6 15 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557471411720_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x557471411190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574714113b0_0, 0;
    %wait E_0x5574713e3440;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557471411540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557471411720_0, 0;
    %wait E_0x5574713e3440;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557471411720_0, 0;
    %pushi/vec4 144, 0, 10;
    %assign/vec4 v0x557471411190_0, 0;
    %wait E_0x5574713e3440;
    %load/vec4 v0x557471411190_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x557471411190_0, 0;
    %wait E_0x5574713e3440;
    %load/vec4 v0x557471411190_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x557471411190_0, 0;
    %wait E_0x5574713e3440;
    %load/vec4 v0x557471411190_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x557471411190_0, 0;
    %wait E_0x5574713e3440;
    %load/vec4 v0x557471411190_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x557471411190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574714114a0_0, 0;
    %wait E_0x5574713e3440;
    %wait E_0x5574713e3440;
    %wait E_0x5574713e3440;
    %wait E_0x5574713e3440;
    %wait E_0x5574713e3440;
    %wait E_0x5574713e3440;
    %wait E_0x5574713e3440;
    %wait E_0x5574713e3440;
    %vpi_call 6 66 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x557471410dd0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574714113b0_0, 0;
    %end;
    .thread T_1;
    .scope S_0x557471410dd0;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x5574714113b0_0;
    %inv;
    %assign/vec4 v0x5574714113b0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55747140f7d0;
T_3 ;
    %wait E_0x5574713e3440;
    %load/vec4 v0x55747140fec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5574713cdb50_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x5574713cdb50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 10;
    %ix/getv/s 3, v0x5574713cdb50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55747140fc10, 0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557471410040_0, 0;
    %load/vec4 v0x5574713cdb50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5574713cdb50_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55747140ff80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5574713cc250_0;
    %load/vec4 v0x557471410040_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55747140fc10, 0, 4;
    %load/vec4 v0x557471410040_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x557471410040_0, 0;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55747140f7d0;
T_4 ;
    %wait E_0x5574713e3440;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5574713cf990_0, 0, 10;
    %load/vec4 v0x55747140fec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5574713cf990_0, 0, 10;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55747140fde0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55747140fd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55747140fde0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55747140fc10, 4;
    %store/vec4 v0x5574713cf990_0, 0, 10;
    %load/vec4 v0x55747140fde0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55747140fde0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55747140f290;
T_5 ;
    %wait E_0x5574713e3440;
    %load/vec4 v0x557471410af0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x5574714107e0_0;
    %nor/r;
    %load/vec4 v0x557471410960_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557471410bc0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557471410bc0_0, 0;
T_5.3 ;
    %load/vec4 v0x5574714108a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557471410a20_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557471410a20_0, 0;
T_5.5 ;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557471410a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557471410bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574714107e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557471410680_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55747140f290;
T_6 ;
    %wait E_0x5574713e3440;
    %load/vec4 v0x557471410af0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x557471410bc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x557471410a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x557471410500_0;
    %assign/vec4 v0x557471410500_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x557471410500_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x557471410500_0, 0;
T_6.5 ;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x557471410a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x557471410500_0;
    %subi 1, 0, 9;
    %assign/vec4 v0x557471410500_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x557471410500_0;
    %assign/vec4 v0x557471410500_0, 0;
T_6.7 ;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x557471410500_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55747140f290;
T_7 ;
    %wait E_0x5574713f0b10;
    %load/vec4 v0x557471410500_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574714107e0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574714107e0_0, 0, 1;
T_7.1 ;
    %load/vec4 v0x557471410500_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557471410680_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557471410680_0, 0, 1;
T_7.3 ;
    %load/vec4 v0x557471410500_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5574714102c0_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5574714102c0_0, 0, 1;
T_7.5 ;
    %load/vec4 v0x557471410500_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557471410360_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557471410360_0, 0, 1;
T_7.7 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5574713e60d0;
T_8 ;
    %wait E_0x5574713ef7c0;
    %load/vec4 v0x5574714120f0_0;
    %assign/vec4 v0x5574714121b0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5574713e6d70;
T_9 ;
    %wait E_0x5574714122d0;
    %load/vec4 v0x557471412630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5574714124d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x557471412570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5574714124d0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x557471412410_0;
    %assign/vec4 v0x5574714124d0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./cmos_cells.v";
    "Banco_Fifo.v";
    "./Fifo.v";
    "./memoria.v";
    "./probador_fifo.v";
