#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Thu Feb 20 10:01:39 2020
# Process ID: 7204
# Current directory: C:/Programs/Lab2-partI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7020 C:\Programs\Lab2-partI\Lab2_GuevaraNishioka.xpr
# Log file: C:/Programs/Lab2-partI/vivado.log
# Journal file: C:/Programs/Lab2-partI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.xpr
INFO: [Project 1-313] Project file moved from 'C:/Programs/Lab2_GuevaraNishioka' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 752.539 ; gain = 120.727
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_logic_circuit_F2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_logic_circuit_F2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim'
"xelab -wto 09f80b588b22475eb171a4441a85b04f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_logic_circuit_F2_behav xil_defaultlib.tb_logic_circuit_F2 -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 09f80b588b22475eb171a4441a85b04f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_logic_circuit_F2_behav xil_defaultlib.tb_logic_circuit_F2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_logic_circuit_F2_behav -key {Behavioral:sim_1:Functional:tb_logic_circuit_F2} -tclbatch {tb_logic_circuit_F2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_logic_circuit_F2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_logic_circuit_F2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 776.719 ; gain = 15.625
set_property top tb_logic_circuit_F1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_logic_circuit_F1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_logic_circuit_F1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.srcs/sources_1/new/circuit1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'logic_circuit_F1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.srcs/sim_1/new/circuit1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_logic_circuit_F1'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim'
"xelab -wto 09f80b588b22475eb171a4441a85b04f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_logic_circuit_F1_behav xil_defaultlib.tb_logic_circuit_F1 -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 09f80b588b22475eb171a4441a85b04f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_logic_circuit_F1_behav xil_defaultlib.tb_logic_circuit_F1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture bool_exp of entity xil_defaultlib.logic_circuit_F1 [logic_circuit_f1_default]
Compiling architecture tb of entity xil_defaultlib.tb_logic_circuit_f1
Built simulation snapshot tb_logic_circuit_F1_behav

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim/xsim.dir/tb_logic_circuit_F1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim/xsim.dir/tb_logic_circuit_F1_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb 20 10:08:44 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 20 10:08:44 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 832.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_logic_circuit_F1_behav -key {Behavioral:sim_1:Functional:tb_logic_circuit_F1} -tclbatch {tb_logic_circuit_F1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_logic_circuit_F1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_logic_circuit_F1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 832.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 832.930 ; gain = 0.000
set_property top tb_logic_circuit_F2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_logic_circuit_F2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_logic_circuit_F2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim'
"xelab -wto 09f80b588b22475eb171a4441a85b04f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_logic_circuit_F2_behav xil_defaultlib.tb_logic_circuit_F2 -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 09f80b588b22475eb171a4441a85b04f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_logic_circuit_F2_behav xil_defaultlib.tb_logic_circuit_F2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_logic_circuit_F2_behav -key {Behavioral:sim_1:Functional:tb_logic_circuit_F2} -tclbatch {tb_logic_circuit_F2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_logic_circuit_F2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_logic_circuit_F2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 846.945 ; gain = 7.555
set_property top tb_logic_circuit_F1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_logic_circuit_F1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_logic_circuit_F1_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim'
"xelab -wto 09f80b588b22475eb171a4441a85b04f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_logic_circuit_F1_behav xil_defaultlib.tb_logic_circuit_F1 -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 09f80b588b22475eb171a4441a85b04f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_logic_circuit_F1_behav xil_defaultlib.tb_logic_circuit_F1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_logic_circuit_F1_behav -key {Behavioral:sim_1:Functional:tb_logic_circuit_F1} -tclbatch {tb_logic_circuit_F1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_logic_circuit_F1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_logic_circuit_F1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 998.137 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_logic_circuit_F2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Programs\Lab2-partI\Lab2_GuevaraNishioka.srcs\sources_1\new\circuit2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Programs\Lab2-partI\Lab2_GuevaraNishioka.srcs\sim_1\new\circuit1_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Programs\Lab2-partI\Lab2_GuevaraNishioka.srcs\sim_1\new\circuit2_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Programs\Lab2-partI\Lab2_GuevaraNishioka.srcs\sources_1\new\circuit1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Programs\Lab2-partI\Lab2_GuevaraNishioka.srcs\sources_1\new\circuit2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Programs\Lab2-partI\Lab2_GuevaraNishioka.srcs\sim_1\new\circuit1_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Programs\Lab2-partI\Lab2_GuevaraNishioka.srcs\sim_1\new\circuit2_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Programs\Lab2-partI\Lab2_GuevaraNishioka.srcs\sources_1\new\circuit1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Programs\Lab2-partI\Lab2_GuevaraNishioka.srcs\sources_1\new\circuit2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Programs\Lab2-partI\Lab2_GuevaraNishioka.srcs\sim_1\new\circuit1_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Programs\Lab2-partI\Lab2_GuevaraNishioka.srcs\sim_1\new\circuit2_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Programs\Lab2-partI\Lab2_GuevaraNishioka.srcs\sources_1\new\circuit1.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_logic_circuit_F2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_logic_circuit_F2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim'
"xelab -wto 09f80b588b22475eb171a4441a85b04f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_logic_circuit_F2_behav xil_defaultlib.tb_logic_circuit_F2 -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 09f80b588b22475eb171a4441a85b04f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_logic_circuit_F2_behav xil_defaultlib.tb_logic_circuit_F2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Programs/Lab2-partI/Lab2_GuevaraNishioka.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_logic_circuit_F2_behav -key {Behavioral:sim_1:Functional:tb_logic_circuit_F2} -tclbatch {tb_logic_circuit_F2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_logic_circuit_F2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_logic_circuit_F2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1017.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 20 15:31:23 2020...
