---
title: |
  **CS683 -- Advanced Computer Architecture**

  **Programming Assignment 1 - Chak De Microarchitecture!**
---

  -----------------------------------------------------------------------
  **Pasham Pranay**                   **S Naresh**
  ----------------------------------- -----------------------------------
  **23M1123**                         **23M1200**

  23m1123@iitb.ac.in                  23m1200@iitb.ac.in
  -----------------------------------------------------------------------

![](./image1.png){width="1.4166666666666667in"
height="1.3808814523184603in"}

Indian Institute of Technology, Bombay

02-09-2024

# Table of Contents {#table-of-contents .TOC-Heading}

[1 Introduction [4](#introduction)](#introduction)

[2 TASK1 [4](#task1)](#task1)

[2.1 Task_1A_Tile_it_to_see_it
[4](#task_1a_tile_it_to_see_it)](#task_1a_tile_it_to_see_it)

[2.2 Task_1B\_ Software_prefetching
[4](#task_1b_software_prefetching)](#task_1b_software_prefetching)

[2.3 Task_1C_Tiling_Prefetching
[4](#task_1c_tiling_prefetching)](#task_1c_tiling_prefetching)

**List of Figures:**

**List of Tables:**

# Introduction

In this programming assignment, we implemented various types of matrix
transpose and 2D convolution computations with a focus on memory
architecture optimization. We utilized techniques such as tiling,
software prefetching, and SIMD (Single Instruction Multiple Data)
instructions. All results were analysed using the perf tool and
appropriately plotted.

# TASK1

## Task_1A_Tile_it_to_see_it

## Task_1B_Software_prefetching

## Task_1C_Tiling_Prefetching

# TASK2

## Task_2A\_ Shhh_SIMD_in_action

## Task_2B_Tile_it_again

## Task_2C_Software_prefetching

## Task_2D\_ Hum_saath_saath_hain

### Tiling_SIMD

### Tiling_Prefetching

### SIMD_Prefetching

### Tiling_SIMD_Prefetching
