<!DOCTYPE html>
<html>
<body>
<p style="text-align: center;"><span style='font-family: "Comic Sans MS", sans-serif; font-size: 20px; color: rgb(209, 72, 65);'>Welcome to My Educational Page. Browse the page for multiple educational resources.&nbsp;</span></p>
<p><br></p>
<p><br></p>
<p style="text-align: center;"><br></p>
<p style="text-align: center;"><span style='font-family: "Trebuchet MS", Helvetica, sans-serif; font-size: 24px; color: rgb(235, 107, 86);'><strong>VLSI Design (EC-3011)</strong></span></p>
<p style="text-align: left;"><span style='font-family: "Lucida Console", Monaco, monospace; font-size: 18px; color: rgb(41, 105, 176);'>Module-1: Introduction to VLSI Design</span></p>
<p style="text-align: left;"><span style='font-family: "Lucida Console", Monaco, monospace; font-size: 18px; color: rgb(41, 105, 176);'>Module-2: VLSI Fabrication Process flow</span></p>
<p style="text-align: left;"><span style='font-family: "Lucida Console", Monaco, monospace; font-size: 18px; color: rgb(41, 105, 176);'>Module-3: MOS Transistor and it&apos;s operation</span></p>
<p style="text-align: left;"><span style='font-family: "Lucida Console", Monaco, monospace; font-size: 18px; color: rgb(41, 105, 176);'>Module-4: DC and transient characteristics of MOS and CMOS Inverters</span></p>
<p style="text-align: left;"><span style='font-family: "Lucida Console", Monaco, monospace; font-size: 18px; color: rgb(41, 105, 176);'>Module-5: CMOS Logic design, Layout, Stick diagram, Power Dissipation in CMOS circuit, Super Buffer</span></p>
<p style="text-align: left;"><span style='font-family: "Lucida Console", Monaco, monospace; font-size: 18px; color: rgb(41, 105, 176);'>Module-6: Dynamic CMOS Logic</span></p>
<p style="text-align: left;"><span style='font-family: "Lucida Console", Monaco, monospace; font-size: 18px; color: rgb(41, 105, 176);'>Module-7: Pass Transistor and CMOS Transmission gate-based logic.</span></p>
<p style="text-align: left;"><br></p>
<p style="text-align: center;"><br></p>
<p style="text-align: center;"><strong><span style='font-family: "Lucida Console", Monaco, monospace; font-size: 26px; color: rgb(226, 80, 65);'>VLSI Laboratory (EC-3095)</span></strong></p>
<p><br></p>
<p><span style="font-family: Tahoma,Geneva, sans-serif;"><strong><span style="font-size: 18px; color: rgb(41, 105, 176);"><u>List of Experiments</u></span></strong></span></p>
<p><br></p>
<p><span style="font-size: 19px; font-family: Verdana, Geneva, sans-serif;"><a href="../vlsi_lab/lab1.html" target="_blank" rel="noopener noreferrer">Lab-1:</a> &nbsp;Introduction to EDA PlayGround for Verilog HDL simulation and Simulation of 1 bit Adder</span></p>
<p><span style="font-size: 19px; font-family: Verdana, Geneva, sans-serif;"><a href="../vlsi_lab/lab2.html" target="_blank" rel="noopener noreferrer">Lab-2:</a> &nbsp;4 bit adder using 1 bit adder in Verilog</span></p>
<p><span style="font-size: 19px; font-family: Verdana, Geneva, sans-serif;"><a href="../vlsi_lab/lab3.html" target="_blank" rel="noopener noreferrer">Lab-3:</a> SR Flip flop using Behavioral Modeling in Verilog</span></p>
<p><span style="font-size: 19px; font-family: Verdana, Geneva, sans-serif;"><a href="../vlsi_lab/lab4.html" target="_blank" rel="noopener noreferrer">Lab-4:</a>&nbsp;D Flip flop using SR Flip flop</span></p>
<p><span style="font-size: 19px; font-family: Verdana, Geneva, sans-serif;"><a href="../vlsi_lab/lab5.html" target="_blank" rel="noopener noreferrer">Lab-5:</a> Verilog-HDL design of 1KB x 8 RAM</span></p>
<p><span style="font-size: 19px; font-family: Verdana, Geneva, sans-serif;"><a href="../vlsi_lab/lab6.html" target="_blank" rel="noopener noreferrer">Lab-6:</a> Counter Design using Behavioral Modeling in Verilog</span></p>
<p><span style="font-size: 19px; font-family: Verdana, Geneva, sans-serif;"><a href="../vlsi_lab/lab7.html" target="_blank" rel="noopener noreferrer">Lab-7:</a> Synchronous and Asynchronous counter design in Verilog</span></p>
<p><span style="font-size: 19px; font-family: Verdana, Geneva, sans-serif;"><a href="../vlsi_lab/lab8.html" target="_blank" rel="noopener noreferrer">Lab-8:</a> Modeling of Moore Finite state machine: !01 Sequence detector</span></p>
<p><span style="font-size: 19px; font-family: Verdana, Geneva, sans-serif;"><a href="../vlsi_lab/lab9.html" target="_blank" rel="noopener noreferrer">Lab-9:</a> Simple Two-way traffic light controller design in Verilog HDL</span></p>
<p><span style="font-size: 19px; font-family: Verdana, Geneva, sans-serif;"><a href="../vlsi_lab/lab10.html">Lab-10:</a> SPICE Simulation of Characteristics of MOSFET</span></p>
<p><span style="font-size: 19px; font-family: Verdana, Geneva, sans-serif;"><a href="../vlsi_lab/lab11.html" target="_blank" rel="noopener noreferrer">Lab-11:</a> Voltage Transfer and transient response Characteristics of CMOS Inverter</span></p>
<p><span style="font-size: 19px; font-family: Verdana, Geneva, sans-serif;"><a href="../vlsi_lab/lab12.html" target="_blank" rel="noopener noreferrer">Lab-12:</a> SPICE Simulation of CMOS NAND gate</span></p>
<p><br></p>
  <p style="text-align: center;"><strong><span style='font-family: "Lucida Console", Monaco, monospace; font-size: 26px; color: rgb(41, 105, 176);'>Virtual Laboratory Experiments</span></strong></p>
<p><br></p>
<p><span style="font-size: 19px; font-family: Verdana, Geneva, sans-serif;"><a href="../vlab/idvd_plot.html" target="_blank" rel="noopener noreferrer">VLab-01:</a> Enhancement type MOSFET Characteristics </span></p>
 <p><span style="font-size: 19px; font-family: Verdana, Geneva, sans-serif;"><a href="../vlab/vth_calculator.html" target="_blank" rel="noopener noreferrer">VLab-02:</a> Threshold Voltage Calculator for Long channel MOSFET </span></p>
  
</body>
  
</html>
