Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Mar 11 14:45:29 2025
| Host         : HP-Tugba running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DHT11_Top_timing_summary_routed.rpt -pb DHT11_Top_timing_summary_routed.pb -rpx DHT11_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : DHT11_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.450        0.000                      0                  513        0.098        0.000                      0                  513        3.750        0.000                       0                   230  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.450        0.000                      0                  513        0.098        0.000                      0                  513        3.750        0.000                       0                   230  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 DHT11_reader_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11_reader_inst/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 2.301ns (32.595%)  route 4.758ns (67.405%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.554     5.075    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  DHT11_reader_inst/counter_reg[1]/Q
                         net (fo=2, routed)           1.183     6.714    DHT11_reader_inst/counter[1]
    SLICE_X51Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.838 r  DHT11_reader_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.333     7.172    DHT11_reader_inst/i__carry_i_1_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.752 r  DHT11_reader_inst/counter0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.752    DHT11_reader_inst/counter0_inferred__1/i__carry_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  DHT11_reader_inst/counter0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.866    DHT11_reader_inst/counter0_inferred__1/i__carry__0_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.980 r  DHT11_reader_inst/counter0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.980    DHT11_reader_inst/counter0_inferred__1/i__carry__1_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.208 r  DHT11_reader_inst/counter0_inferred__1/i__carry__2/CO[2]
                         net (fo=4, routed)           0.617     8.824    DHT11_reader_inst/counter0_inferred__1/i__carry__2_n_1
    SLICE_X54Y57         LUT2 (Prop_lut2_I0_O)        0.313     9.137 r  DHT11_reader_inst/counter[31]_i_8/O
                         net (fo=1, routed)           0.568     9.706    DHT11_reader_inst/counter[31]_i_8_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.830 r  DHT11_reader_inst/counter[31]_i_7/O
                         net (fo=1, routed)           0.433    10.263    DHT11_reader_inst/counter[31]_i_7_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.387 r  DHT11_reader_inst/counter[31]_i_2/O
                         net (fo=33, routed)          0.438    10.825    DHT11_reader_inst/counter[31]_i_2_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.949 r  DHT11_reader_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.185    12.134    DHT11_reader_inst/counter[31]_i_1_n_0
    SLICE_X33Y54         FDRE                                         r  DHT11_reader_inst/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.435    14.776    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y54         FDRE                                         r  DHT11_reader_inst/counter_reg[17]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X33Y54         FDRE (Setup_fdre_C_R)       -0.429    14.585    DHT11_reader_inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 DHT11_reader_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11_reader_inst/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 2.301ns (32.595%)  route 4.758ns (67.405%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.554     5.075    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  DHT11_reader_inst/counter_reg[1]/Q
                         net (fo=2, routed)           1.183     6.714    DHT11_reader_inst/counter[1]
    SLICE_X51Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.838 r  DHT11_reader_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.333     7.172    DHT11_reader_inst/i__carry_i_1_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.752 r  DHT11_reader_inst/counter0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.752    DHT11_reader_inst/counter0_inferred__1/i__carry_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  DHT11_reader_inst/counter0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.866    DHT11_reader_inst/counter0_inferred__1/i__carry__0_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.980 r  DHT11_reader_inst/counter0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.980    DHT11_reader_inst/counter0_inferred__1/i__carry__1_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.208 r  DHT11_reader_inst/counter0_inferred__1/i__carry__2/CO[2]
                         net (fo=4, routed)           0.617     8.824    DHT11_reader_inst/counter0_inferred__1/i__carry__2_n_1
    SLICE_X54Y57         LUT2 (Prop_lut2_I0_O)        0.313     9.137 r  DHT11_reader_inst/counter[31]_i_8/O
                         net (fo=1, routed)           0.568     9.706    DHT11_reader_inst/counter[31]_i_8_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.830 r  DHT11_reader_inst/counter[31]_i_7/O
                         net (fo=1, routed)           0.433    10.263    DHT11_reader_inst/counter[31]_i_7_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.387 r  DHT11_reader_inst/counter[31]_i_2/O
                         net (fo=33, routed)          0.438    10.825    DHT11_reader_inst/counter[31]_i_2_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.949 r  DHT11_reader_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.185    12.134    DHT11_reader_inst/counter[31]_i_1_n_0
    SLICE_X33Y54         FDRE                                         r  DHT11_reader_inst/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.435    14.776    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y54         FDRE                                         r  DHT11_reader_inst/counter_reg[18]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X33Y54         FDRE (Setup_fdre_C_R)       -0.429    14.585    DHT11_reader_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 DHT11_reader_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11_reader_inst/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 2.301ns (32.595%)  route 4.758ns (67.405%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.554     5.075    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  DHT11_reader_inst/counter_reg[1]/Q
                         net (fo=2, routed)           1.183     6.714    DHT11_reader_inst/counter[1]
    SLICE_X51Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.838 r  DHT11_reader_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.333     7.172    DHT11_reader_inst/i__carry_i_1_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.752 r  DHT11_reader_inst/counter0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.752    DHT11_reader_inst/counter0_inferred__1/i__carry_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  DHT11_reader_inst/counter0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.866    DHT11_reader_inst/counter0_inferred__1/i__carry__0_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.980 r  DHT11_reader_inst/counter0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.980    DHT11_reader_inst/counter0_inferred__1/i__carry__1_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.208 r  DHT11_reader_inst/counter0_inferred__1/i__carry__2/CO[2]
                         net (fo=4, routed)           0.617     8.824    DHT11_reader_inst/counter0_inferred__1/i__carry__2_n_1
    SLICE_X54Y57         LUT2 (Prop_lut2_I0_O)        0.313     9.137 r  DHT11_reader_inst/counter[31]_i_8/O
                         net (fo=1, routed)           0.568     9.706    DHT11_reader_inst/counter[31]_i_8_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.830 r  DHT11_reader_inst/counter[31]_i_7/O
                         net (fo=1, routed)           0.433    10.263    DHT11_reader_inst/counter[31]_i_7_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.387 r  DHT11_reader_inst/counter[31]_i_2/O
                         net (fo=33, routed)          0.438    10.825    DHT11_reader_inst/counter[31]_i_2_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.949 r  DHT11_reader_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.185    12.134    DHT11_reader_inst/counter[31]_i_1_n_0
    SLICE_X33Y54         FDRE                                         r  DHT11_reader_inst/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.435    14.776    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y54         FDRE                                         r  DHT11_reader_inst/counter_reg[19]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X33Y54         FDRE (Setup_fdre_C_R)       -0.429    14.585    DHT11_reader_inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 DHT11_reader_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11_reader_inst/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 2.301ns (32.595%)  route 4.758ns (67.405%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.554     5.075    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  DHT11_reader_inst/counter_reg[1]/Q
                         net (fo=2, routed)           1.183     6.714    DHT11_reader_inst/counter[1]
    SLICE_X51Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.838 r  DHT11_reader_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.333     7.172    DHT11_reader_inst/i__carry_i_1_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.752 r  DHT11_reader_inst/counter0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.752    DHT11_reader_inst/counter0_inferred__1/i__carry_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  DHT11_reader_inst/counter0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.866    DHT11_reader_inst/counter0_inferred__1/i__carry__0_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.980 r  DHT11_reader_inst/counter0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.980    DHT11_reader_inst/counter0_inferred__1/i__carry__1_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.208 r  DHT11_reader_inst/counter0_inferred__1/i__carry__2/CO[2]
                         net (fo=4, routed)           0.617     8.824    DHT11_reader_inst/counter0_inferred__1/i__carry__2_n_1
    SLICE_X54Y57         LUT2 (Prop_lut2_I0_O)        0.313     9.137 r  DHT11_reader_inst/counter[31]_i_8/O
                         net (fo=1, routed)           0.568     9.706    DHT11_reader_inst/counter[31]_i_8_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.830 r  DHT11_reader_inst/counter[31]_i_7/O
                         net (fo=1, routed)           0.433    10.263    DHT11_reader_inst/counter[31]_i_7_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.387 r  DHT11_reader_inst/counter[31]_i_2/O
                         net (fo=33, routed)          0.438    10.825    DHT11_reader_inst/counter[31]_i_2_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.949 r  DHT11_reader_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.185    12.134    DHT11_reader_inst/counter[31]_i_1_n_0
    SLICE_X33Y54         FDRE                                         r  DHT11_reader_inst/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.435    14.776    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y54         FDRE                                         r  DHT11_reader_inst/counter_reg[20]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X33Y54         FDRE (Setup_fdre_C_R)       -0.429    14.585    DHT11_reader_inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 DHT11_reader_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11_reader_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 2.301ns (32.590%)  route 4.759ns (67.410%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.554     5.075    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  DHT11_reader_inst/counter_reg[1]/Q
                         net (fo=2, routed)           1.183     6.714    DHT11_reader_inst/counter[1]
    SLICE_X51Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.838 r  DHT11_reader_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.333     7.172    DHT11_reader_inst/i__carry_i_1_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.752 r  DHT11_reader_inst/counter0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.752    DHT11_reader_inst/counter0_inferred__1/i__carry_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  DHT11_reader_inst/counter0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.866    DHT11_reader_inst/counter0_inferred__1/i__carry__0_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.980 r  DHT11_reader_inst/counter0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.980    DHT11_reader_inst/counter0_inferred__1/i__carry__1_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.208 r  DHT11_reader_inst/counter0_inferred__1/i__carry__2/CO[2]
                         net (fo=4, routed)           0.617     8.824    DHT11_reader_inst/counter0_inferred__1/i__carry__2_n_1
    SLICE_X54Y57         LUT2 (Prop_lut2_I0_O)        0.313     9.137 r  DHT11_reader_inst/counter[31]_i_8/O
                         net (fo=1, routed)           0.568     9.706    DHT11_reader_inst/counter[31]_i_8_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.830 r  DHT11_reader_inst/counter[31]_i_7/O
                         net (fo=1, routed)           0.433    10.263    DHT11_reader_inst/counter[31]_i_7_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.387 r  DHT11_reader_inst/counter[31]_i_2/O
                         net (fo=33, routed)          0.438    10.825    DHT11_reader_inst/counter[31]_i_2_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.949 r  DHT11_reader_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.186    12.135    DHT11_reader_inst/counter[31]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.436    14.777    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[1]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.429    14.611    DHT11_reader_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 DHT11_reader_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11_reader_inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 2.301ns (32.590%)  route 4.759ns (67.410%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.554     5.075    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  DHT11_reader_inst/counter_reg[1]/Q
                         net (fo=2, routed)           1.183     6.714    DHT11_reader_inst/counter[1]
    SLICE_X51Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.838 r  DHT11_reader_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.333     7.172    DHT11_reader_inst/i__carry_i_1_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.752 r  DHT11_reader_inst/counter0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.752    DHT11_reader_inst/counter0_inferred__1/i__carry_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  DHT11_reader_inst/counter0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.866    DHT11_reader_inst/counter0_inferred__1/i__carry__0_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.980 r  DHT11_reader_inst/counter0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.980    DHT11_reader_inst/counter0_inferred__1/i__carry__1_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.208 r  DHT11_reader_inst/counter0_inferred__1/i__carry__2/CO[2]
                         net (fo=4, routed)           0.617     8.824    DHT11_reader_inst/counter0_inferred__1/i__carry__2_n_1
    SLICE_X54Y57         LUT2 (Prop_lut2_I0_O)        0.313     9.137 r  DHT11_reader_inst/counter[31]_i_8/O
                         net (fo=1, routed)           0.568     9.706    DHT11_reader_inst/counter[31]_i_8_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.830 r  DHT11_reader_inst/counter[31]_i_7/O
                         net (fo=1, routed)           0.433    10.263    DHT11_reader_inst/counter[31]_i_7_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.387 r  DHT11_reader_inst/counter[31]_i_2/O
                         net (fo=33, routed)          0.438    10.825    DHT11_reader_inst/counter[31]_i_2_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.949 r  DHT11_reader_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.186    12.135    DHT11_reader_inst/counter[31]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.436    14.777    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[2]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.429    14.611    DHT11_reader_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 DHT11_reader_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11_reader_inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 2.301ns (32.590%)  route 4.759ns (67.410%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.554     5.075    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  DHT11_reader_inst/counter_reg[1]/Q
                         net (fo=2, routed)           1.183     6.714    DHT11_reader_inst/counter[1]
    SLICE_X51Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.838 r  DHT11_reader_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.333     7.172    DHT11_reader_inst/i__carry_i_1_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.752 r  DHT11_reader_inst/counter0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.752    DHT11_reader_inst/counter0_inferred__1/i__carry_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  DHT11_reader_inst/counter0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.866    DHT11_reader_inst/counter0_inferred__1/i__carry__0_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.980 r  DHT11_reader_inst/counter0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.980    DHT11_reader_inst/counter0_inferred__1/i__carry__1_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.208 r  DHT11_reader_inst/counter0_inferred__1/i__carry__2/CO[2]
                         net (fo=4, routed)           0.617     8.824    DHT11_reader_inst/counter0_inferred__1/i__carry__2_n_1
    SLICE_X54Y57         LUT2 (Prop_lut2_I0_O)        0.313     9.137 r  DHT11_reader_inst/counter[31]_i_8/O
                         net (fo=1, routed)           0.568     9.706    DHT11_reader_inst/counter[31]_i_8_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.830 r  DHT11_reader_inst/counter[31]_i_7/O
                         net (fo=1, routed)           0.433    10.263    DHT11_reader_inst/counter[31]_i_7_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.387 r  DHT11_reader_inst/counter[31]_i_2/O
                         net (fo=33, routed)          0.438    10.825    DHT11_reader_inst/counter[31]_i_2_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.949 r  DHT11_reader_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.186    12.135    DHT11_reader_inst/counter[31]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.436    14.777    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[3]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.429    14.611    DHT11_reader_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 DHT11_reader_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11_reader_inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 2.301ns (32.590%)  route 4.759ns (67.410%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.554     5.075    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  DHT11_reader_inst/counter_reg[1]/Q
                         net (fo=2, routed)           1.183     6.714    DHT11_reader_inst/counter[1]
    SLICE_X51Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.838 r  DHT11_reader_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.333     7.172    DHT11_reader_inst/i__carry_i_1_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.752 r  DHT11_reader_inst/counter0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.752    DHT11_reader_inst/counter0_inferred__1/i__carry_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  DHT11_reader_inst/counter0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.866    DHT11_reader_inst/counter0_inferred__1/i__carry__0_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.980 r  DHT11_reader_inst/counter0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.980    DHT11_reader_inst/counter0_inferred__1/i__carry__1_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.208 r  DHT11_reader_inst/counter0_inferred__1/i__carry__2/CO[2]
                         net (fo=4, routed)           0.617     8.824    DHT11_reader_inst/counter0_inferred__1/i__carry__2_n_1
    SLICE_X54Y57         LUT2 (Prop_lut2_I0_O)        0.313     9.137 r  DHT11_reader_inst/counter[31]_i_8/O
                         net (fo=1, routed)           0.568     9.706    DHT11_reader_inst/counter[31]_i_8_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.830 r  DHT11_reader_inst/counter[31]_i_7/O
                         net (fo=1, routed)           0.433    10.263    DHT11_reader_inst/counter[31]_i_7_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.387 r  DHT11_reader_inst/counter[31]_i_2/O
                         net (fo=33, routed)          0.438    10.825    DHT11_reader_inst/counter[31]_i_2_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.949 r  DHT11_reader_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.186    12.135    DHT11_reader_inst/counter[31]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.436    14.777    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[4]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.429    14.611    DHT11_reader_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 DHT11_reader_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11_reader_inst/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 2.301ns (33.275%)  route 4.614ns (66.725%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.554     5.075    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  DHT11_reader_inst/counter_reg[1]/Q
                         net (fo=2, routed)           1.183     6.714    DHT11_reader_inst/counter[1]
    SLICE_X51Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.838 r  DHT11_reader_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.333     7.172    DHT11_reader_inst/i__carry_i_1_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.752 r  DHT11_reader_inst/counter0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.752    DHT11_reader_inst/counter0_inferred__1/i__carry_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  DHT11_reader_inst/counter0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.866    DHT11_reader_inst/counter0_inferred__1/i__carry__0_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.980 r  DHT11_reader_inst/counter0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.980    DHT11_reader_inst/counter0_inferred__1/i__carry__1_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.208 r  DHT11_reader_inst/counter0_inferred__1/i__carry__2/CO[2]
                         net (fo=4, routed)           0.617     8.824    DHT11_reader_inst/counter0_inferred__1/i__carry__2_n_1
    SLICE_X54Y57         LUT2 (Prop_lut2_I0_O)        0.313     9.137 r  DHT11_reader_inst/counter[31]_i_8/O
                         net (fo=1, routed)           0.568     9.706    DHT11_reader_inst/counter[31]_i_8_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.830 r  DHT11_reader_inst/counter[31]_i_7/O
                         net (fo=1, routed)           0.433    10.263    DHT11_reader_inst/counter[31]_i_7_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.387 r  DHT11_reader_inst/counter[31]_i_2/O
                         net (fo=33, routed)          0.438    10.825    DHT11_reader_inst/counter[31]_i_2_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.949 r  DHT11_reader_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.041    11.990    DHT11_reader_inst/counter[31]_i_1_n_0
    SLICE_X33Y52         FDRE                                         r  DHT11_reader_inst/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.436    14.777    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y52         FDRE                                         r  DHT11_reader_inst/counter_reg[10]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X33Y52         FDRE (Setup_fdre_C_R)       -0.429    14.586    DHT11_reader_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -11.990    
  -------------------------------------------------------------------
                         slack                                  2.595    

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 DHT11_reader_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11_reader_inst/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 2.301ns (33.275%)  route 4.614ns (66.725%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.554     5.075    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  DHT11_reader_inst/counter_reg[1]/Q
                         net (fo=2, routed)           1.183     6.714    DHT11_reader_inst/counter[1]
    SLICE_X51Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.838 r  DHT11_reader_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.333     7.172    DHT11_reader_inst/i__carry_i_1_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.752 r  DHT11_reader_inst/counter0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.752    DHT11_reader_inst/counter0_inferred__1/i__carry_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  DHT11_reader_inst/counter0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.866    DHT11_reader_inst/counter0_inferred__1/i__carry__0_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.980 r  DHT11_reader_inst/counter0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.980    DHT11_reader_inst/counter0_inferred__1/i__carry__1_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.208 r  DHT11_reader_inst/counter0_inferred__1/i__carry__2/CO[2]
                         net (fo=4, routed)           0.617     8.824    DHT11_reader_inst/counter0_inferred__1/i__carry__2_n_1
    SLICE_X54Y57         LUT2 (Prop_lut2_I0_O)        0.313     9.137 r  DHT11_reader_inst/counter[31]_i_8/O
                         net (fo=1, routed)           0.568     9.706    DHT11_reader_inst/counter[31]_i_8_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.830 r  DHT11_reader_inst/counter[31]_i_7/O
                         net (fo=1, routed)           0.433    10.263    DHT11_reader_inst/counter[31]_i_7_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.387 r  DHT11_reader_inst/counter[31]_i_2/O
                         net (fo=33, routed)          0.438    10.825    DHT11_reader_inst/counter[31]_i_2_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.949 r  DHT11_reader_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.041    11.990    DHT11_reader_inst/counter[31]_i_1_n_0
    SLICE_X33Y52         FDRE                                         r  DHT11_reader_inst/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.436    14.777    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y52         FDRE                                         r  DHT11_reader_inst/counter_reg[11]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X33Y52         FDRE (Setup_fdre_C_R)       -0.429    14.586    DHT11_reader_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -11.990    
  -------------------------------------------------------------------
                         slack                                  2.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 DHT11_reader_inst/j_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.863%)  route 0.142ns (50.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.564     1.447    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  DHT11_reader_inst/j_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DHT11_reader_inst/j_reg[5]/Q
                         net (fo=56, routed)          0.142     1.730    DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/ADDRD5
    SLICE_X52Y57         RAMD64E                                      r  DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.961    DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/WCLK
    SLICE_X52Y57         RAMD64E                                      r  DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.499     1.462    
    SLICE_X52Y57         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.632    DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 DHT11_reader_inst/j_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.863%)  route 0.142ns (50.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.564     1.447    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  DHT11_reader_inst/j_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DHT11_reader_inst/j_reg[5]/Q
                         net (fo=56, routed)          0.142     1.730    DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/ADDRD5
    SLICE_X52Y57         RAMD64E                                      r  DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.961    DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/WCLK
    SLICE_X52Y57         RAMD64E                                      r  DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.499     1.462    
    SLICE_X52Y57         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.632    DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 DHT11_reader_inst/j_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.863%)  route 0.142ns (50.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.564     1.447    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  DHT11_reader_inst/j_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DHT11_reader_inst/j_reg[5]/Q
                         net (fo=56, routed)          0.142     1.730    DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/ADDRD5
    SLICE_X52Y57         RAMD64E                                      r  DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.961    DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/WCLK
    SLICE_X52Y57         RAMD64E                                      r  DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.499     1.462    
    SLICE_X52Y57         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.632    DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 DHT11_reader_inst/j_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.863%)  route 0.142ns (50.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.564     1.447    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  DHT11_reader_inst/j_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DHT11_reader_inst/j_reg[5]/Q
                         net (fo=56, routed)          0.142     1.730    DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/ADDRD5
    SLICE_X52Y57         RAMD64E                                      r  DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.961    DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/WCLK
    SLICE_X52Y57         RAMD64E                                      r  DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMD/CLK
                         clock pessimism             -0.499     1.462    
    SLICE_X52Y57         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.632    DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 send_timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_timer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  send_timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  send_timer_reg[16]/Q
                         net (fo=2, routed)           0.117     1.705    send_timer[16]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  send_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    send_timer_reg[16]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.920 r  send_timer_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    p_1_in[17]
    SLICE_X43Y50         FDRE                                         r  send_timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  send_timer_reg[17]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    send_timer_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 DHT11_reader_inst/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11_reader_inst/clk_div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.567     1.450    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  DHT11_reader_inst/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  DHT11_reader_inst/clk_div_reg[15]/Q
                         net (fo=2, routed)           0.120     1.711    DHT11_reader_inst/clk_div_reg[15]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  DHT11_reader_inst/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    DHT11_reader_inst/clk_div_reg[12]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.926 r  DHT11_reader_inst/clk_div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.926    DHT11_reader_inst/clk_div_reg[16]_i_1_n_7
    SLICE_X49Y50         FDRE                                         r  DHT11_reader_inst/clk_div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.834     1.962    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  DHT11_reader_inst/clk_div_reg[16]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    DHT11_reader_inst/clk_div_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 DHT11_reader_inst/j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.678%)  route 0.290ns (67.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.564     1.447    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  DHT11_reader_inst/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DHT11_reader_inst/j_reg[1]/Q
                         net (fo=28, routed)          0.290     1.879    DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/ADDRD1
    SLICE_X52Y56         RAMD64E                                      r  DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.834     1.962    DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/WCLK
    SLICE_X52Y56         RAMD64E                                      r  DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.502     1.460    
    SLICE_X52Y56         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.769    DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 DHT11_reader_inst/j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.678%)  route 0.290ns (67.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.564     1.447    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  DHT11_reader_inst/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DHT11_reader_inst/j_reg[1]/Q
                         net (fo=28, routed)          0.290     1.879    DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/ADDRD1
    SLICE_X52Y56         RAMD64E                                      r  DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.834     1.962    DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/WCLK
    SLICE_X52Y56         RAMD64E                                      r  DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.502     1.460    
    SLICE_X52Y56         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.769    DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 DHT11_reader_inst/j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.678%)  route 0.290ns (67.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.564     1.447    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  DHT11_reader_inst/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DHT11_reader_inst/j_reg[1]/Q
                         net (fo=28, routed)          0.290     1.879    DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/ADDRD1
    SLICE_X52Y56         RAMD64E                                      r  DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.834     1.962    DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/WCLK
    SLICE_X52Y56         RAMD64E                                      r  DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.502     1.460    
    SLICE_X52Y56         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.769    DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 DHT11_reader_inst/j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.678%)  route 0.290ns (67.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.564     1.447    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  DHT11_reader_inst/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DHT11_reader_inst/j_reg[1]/Q
                         net (fo=28, routed)          0.290     1.879    DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/ADDRD1
    SLICE_X52Y56         RAMD64E                                      r  DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.834     1.962    DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/WCLK
    SLICE_X52Y56         RAMD64E                                      r  DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/RAMD/CLK
                         clock pessimism             -0.502     1.460    
    SLICE_X52Y56         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.769    DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y47   send_timer_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y48   send_timer_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y48   send_timer_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y48   send_timer_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y49   send_timer_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y49   send_timer_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y49   send_timer_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y49   send_timer_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y50   send_timer_reg[17]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y57   DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y57   DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y57   DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y57   DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y57   DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y57   DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y57   DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y57   DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y56   DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y56   DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y57   DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y57   DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y57   DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y57   DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y57   DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y57   DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y57   DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y57   DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y56   DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y56   DHT11_reader_inst/buffer_internal_high_reg_0_63_3_5/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_sel
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.974ns  (logic 5.809ns (34.225%)  route 11.165ns (65.775%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw_sel (IN)
                         net (fo=0)                   0.000     0.000    sw_sel
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_sel_IBUF_inst/O
                         net (fo=22, routed)          3.627     5.079    DHT11_reader_inst/sw_sel_IBUF
    SLICE_X40Y52         LUT3 (Prop_lut3_I1_O)        0.153     5.232 f  DHT11_reader_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=9, routed)           0.846     6.078    DHT11_reader_inst/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I5_O)        0.327     6.405 r  DHT11_reader_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=6, routed)           1.346     7.751    DHT11_reader_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.875 r  DHT11_reader_inst/seg_OBUF[1]_inst_i_4/O
                         net (fo=6, routed)           1.031     8.906    DHT11_reader_inst/seg_OBUF[1]_inst_i_4_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.124     9.030 r  DHT11_reader_inst/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.706     9.736    DHT11_reader_inst/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I0_O)        0.124     9.860 r  DHT11_reader_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.609    13.469    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    16.974 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.974    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sel
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.882ns  (logic 5.836ns (34.570%)  route 11.046ns (65.430%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw_sel (IN)
                         net (fo=0)                   0.000     0.000    sw_sel
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_sel_IBUF_inst/O
                         net (fo=22, routed)          3.627     5.079    DHT11_reader_inst/sw_sel_IBUF
    SLICE_X40Y52         LUT3 (Prop_lut3_I1_O)        0.153     5.232 f  DHT11_reader_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=9, routed)           0.846     6.078    DHT11_reader_inst/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I5_O)        0.327     6.405 r  DHT11_reader_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=6, routed)           1.346     7.751    DHT11_reader_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.875 r  DHT11_reader_inst/seg_OBUF[1]_inst_i_4/O
                         net (fo=6, routed)           1.045     8.920    DHT11_reader_inst/seg_OBUF[1]_inst_i_4_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.044 r  DHT11_reader_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.500     9.544    DHT11_reader_inst/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I0_O)        0.124     9.668 r  DHT11_reader_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.683    13.351    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.882 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.882    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sel
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.760ns  (logic 6.645ns (39.647%)  route 10.115ns (60.353%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw_sel (IN)
                         net (fo=0)                   0.000     0.000    sw_sel
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_sel_IBUF_inst/O
                         net (fo=22, routed)          3.539     4.992    DHT11_reader_inst/sw_sel_IBUF
    SLICE_X39Y51         LUT3 (Prop_lut3_I1_O)        0.124     5.116 r  DHT11_reader_inst/yuzler0__0_carry_i_7/O
                         net (fo=8, routed)           0.652     5.767    DHT11_reader_inst/data_to_display[7]
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124     5.891 r  DHT11_reader_inst/yuzler0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.891    Seven_Segment_Display_inst/S[0]
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.423 r  Seven_Segment_Display_inst/yuzler0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.423    Seven_Segment_Display_inst/yuzler0__0_carry_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.694 r  Seven_Segment_Display_inst/yuzler0__0_carry__0/CO[0]
                         net (fo=4, routed)           1.148     7.843    Seven_Segment_Display_inst/CO[0]
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.373     8.216 r  Seven_Segment_Display_inst/seg_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.819     9.034    DHT11_reader_inst/seg[0]_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.158 r  DHT11_reader_inst/seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.495     9.653    DHT11_reader_inst/seg_OBUF[4]_inst_i_5_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.777 r  DHT11_reader_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.463    13.240    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.760 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.760    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sel
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.648ns  (logic 5.838ns (35.070%)  route 10.809ns (64.930%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw_sel (IN)
                         net (fo=0)                   0.000     0.000    sw_sel
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_sel_IBUF_inst/O
                         net (fo=22, routed)          3.627     5.079    DHT11_reader_inst/sw_sel_IBUF
    SLICE_X40Y52         LUT3 (Prop_lut3_I1_O)        0.124     5.203 f  DHT11_reader_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=11, routed)          0.867     6.071    DHT11_reader_inst/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.152     6.223 r  DHT11_reader_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=5, routed)           1.026     7.248    DHT11_reader_inst/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I2_O)        0.326     7.574 r  DHT11_reader_inst/seg_OBUF[4]_inst_i_4/O
                         net (fo=6, routed)           1.062     8.636    DHT11_reader_inst/seg_OBUF[4]_inst_i_4_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.760 r  DHT11_reader_inst/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.812     9.572    DHT11_reader_inst/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124     9.696 r  DHT11_reader_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.416    13.112    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.648 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.648    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sel
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.390ns  (logic 6.070ns (37.035%)  route 10.320ns (62.965%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw_sel (IN)
                         net (fo=0)                   0.000     0.000    sw_sel
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_sel_IBUF_inst/O
                         net (fo=22, routed)          3.627     5.079    DHT11_reader_inst/sw_sel_IBUF
    SLICE_X40Y52         LUT3 (Prop_lut3_I1_O)        0.153     5.232 f  DHT11_reader_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=9, routed)           0.846     6.078    DHT11_reader_inst/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I5_O)        0.327     6.405 r  DHT11_reader_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=6, routed)           0.912     7.318    DHT11_reader_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.442 f  DHT11_reader_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=9, routed)           1.033     8.475    DHT11_reader_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X40Y50         LUT3 (Prop_lut3_I2_O)        0.152     8.627 r  DHT11_reader_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=4, routed)           0.593     9.220    DHT11_reader_inst/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.326     9.546 r  DHT11_reader_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.309    12.855    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.390 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.390    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sel
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.187ns  (logic 6.042ns (37.323%)  route 10.146ns (62.677%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw_sel (IN)
                         net (fo=0)                   0.000     0.000    sw_sel
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_sel_IBUF_inst/O
                         net (fo=22, routed)          3.627     5.079    DHT11_reader_inst/sw_sel_IBUF
    SLICE_X40Y52         LUT3 (Prop_lut3_I1_O)        0.153     5.232 f  DHT11_reader_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=9, routed)           0.846     6.078    DHT11_reader_inst/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I5_O)        0.327     6.405 r  DHT11_reader_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=6, routed)           0.921     7.327    DHT11_reader_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.451 f  DHT11_reader_inst/seg_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           1.334     8.785    Seven_Segment_Display_inst/seg_OBUF[0]_inst_i_1
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.146     8.931 f  Seven_Segment_Display_inst/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.165     9.096    DHT11_reader_inst/seg[0]
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.328     9.424 r  DHT11_reader_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.253    12.677    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    16.187 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.187    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sel
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.999ns  (logic 5.834ns (36.466%)  route 10.165ns (63.534%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw_sel (IN)
                         net (fo=0)                   0.000     0.000    sw_sel
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_sel_IBUF_inst/O
                         net (fo=22, routed)          3.627     5.079    DHT11_reader_inst/sw_sel_IBUF
    SLICE_X40Y52         LUT3 (Prop_lut3_I1_O)        0.153     5.232 r  DHT11_reader_inst/seg_OBUF[6]_inst_i_11/O
                         net (fo=9, routed)           0.846     6.078    DHT11_reader_inst/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I5_O)        0.327     6.405 f  DHT11_reader_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=6, routed)           0.912     7.318    DHT11_reader_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.442 r  DHT11_reader_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=9, routed)           1.033     8.475    DHT11_reader_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X40Y50         LUT2 (Prop_lut2_I0_O)        0.124     8.599 f  DHT11_reader_inst/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.497     9.096    DHT11_reader_inst/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     9.220 r  DHT11_reader_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.250    12.469    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.999 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.999    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_sel
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.207ns  (logic 1.541ns (36.630%)  route 2.666ns (63.370%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw_sel (IN)
                         net (fo=0)                   0.000     0.000    sw_sel
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_sel_IBUF_inst/O
                         net (fo=22, routed)          1.513     1.734    DHT11_reader_inst/sw_sel_IBUF
    SLICE_X41Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.779 r  DHT11_reader_inst/seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.050     1.829    DHT11_reader_inst/seg_OBUF[1]_inst_i_5_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.874 r  DHT11_reader_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.103     2.977    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.207 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.207    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sel
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.354ns  (logic 1.523ns (34.971%)  route 2.832ns (65.029%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw_sel (IN)
                         net (fo=0)                   0.000     0.000    sw_sel
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_sel_IBUF_inst/O
                         net (fo=22, routed)          1.529     1.750    Seven_Segment_Display_inst/sw_sel_IBUF
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.795 r  Seven_Segment_Display_inst/seg_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.174     1.969    DHT11_reader_inst/seg[0]_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.014 r  DHT11_reader_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.129     3.142    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.354 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.354    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sel
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.393ns  (logic 1.610ns (36.645%)  route 2.783ns (63.355%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw_sel (IN)
                         net (fo=0)                   0.000     0.000    sw_sel
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_sel_IBUF_inst/O
                         net (fo=22, routed)          1.570     1.791    DHT11_reader_inst/sw_sel_IBUF
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.046     1.837 r  DHT11_reader_inst/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.053     1.890    DHT11_reader_inst/seg_OBUF[2]_inst_i_4_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I4_O)        0.107     1.997 r  DHT11_reader_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.160     3.157    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.393 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.393    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sel
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.415ns  (logic 1.517ns (34.346%)  route 2.899ns (65.653%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw_sel (IN)
                         net (fo=0)                   0.000     0.000    sw_sel
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_sel_IBUF_inst/O
                         net (fo=22, routed)          1.418     1.639    Seven_Segment_Display_inst/sw_sel_IBUF
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.684 r  Seven_Segment_Display_inst/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.220     1.904    DHT11_reader_inst/seg[5]
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.949 r  DHT11_reader_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.261     3.210    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.415 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.415    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sel
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.550ns  (logic 1.591ns (34.963%)  route 2.959ns (65.037%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw_sel (IN)
                         net (fo=0)                   0.000     0.000    sw_sel
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_sel_IBUF_inst/O
                         net (fo=22, routed)          1.593     1.814    DHT11_reader_inst/sw_sel_IBUF
    SLICE_X41Y50         LUT3 (Prop_lut3_I1_O)        0.042     1.856 r  DHT11_reader_inst/seg_OBUF[4]_inst_i_3/O
                         net (fo=6, routed)           0.156     2.013    DHT11_reader_inst/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I1_O)        0.107     2.120 r  DHT11_reader_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.210     3.329    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.550 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.550    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sel
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.551ns  (logic 1.547ns (34.001%)  route 3.004ns (65.999%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw_sel (IN)
                         net (fo=0)                   0.000     0.000    sw_sel
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_sel_IBUF_inst/O
                         net (fo=22, routed)          1.529     1.750    Seven_Segment_Display_inst/sw_sel_IBUF
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.795 r  Seven_Segment_Display_inst/seg_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.297     2.092    DHT11_reader_inst/seg[0]_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.045     2.137 r  DHT11_reader_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.178     3.315    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.551 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.551    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_sel
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.651ns  (logic 1.543ns (33.183%)  route 3.107ns (66.817%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw_sel (IN)
                         net (fo=0)                   0.000     0.000    sw_sel
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_sel_IBUF_inst/O
                         net (fo=22, routed)          1.531     1.752    Seven_Segment_Display_inst/sw_sel_IBUF
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.797 r  Seven_Segment_Display_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.260     2.057    DHT11_reader_inst/seg[6]
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.045     2.102 r  DHT11_reader_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.316     3.418    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.651 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.651    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DHT11_reader_inst/data_buffer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.460ns  (logic 5.239ns (38.927%)  route 8.220ns (61.073%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.555     5.076    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X44Y53         FDRE                                         r  DHT11_reader_inst/data_buffer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  DHT11_reader_inst/data_buffer_reg[18]/Q
                         net (fo=6, routed)           1.298     6.830    DHT11_reader_inst/data_buffer_reg[39]_0[17]
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.154     6.984 r  DHT11_reader_inst/seg_OBUF[1]_inst_i_7/O
                         net (fo=6, routed)           0.609     7.593    DHT11_reader_inst/data_to_display[5]
    SLICE_X39Y52         LUT5 (Prop_lut5_I2_O)        0.321     7.914 r  DHT11_reader_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=5, routed)           0.827     8.741    DHT11_reader_inst/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I3_O)        0.326     9.067 f  DHT11_reader_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=9, routed)           1.033    10.100    DHT11_reader_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X40Y50         LUT3 (Prop_lut3_I2_O)        0.152    10.252 r  DHT11_reader_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=4, routed)           0.844    11.096    DHT11_reader_inst/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.326    11.422 r  DHT11_reader_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.609    15.031    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    18.535 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.535    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DHT11_reader_inst/data_buffer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.326ns  (logic 4.840ns (36.324%)  route 8.485ns (63.676%))
  Logic Levels:           6  (LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.555     5.076    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X44Y53         FDRE                                         r  DHT11_reader_inst/data_buffer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  DHT11_reader_inst/data_buffer_reg[18]/Q
                         net (fo=6, routed)           1.298     6.830    DHT11_reader_inst/data_buffer_reg[39]_0[17]
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.154     6.984 r  DHT11_reader_inst/seg_OBUF[1]_inst_i_7/O
                         net (fo=6, routed)           0.613     7.597    DHT11_reader_inst/data_to_display[5]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.327     7.924 r  DHT11_reader_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=6, routed)           1.346     9.270    DHT11_reader_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124     9.394 r  DHT11_reader_inst/seg_OBUF[1]_inst_i_4/O
                         net (fo=6, routed)           1.045    10.439    DHT11_reader_inst/seg_OBUF[1]_inst_i_4_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I2_O)        0.124    10.563 r  DHT11_reader_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.500    11.063    DHT11_reader_inst/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.187 r  DHT11_reader_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.683    14.870    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    18.401 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.401    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DHT11_reader_inst/data_buffer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.263ns  (logic 5.041ns (38.004%)  route 8.223ns (61.996%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.555     5.076    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X44Y53         FDRE                                         r  DHT11_reader_inst/data_buffer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  DHT11_reader_inst/data_buffer_reg[18]/Q
                         net (fo=6, routed)           1.298     6.830    DHT11_reader_inst/data_buffer_reg[39]_0[17]
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.154     6.984 r  DHT11_reader_inst/seg_OBUF[1]_inst_i_7/O
                         net (fo=6, routed)           0.609     7.593    DHT11_reader_inst/data_to_display[5]
    SLICE_X39Y52         LUT5 (Prop_lut5_I2_O)        0.321     7.914 r  DHT11_reader_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=5, routed)           1.026     8.940    DHT11_reader_inst/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I2_O)        0.326     9.266 r  DHT11_reader_inst/seg_OBUF[4]_inst_i_4/O
                         net (fo=6, routed)           1.062    10.328    DHT11_reader_inst/seg_OBUF[4]_inst_i_4_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I2_O)        0.124    10.452 r  DHT11_reader_inst/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.812    11.264    DHT11_reader_inst/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.388 r  DHT11_reader_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.416    14.804    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    18.339 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.339    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DHT11_reader_inst/data_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.233ns  (logic 5.648ns (42.679%)  route 7.586ns (57.321%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.555     5.076    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  DHT11_reader_inst/data_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  DHT11_reader_inst/data_buffer_reg[0]/Q
                         net (fo=12, routed)          1.009     6.541    DHT11_reader_inst/data_buffer_reg[39]_0[0]
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.124     6.665 r  DHT11_reader_inst/yuzler0__0_carry_i_7/O
                         net (fo=8, routed)           0.652     7.317    DHT11_reader_inst/data_to_display[7]
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.441 r  DHT11_reader_inst/yuzler0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.441    Seven_Segment_Display_inst/S[0]
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.973 r  Seven_Segment_Display_inst/yuzler0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.973    Seven_Segment_Display_inst/yuzler0__0_carry_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.244 r  Seven_Segment_Display_inst/yuzler0__0_carry__0/CO[0]
                         net (fo=4, routed)           1.148     9.392    Seven_Segment_Display_inst/CO[0]
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.373     9.765 r  Seven_Segment_Display_inst/seg_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.819    10.584    DHT11_reader_inst/seg[0]_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124    10.708 r  DHT11_reader_inst/seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.495    11.203    DHT11_reader_inst/seg_OBUF[4]_inst_i_5_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.327 r  DHT11_reader_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.463    14.789    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    18.309 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.309    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DHT11_reader_inst/data_buffer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.939ns  (logic 5.270ns (40.730%)  route 7.669ns (59.270%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.555     5.076    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X44Y53         FDRE                                         r  DHT11_reader_inst/data_buffer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  DHT11_reader_inst/data_buffer_reg[18]/Q
                         net (fo=6, routed)           1.298     6.830    DHT11_reader_inst/data_buffer_reg[39]_0[17]
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.154     6.984 r  DHT11_reader_inst/seg_OBUF[1]_inst_i_7/O
                         net (fo=6, routed)           0.609     7.593    DHT11_reader_inst/data_to_display[5]
    SLICE_X39Y52         LUT5 (Prop_lut5_I2_O)        0.321     7.914 r  DHT11_reader_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=5, routed)           0.827     8.741    DHT11_reader_inst/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I3_O)        0.326     9.067 f  DHT11_reader_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=9, routed)           1.033    10.100    DHT11_reader_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X40Y50         LUT3 (Prop_lut3_I2_O)        0.152    10.252 r  DHT11_reader_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=4, routed)           0.593    10.845    DHT11_reader_inst/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I1_O)        0.326    11.171 r  DHT11_reader_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.309    14.480    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    18.015 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.015    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DHT11_reader_inst/data_buffer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.742ns  (logic 5.242ns (41.138%)  route 7.500ns (58.862%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.555     5.076    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X44Y53         FDRE                                         r  DHT11_reader_inst/data_buffer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  DHT11_reader_inst/data_buffer_reg[18]/Q
                         net (fo=6, routed)           1.298     6.830    DHT11_reader_inst/data_buffer_reg[39]_0[17]
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.154     6.984 r  DHT11_reader_inst/seg_OBUF[1]_inst_i_7/O
                         net (fo=6, routed)           0.609     7.593    DHT11_reader_inst/data_to_display[5]
    SLICE_X39Y52         LUT5 (Prop_lut5_I2_O)        0.321     7.914 r  DHT11_reader_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=5, routed)           0.841     8.755    DHT11_reader_inst/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I3_O)        0.326     9.081 f  DHT11_reader_inst/seg_OBUF[6]_inst_i_8/O
                         net (fo=4, routed)           1.334    10.415    Seven_Segment_Display_inst/seg_OBUF[0]_inst_i_1
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.146    10.561 f  Seven_Segment_Display_inst/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.165    10.726    DHT11_reader_inst/seg[0]
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.328    11.054 r  DHT11_reader_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.253    14.307    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    17.818 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.818    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DHT11_reader_inst/data_buffer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.548ns  (logic 5.034ns (40.119%)  route 7.514ns (59.881%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.555     5.076    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X44Y53         FDRE                                         r  DHT11_reader_inst/data_buffer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  DHT11_reader_inst/data_buffer_reg[18]/Q
                         net (fo=6, routed)           1.298     6.830    DHT11_reader_inst/data_buffer_reg[39]_0[17]
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.154     6.984 r  DHT11_reader_inst/seg_OBUF[1]_inst_i_7/O
                         net (fo=6, routed)           0.609     7.593    DHT11_reader_inst/data_to_display[5]
    SLICE_X39Y52         LUT5 (Prop_lut5_I2_O)        0.321     7.914 r  DHT11_reader_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=5, routed)           0.827     8.741    DHT11_reader_inst/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I3_O)        0.326     9.067 r  DHT11_reader_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=9, routed)           1.033    10.100    DHT11_reader_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X40Y50         LUT2 (Prop_lut2_I0_O)        0.124    10.224 f  DHT11_reader_inst/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.497    10.721    DHT11_reader_inst/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124    10.845 r  DHT11_reader_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.250    14.095    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    17.624 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.624    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DHT11_reader_inst/data_ready_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.888ns  (logic 4.023ns (45.260%)  route 4.865ns (54.740%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.559     5.080    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  DHT11_reader_inst/data_ready_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  DHT11_reader_inst/data_ready_internal_reg/Q
                         net (fo=3, routed)           4.865    10.463    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.968 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.968    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_Display_inst/sayac_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.670ns  (logic 4.238ns (48.882%)  route 4.432ns (51.118%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.555     5.076    Seven_Segment_Display_inst/CLK
    SLICE_X41Y51         FDRE                                         r  Seven_Segment_Display_inst/sayac_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.419     5.495 f  Seven_Segment_Display_inst/sayac_reg[1]/Q
                         net (fo=19, routed)          1.233     6.728    Seven_Segment_Display_inst/sayac[1]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.296     7.024 r  Seven_Segment_Display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.199    10.223    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    13.746 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.746    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_Display_inst/sayac_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.583ns  (logic 4.214ns (49.100%)  route 4.369ns (50.900%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.555     5.076    Seven_Segment_Display_inst/CLK
    SLICE_X41Y51         FDRE                                         r  Seven_Segment_Display_inst/sayac_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.419     5.495 r  Seven_Segment_Display_inst/sayac_reg[1]/Q
                         net (fo=19, routed)          1.174     6.669    Seven_Segment_Display_inst/sayac[1]
    SLICE_X39Y50         LUT2 (Prop_lut2_I0_O)        0.296     6.965 r  Seven_Segment_Display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.195    10.159    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.659 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.659    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DHT11_reader_inst/dht_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 0.988ns (43.359%)  route 1.291ns (56.641%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  DHT11_reader_inst/dht_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  DHT11_reader_inst/dht_data_reg/Q
                         net (fo=3, routed)           1.291     2.901    dht_pin_IOBUF_inst/T
    L2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.725 r  dht_pin_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.725    dht_pin
    L2                                                                r  dht_pin (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_Display_inst/sayac_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.390ns (50.991%)  route 1.336ns (49.009%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.562     1.445    Seven_Segment_Display_inst/CLK
    SLICE_X41Y51         FDRE                                         r  Seven_Segment_Display_inst/sayac_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Seven_Segment_Display_inst/sayac_reg[0]/Q
                         net (fo=19, routed)          0.350     1.936    Seven_Segment_Display_inst/sayac[0]
    SLICE_X40Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.981 r  Seven_Segment_Display_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.986     2.967    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.171 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.171    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DHT11_reader_inst/data_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.761ns  (logic 1.484ns (53.743%)  route 1.277ns (46.257%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.562     1.445    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  DHT11_reader_inst/data_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  DHT11_reader_inst/data_buffer_reg[7]/Q
                         net (fo=5, routed)           0.124     1.734    DHT11_reader_inst/data_buffer_reg[39]_0[7]
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.779 r  DHT11_reader_inst/seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.050     1.829    DHT11_reader_inst/seg_OBUF[1]_inst_i_5_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.874 r  DHT11_reader_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.103     2.977    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.207 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.207    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_Display_inst/sayac_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.775ns  (logic 1.386ns (49.949%)  route 1.389ns (50.051%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.562     1.445    Seven_Segment_Display_inst/CLK
    SLICE_X41Y51         FDRE                                         r  Seven_Segment_Display_inst/sayac_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  Seven_Segment_Display_inst/sayac_reg[0]/Q
                         net (fo=19, routed)          0.318     1.905    Seven_Segment_Display_inst/sayac[0]
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.950 r  Seven_Segment_Display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.071     3.020    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.221 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.221    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_Display_inst/sayac_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.796ns  (logic 1.407ns (50.319%)  route 1.389ns (49.681%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.562     1.445    Seven_Segment_Display_inst/CLK
    SLICE_X41Y51         FDRE                                         r  Seven_Segment_Display_inst/sayac_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Seven_Segment_Display_inst/sayac_reg[0]/Q
                         net (fo=19, routed)          0.179     1.766    DHT11_reader_inst/sayac[0]
    SLICE_X41Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.811 r  DHT11_reader_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.210     3.020    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.241 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.241    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_Display_inst/sayac_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.834ns  (logic 1.410ns (49.752%)  route 1.424ns (50.248%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.562     1.445    Seven_Segment_Display_inst/CLK
    SLICE_X41Y51         FDRE                                         r  Seven_Segment_Display_inst/sayac_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Seven_Segment_Display_inst/sayac_reg[0]/Q
                         net (fo=19, routed)          0.349     1.936    Seven_Segment_Display_inst/sayac[0]
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.981 r  Seven_Segment_Display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.075     3.055    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.279 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.279    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_TX_inst/tx_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.943ns  (logic 1.360ns (46.202%)  route 1.583ns (53.798%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    UART_TX_inst/CLK
    SLICE_X45Y50         FDRE                                         r  UART_TX_inst/tx_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  UART_TX_inst/tx_o_reg/Q
                         net (fo=1, routed)           1.583     3.171    tx_o_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.389 r  tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.389    tx_o
    A18                                                               r  tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DHT11_reader_inst/data_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.022ns  (logic 1.443ns (47.745%)  route 1.579ns (52.255%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.562     1.445    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  DHT11_reader_inst/data_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  DHT11_reader_inst/data_buffer_reg[0]/Q
                         net (fo=12, routed)          0.277     1.863    Seven_Segment_Display_inst/seg_OBUF[5]_inst_i_1[0]
    SLICE_X39Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.908 r  Seven_Segment_Display_inst/seg_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.174     2.082    DHT11_reader_inst/seg[0]_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.127 r  DHT11_reader_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.129     3.255    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.467 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.467    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_Display_inst/sayac_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.089ns  (logic 1.507ns (48.784%)  route 1.582ns (51.216%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.562     1.445    Seven_Segment_Display_inst/CLK
    SLICE_X41Y51         FDRE                                         r  Seven_Segment_Display_inst/sayac_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Seven_Segment_Display_inst/sayac_reg[1]/Q
                         net (fo=19, routed)          0.209     1.782    DHT11_reader_inst/sayac[1]
    SLICE_X39Y51         LUT5 (Prop_lut5_I2_O)        0.098     1.880 r  DHT11_reader_inst/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.213     2.093    DHT11_reader_inst/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.045     2.138 r  DHT11_reader_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.160     3.298    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.534 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.534    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_Display_inst/sayac_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.203ns  (logic 1.532ns (47.846%)  route 1.670ns (52.154%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.562     1.445    Seven_Segment_Display_inst/CLK
    SLICE_X41Y51         FDRE                                         r  Seven_Segment_Display_inst/sayac_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Seven_Segment_Display_inst/sayac_reg[0]/Q
                         net (fo=19, routed)          0.350     1.936    Seven_Segment_Display_inst/sayac[0]
    SLICE_X40Y50         LUT3 (Prop_lut3_I2_O)        0.043     1.979 f  Seven_Segment_Display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.142     2.122    DHT11_reader_inst/seg[2]
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.112     2.234 r  DHT11_reader_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.178     3.412    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.648 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.648    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           147 Endpoints
Min Delay           147 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dht_pin
                            (input port)
  Destination:            DHT11_reader_inst/data_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.263ns  (logic 2.429ns (33.445%)  route 4.834ns (66.555%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  dht_pin (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_pin_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  dht_pin_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           2.562     4.023    DHT11_reader_inst/dht_pin_IBUF
    SLICE_X50Y57         LUT2 (Prop_lut2_I1_O)        0.153     4.176 r  DHT11_reader_inst/bit_counter[6]_i_4/O
                         net (fo=8, routed)           0.526     4.702    DHT11_reader_inst/bit_counter[6]_i_4_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I0_O)        0.331     5.033 r  DHT11_reader_inst/data_buffer[35]_i_3/O
                         net (fo=4, routed)           0.987     6.020    DHT11_reader_inst/data_buffer[35]_i_3_n_0
    SLICE_X46Y53         LUT3 (Prop_lut3_I2_O)        0.153     6.173 r  DHT11_reader_inst/data_buffer[32]_i_2/O
                         net (fo=5, routed)           0.759     6.932    DHT11_reader_inst/data_buffer[32]_i_2_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I1_O)        0.331     7.263 r  DHT11_reader_inst/data_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000     7.263    DHT11_reader_inst/data_buffer[8]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  DHT11_reader_inst/data_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.438     4.779    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  DHT11_reader_inst/data_buffer_reg[8]/C

Slack:                    inf
  Source:                 dht_pin
                            (input port)
  Destination:            DHT11_reader_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.156ns  (logic 2.193ns (30.650%)  route 4.962ns (69.350%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  dht_pin (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_pin_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  dht_pin_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           2.562     4.023    DHT11_reader_inst/dht_pin_IBUF
    SLICE_X50Y57         LUT2 (Prop_lut2_I1_O)        0.153     4.176 r  DHT11_reader_inst/bit_counter[6]_i_4/O
                         net (fo=8, routed)           0.343     4.519    DHT11_reader_inst/bit_counter[6]_i_4_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I3_O)        0.331     4.850 r  DHT11_reader_inst/counter[31]_i_7/O
                         net (fo=1, routed)           0.433     5.283    DHT11_reader_inst/counter[31]_i_7_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.407 r  DHT11_reader_inst/counter[31]_i_2/O
                         net (fo=33, routed)          0.438     5.845    DHT11_reader_inst/counter[31]_i_2_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.969 r  DHT11_reader_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.186     7.156    DHT11_reader_inst/counter[31]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.436     4.777    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[1]/C

Slack:                    inf
  Source:                 dht_pin
                            (input port)
  Destination:            DHT11_reader_inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.156ns  (logic 2.193ns (30.650%)  route 4.962ns (69.350%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  dht_pin (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_pin_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  dht_pin_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           2.562     4.023    DHT11_reader_inst/dht_pin_IBUF
    SLICE_X50Y57         LUT2 (Prop_lut2_I1_O)        0.153     4.176 r  DHT11_reader_inst/bit_counter[6]_i_4/O
                         net (fo=8, routed)           0.343     4.519    DHT11_reader_inst/bit_counter[6]_i_4_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I3_O)        0.331     4.850 r  DHT11_reader_inst/counter[31]_i_7/O
                         net (fo=1, routed)           0.433     5.283    DHT11_reader_inst/counter[31]_i_7_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.407 r  DHT11_reader_inst/counter[31]_i_2/O
                         net (fo=33, routed)          0.438     5.845    DHT11_reader_inst/counter[31]_i_2_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.969 r  DHT11_reader_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.186     7.156    DHT11_reader_inst/counter[31]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.436     4.777    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[2]/C

Slack:                    inf
  Source:                 dht_pin
                            (input port)
  Destination:            DHT11_reader_inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.156ns  (logic 2.193ns (30.650%)  route 4.962ns (69.350%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  dht_pin (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_pin_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  dht_pin_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           2.562     4.023    DHT11_reader_inst/dht_pin_IBUF
    SLICE_X50Y57         LUT2 (Prop_lut2_I1_O)        0.153     4.176 r  DHT11_reader_inst/bit_counter[6]_i_4/O
                         net (fo=8, routed)           0.343     4.519    DHT11_reader_inst/bit_counter[6]_i_4_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I3_O)        0.331     4.850 r  DHT11_reader_inst/counter[31]_i_7/O
                         net (fo=1, routed)           0.433     5.283    DHT11_reader_inst/counter[31]_i_7_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.407 r  DHT11_reader_inst/counter[31]_i_2/O
                         net (fo=33, routed)          0.438     5.845    DHT11_reader_inst/counter[31]_i_2_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.969 r  DHT11_reader_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.186     7.156    DHT11_reader_inst/counter[31]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.436     4.777    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[3]/C

Slack:                    inf
  Source:                 dht_pin
                            (input port)
  Destination:            DHT11_reader_inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.156ns  (logic 2.193ns (30.650%)  route 4.962ns (69.350%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  dht_pin (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_pin_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  dht_pin_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           2.562     4.023    DHT11_reader_inst/dht_pin_IBUF
    SLICE_X50Y57         LUT2 (Prop_lut2_I1_O)        0.153     4.176 r  DHT11_reader_inst/bit_counter[6]_i_4/O
                         net (fo=8, routed)           0.343     4.519    DHT11_reader_inst/bit_counter[6]_i_4_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I3_O)        0.331     4.850 r  DHT11_reader_inst/counter[31]_i_7/O
                         net (fo=1, routed)           0.433     5.283    DHT11_reader_inst/counter[31]_i_7_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.407 r  DHT11_reader_inst/counter[31]_i_2/O
                         net (fo=33, routed)          0.438     5.845    DHT11_reader_inst/counter[31]_i_2_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.969 r  DHT11_reader_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.186     7.156    DHT11_reader_inst/counter[31]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.436     4.777    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  DHT11_reader_inst/counter_reg[4]/C

Slack:                    inf
  Source:                 dht_pin
                            (input port)
  Destination:            DHT11_reader_inst/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.155ns  (logic 2.193ns (30.654%)  route 4.961ns (69.346%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  dht_pin (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_pin_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  dht_pin_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           2.562     4.023    DHT11_reader_inst/dht_pin_IBUF
    SLICE_X50Y57         LUT2 (Prop_lut2_I1_O)        0.153     4.176 r  DHT11_reader_inst/bit_counter[6]_i_4/O
                         net (fo=8, routed)           0.343     4.519    DHT11_reader_inst/bit_counter[6]_i_4_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I3_O)        0.331     4.850 r  DHT11_reader_inst/counter[31]_i_7/O
                         net (fo=1, routed)           0.433     5.283    DHT11_reader_inst/counter[31]_i_7_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.407 r  DHT11_reader_inst/counter[31]_i_2/O
                         net (fo=33, routed)          0.438     5.845    DHT11_reader_inst/counter[31]_i_2_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.969 r  DHT11_reader_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.185     7.155    DHT11_reader_inst/counter[31]_i_1_n_0
    SLICE_X33Y54         FDRE                                         r  DHT11_reader_inst/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.435     4.776    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y54         FDRE                                         r  DHT11_reader_inst/counter_reg[17]/C

Slack:                    inf
  Source:                 dht_pin
                            (input port)
  Destination:            DHT11_reader_inst/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.155ns  (logic 2.193ns (30.654%)  route 4.961ns (69.346%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  dht_pin (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_pin_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  dht_pin_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           2.562     4.023    DHT11_reader_inst/dht_pin_IBUF
    SLICE_X50Y57         LUT2 (Prop_lut2_I1_O)        0.153     4.176 r  DHT11_reader_inst/bit_counter[6]_i_4/O
                         net (fo=8, routed)           0.343     4.519    DHT11_reader_inst/bit_counter[6]_i_4_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I3_O)        0.331     4.850 r  DHT11_reader_inst/counter[31]_i_7/O
                         net (fo=1, routed)           0.433     5.283    DHT11_reader_inst/counter[31]_i_7_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.407 r  DHT11_reader_inst/counter[31]_i_2/O
                         net (fo=33, routed)          0.438     5.845    DHT11_reader_inst/counter[31]_i_2_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.969 r  DHT11_reader_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.185     7.155    DHT11_reader_inst/counter[31]_i_1_n_0
    SLICE_X33Y54         FDRE                                         r  DHT11_reader_inst/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.435     4.776    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y54         FDRE                                         r  DHT11_reader_inst/counter_reg[18]/C

Slack:                    inf
  Source:                 dht_pin
                            (input port)
  Destination:            DHT11_reader_inst/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.155ns  (logic 2.193ns (30.654%)  route 4.961ns (69.346%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  dht_pin (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_pin_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  dht_pin_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           2.562     4.023    DHT11_reader_inst/dht_pin_IBUF
    SLICE_X50Y57         LUT2 (Prop_lut2_I1_O)        0.153     4.176 r  DHT11_reader_inst/bit_counter[6]_i_4/O
                         net (fo=8, routed)           0.343     4.519    DHT11_reader_inst/bit_counter[6]_i_4_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I3_O)        0.331     4.850 r  DHT11_reader_inst/counter[31]_i_7/O
                         net (fo=1, routed)           0.433     5.283    DHT11_reader_inst/counter[31]_i_7_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.407 r  DHT11_reader_inst/counter[31]_i_2/O
                         net (fo=33, routed)          0.438     5.845    DHT11_reader_inst/counter[31]_i_2_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.969 r  DHT11_reader_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.185     7.155    DHT11_reader_inst/counter[31]_i_1_n_0
    SLICE_X33Y54         FDRE                                         r  DHT11_reader_inst/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.435     4.776    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y54         FDRE                                         r  DHT11_reader_inst/counter_reg[19]/C

Slack:                    inf
  Source:                 dht_pin
                            (input port)
  Destination:            DHT11_reader_inst/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.155ns  (logic 2.193ns (30.654%)  route 4.961ns (69.346%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  dht_pin (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_pin_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  dht_pin_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           2.562     4.023    DHT11_reader_inst/dht_pin_IBUF
    SLICE_X50Y57         LUT2 (Prop_lut2_I1_O)        0.153     4.176 r  DHT11_reader_inst/bit_counter[6]_i_4/O
                         net (fo=8, routed)           0.343     4.519    DHT11_reader_inst/bit_counter[6]_i_4_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I3_O)        0.331     4.850 r  DHT11_reader_inst/counter[31]_i_7/O
                         net (fo=1, routed)           0.433     5.283    DHT11_reader_inst/counter[31]_i_7_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.407 r  DHT11_reader_inst/counter[31]_i_2/O
                         net (fo=33, routed)          0.438     5.845    DHT11_reader_inst/counter[31]_i_2_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.969 r  DHT11_reader_inst/counter[31]_i_1/O
                         net (fo=31, routed)          1.185     7.155    DHT11_reader_inst/counter[31]_i_1_n_0
    SLICE_X33Y54         FDRE                                         r  DHT11_reader_inst/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.435     4.776    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X33Y54         FDRE                                         r  DHT11_reader_inst/counter_reg[20]/C

Slack:                    inf
  Source:                 dht_pin
                            (input port)
  Destination:            DHT11_reader_inst/data_buffer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.143ns  (logic 2.429ns (34.006%)  route 4.714ns (65.994%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  dht_pin (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_pin_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  dht_pin_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           2.562     4.023    DHT11_reader_inst/dht_pin_IBUF
    SLICE_X50Y57         LUT2 (Prop_lut2_I1_O)        0.153     4.176 r  DHT11_reader_inst/bit_counter[6]_i_4/O
                         net (fo=8, routed)           0.526     4.702    DHT11_reader_inst/bit_counter[6]_i_4_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I0_O)        0.331     5.033 r  DHT11_reader_inst/data_buffer[35]_i_3/O
                         net (fo=4, routed)           0.987     6.020    DHT11_reader_inst/data_buffer[35]_i_3_n_0
    SLICE_X46Y53         LUT3 (Prop_lut3_I2_O)        0.153     6.173 r  DHT11_reader_inst/data_buffer[32]_i_2/O
                         net (fo=5, routed)           0.639     6.812    DHT11_reader_inst/data_buffer[32]_i_2_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.331     7.143 r  DHT11_reader_inst/data_buffer[24]_i_1/O
                         net (fo=1, routed)           0.000     7.143    DHT11_reader_inst/data_buffer[24]_i_1_n_0
    SLICE_X42Y51         FDRE                                         r  DHT11_reader_inst/data_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.438     4.779    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  DHT11_reader_inst/data_buffer_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dht_pin
                            (input port)
  Destination:            DHT11_reader_inst/last_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.274ns (17.986%)  route 1.250ns (82.014%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  dht_pin (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_pin_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  dht_pin_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           1.074     1.303    DHT11_reader_inst/dht_pin_IBUF
    SLICE_X50Y57         LUT5 (Prop_lut5_I4_O)        0.045     1.348 r  DHT11_reader_inst/last_state_i_1/O
                         net (fo=1, routed)           0.176     1.525    DHT11_reader_inst/last_state_i_1_n_0
    SLICE_X50Y57         FDRE                                         r  DHT11_reader_inst/last_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.961    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X50Y57         FDRE                                         r  DHT11_reader_inst/last_state_reg/C

Slack:                    inf
  Source:                 dht_pin
                            (input port)
  Destination:            DHT11_reader_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.319ns (19.667%)  route 1.304ns (80.333%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  dht_pin (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_pin_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  dht_pin_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           1.076     1.305    DHT11_reader_inst/dht_pin_IBUF
    SLICE_X50Y57         LUT4 (Prop_lut4_I3_O)        0.045     1.350 r  DHT11_reader_inst/counter[31]_i_5/O
                         net (fo=2, routed)           0.228     1.578    DHT11_reader_inst/counter[31]_i_5_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.623 r  DHT11_reader_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.623    DHT11_reader_inst/counter[0]_i_1_n_0
    SLICE_X49Y57         FDRE                                         r  DHT11_reader_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.832     1.960    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X49Y57         FDRE                                         r  DHT11_reader_inst/counter_reg[0]/C

Slack:                    inf
  Source:                 dht_pin
                            (input port)
  Destination:            DHT11_reader_inst/bit_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.274ns (16.799%)  route 1.358ns (83.201%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  dht_pin (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_pin_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  dht_pin_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           1.171     1.400    DHT11_reader_inst/dht_pin_IBUF
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.445 r  DHT11_reader_inst/bit_counter[6]_i_1/O
                         net (fo=7, routed)           0.188     1.632    DHT11_reader_inst/bit_counter[6]_i_1_n_0
    SLICE_X55Y56         FDRE                                         r  DHT11_reader_inst/bit_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.834     1.962    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  DHT11_reader_inst/bit_counter_reg[5]/C

Slack:                    inf
  Source:                 dht_pin
                            (input port)
  Destination:            DHT11_reader_inst/bit_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.274ns (16.799%)  route 1.358ns (83.201%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  dht_pin (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_pin_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  dht_pin_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           1.171     1.400    DHT11_reader_inst/dht_pin_IBUF
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.445 r  DHT11_reader_inst/bit_counter[6]_i_1/O
                         net (fo=7, routed)           0.188     1.632    DHT11_reader_inst/bit_counter[6]_i_1_n_0
    SLICE_X55Y56         FDRE                                         r  DHT11_reader_inst/bit_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.834     1.962    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  DHT11_reader_inst/bit_counter_reg[6]/C

Slack:                    inf
  Source:                 dht_pin
                            (input port)
  Destination:            DHT11_reader_inst/bit_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.648ns  (logic 0.274ns (16.644%)  route 1.373ns (83.356%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  dht_pin (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_pin_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  dht_pin_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           1.171     1.400    DHT11_reader_inst/dht_pin_IBUF
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.445 r  DHT11_reader_inst/bit_counter[6]_i_1/O
                         net (fo=7, routed)           0.203     1.648    DHT11_reader_inst/bit_counter[6]_i_1_n_0
    SLICE_X56Y56         FDRE                                         r  DHT11_reader_inst/bit_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.834     1.962    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X56Y56         FDRE                                         r  DHT11_reader_inst/bit_counter_reg[0]/C

Slack:                    inf
  Source:                 dht_pin
                            (input port)
  Destination:            DHT11_reader_inst/bit_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.648ns  (logic 0.274ns (16.644%)  route 1.373ns (83.356%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  dht_pin (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_pin_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  dht_pin_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           1.171     1.400    DHT11_reader_inst/dht_pin_IBUF
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.445 r  DHT11_reader_inst/bit_counter[6]_i_1/O
                         net (fo=7, routed)           0.203     1.648    DHT11_reader_inst/bit_counter[6]_i_1_n_0
    SLICE_X56Y56         FDRE                                         r  DHT11_reader_inst/bit_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.834     1.962    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X56Y56         FDRE                                         r  DHT11_reader_inst/bit_counter_reg[2]/C

Slack:                    inf
  Source:                 dht_pin
                            (input port)
  Destination:            DHT11_reader_inst/bit_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.648ns  (logic 0.274ns (16.644%)  route 1.373ns (83.356%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  dht_pin (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_pin_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  dht_pin_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           1.171     1.400    DHT11_reader_inst/dht_pin_IBUF
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.445 r  DHT11_reader_inst/bit_counter[6]_i_1/O
                         net (fo=7, routed)           0.203     1.648    DHT11_reader_inst/bit_counter[6]_i_1_n_0
    SLICE_X56Y56         FDRE                                         r  DHT11_reader_inst/bit_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.834     1.962    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X56Y56         FDRE                                         r  DHT11_reader_inst/bit_counter_reg[3]/C

Slack:                    inf
  Source:                 dht_pin
                            (input port)
  Destination:            DHT11_reader_inst/bit_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.648ns  (logic 0.274ns (16.644%)  route 1.373ns (83.356%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  dht_pin (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_pin_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  dht_pin_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           1.171     1.400    DHT11_reader_inst/dht_pin_IBUF
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.445 r  DHT11_reader_inst/bit_counter[6]_i_1/O
                         net (fo=7, routed)           0.203     1.648    DHT11_reader_inst/bit_counter[6]_i_1_n_0
    SLICE_X56Y56         FDRE                                         r  DHT11_reader_inst/bit_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.834     1.962    DHT11_reader_inst/clk_IBUF_BUFG
    SLICE_X56Y56         FDRE                                         r  DHT11_reader_inst/bit_counter_reg[4]/C

Slack:                    inf
  Source:                 dht_pin
                            (input port)
  Destination:            DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.394ns (23.551%)  route 1.280ns (76.449%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  dht_pin (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_pin_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  dht_pin_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           1.075     1.304    DHT11_reader_inst/dht_pin_IBUF
    SLICE_X50Y57         LUT2 (Prop_lut2_I1_O)        0.047     1.351 r  DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2_i_9/O
                         net (fo=1, routed)           0.084     1.435    DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2_i_9_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I1_O)        0.118     1.553 r  DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2_i_1/O
                         net (fo=12, routed)          0.121     1.674    DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/WE
    SLICE_X52Y57         RAMD64E                                      r  DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.961    DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/WCLK
    SLICE_X52Y57         RAMD64E                                      r  DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMA/CLK

Slack:                    inf
  Source:                 dht_pin
                            (input port)
  Destination:            DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.674ns  (logic 0.394ns (23.551%)  route 1.280ns (76.449%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  dht_pin (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_pin_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  dht_pin_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           1.075     1.304    DHT11_reader_inst/dht_pin_IBUF
    SLICE_X50Y57         LUT2 (Prop_lut2_I1_O)        0.047     1.351 r  DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2_i_9/O
                         net (fo=1, routed)           0.084     1.435    DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2_i_9_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I1_O)        0.118     1.553 r  DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2_i_1/O
                         net (fo=12, routed)          0.121     1.674    DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/WE
    SLICE_X52Y57         RAMD64E                                      r  DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.961    DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/WCLK
    SLICE_X52Y57         RAMD64E                                      r  DHT11_reader_inst/buffer_internal_high_reg_0_63_0_2/RAMB/CLK





