#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Jul  9 00:13:46 2023
# Process ID: 18541
# Current directory: /home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog
# Command line: vivado -source open_wave.tcl
# Log file: /home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/vivado.log
# Journal file: /home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/vivado.jou
# Running On: gandalfvoid, OS: Linux, CPU Frequency: 3228.293 MHz, CPU Physical cores: 16, Host memory: 16108 MB
#-----------------------------------------------------------
start_gui
source open_wave.tcl
open_wave_config /home/clyybber/projects/uni/cnnhw/final/ACCN-Homework/workflow/vitis_workflow2/solution1/sim/verilog/EntryConv.wcfg
current_wave_config {EntryConv.wcfg}
add_wave {{/apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_WREADY}} 
current_wave_config {EntryConv.wcfg}
add_wave {{/apatb_EntryConv_top/AESL_inst_EntryConv/s_axi_control_WDATA}} 
close_sim
