
Storm_Buster.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002bf4  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08002d80  08002d80  00012d80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002dc8  08002dc8  00012dc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002dcc  08002dcc  00012dcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08002dd0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ram2         00000000  10000000  10000000  00020004  2**0
                  CONTENTS
  7 .bss          00000070  20000004  20000004  00020004  2**2
                  ALLOC
  8 ._user_heap_stack 00000200  20000074  20000074  00020004  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 10 .debug_info   00012bc4  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000022e2  00000000  00000000  00032bf8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000e28  00000000  00000000  00034ee0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000d30  00000000  00000000  00035d08  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005b6b  00000000  00000000  00036a38  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000041b8  00000000  00000000  0003c5a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004075b  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003cb0  00000000  00000000  000407d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000004 	.word	0x20000004
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08002d68 	.word	0x08002d68

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000008 	.word	0x20000008
 80001c8:	08002d68 	.word	0x08002d68

080001cc <__aeabi_drsub>:
 80001cc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d0:	e002      	b.n	80001d8 <__adddf3>
 80001d2:	bf00      	nop

080001d4 <__aeabi_dsub>:
 80001d4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d8 <__adddf3>:
 80001d8:	b530      	push	{r4, r5, lr}
 80001da:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001de:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e2:	ea94 0f05 	teq	r4, r5
 80001e6:	bf08      	it	eq
 80001e8:	ea90 0f02 	teqeq	r0, r2
 80001ec:	bf1f      	itttt	ne
 80001ee:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f2:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fe:	f000 80e2 	beq.w	80003c6 <__adddf3+0x1ee>
 8000202:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000206:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020a:	bfb8      	it	lt
 800020c:	426d      	neglt	r5, r5
 800020e:	dd0c      	ble.n	800022a <__adddf3+0x52>
 8000210:	442c      	add	r4, r5
 8000212:	ea80 0202 	eor.w	r2, r0, r2
 8000216:	ea81 0303 	eor.w	r3, r1, r3
 800021a:	ea82 0000 	eor.w	r0, r2, r0
 800021e:	ea83 0101 	eor.w	r1, r3, r1
 8000222:	ea80 0202 	eor.w	r2, r0, r2
 8000226:	ea81 0303 	eor.w	r3, r1, r3
 800022a:	2d36      	cmp	r5, #54	; 0x36
 800022c:	bf88      	it	hi
 800022e:	bd30      	pophi	{r4, r5, pc}
 8000230:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000234:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000238:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800023c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000240:	d002      	beq.n	8000248 <__adddf3+0x70>
 8000242:	4240      	negs	r0, r0
 8000244:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000248:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800024c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000250:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000254:	d002      	beq.n	800025c <__adddf3+0x84>
 8000256:	4252      	negs	r2, r2
 8000258:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800025c:	ea94 0f05 	teq	r4, r5
 8000260:	f000 80a7 	beq.w	80003b2 <__adddf3+0x1da>
 8000264:	f1a4 0401 	sub.w	r4, r4, #1
 8000268:	f1d5 0e20 	rsbs	lr, r5, #32
 800026c:	db0d      	blt.n	800028a <__adddf3+0xb2>
 800026e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000272:	fa22 f205 	lsr.w	r2, r2, r5
 8000276:	1880      	adds	r0, r0, r2
 8000278:	f141 0100 	adc.w	r1, r1, #0
 800027c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000280:	1880      	adds	r0, r0, r2
 8000282:	fa43 f305 	asr.w	r3, r3, r5
 8000286:	4159      	adcs	r1, r3
 8000288:	e00e      	b.n	80002a8 <__adddf3+0xd0>
 800028a:	f1a5 0520 	sub.w	r5, r5, #32
 800028e:	f10e 0e20 	add.w	lr, lr, #32
 8000292:	2a01      	cmp	r2, #1
 8000294:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000298:	bf28      	it	cs
 800029a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029e:	fa43 f305 	asr.w	r3, r3, r5
 80002a2:	18c0      	adds	r0, r0, r3
 80002a4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002ac:	d507      	bpl.n	80002be <__adddf3+0xe6>
 80002ae:	f04f 0e00 	mov.w	lr, #0
 80002b2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ba:	eb6e 0101 	sbc.w	r1, lr, r1
 80002be:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c2:	d31b      	bcc.n	80002fc <__adddf3+0x124>
 80002c4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c8:	d30c      	bcc.n	80002e4 <__adddf3+0x10c>
 80002ca:	0849      	lsrs	r1, r1, #1
 80002cc:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d4:	f104 0401 	add.w	r4, r4, #1
 80002d8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002dc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e0:	f080 809a 	bcs.w	8000418 <__adddf3+0x240>
 80002e4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e8:	bf08      	it	eq
 80002ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ee:	f150 0000 	adcs.w	r0, r0, #0
 80002f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f6:	ea41 0105 	orr.w	r1, r1, r5
 80002fa:	bd30      	pop	{r4, r5, pc}
 80002fc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000300:	4140      	adcs	r0, r0
 8000302:	eb41 0101 	adc.w	r1, r1, r1
 8000306:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800030a:	f1a4 0401 	sub.w	r4, r4, #1
 800030e:	d1e9      	bne.n	80002e4 <__adddf3+0x10c>
 8000310:	f091 0f00 	teq	r1, #0
 8000314:	bf04      	itt	eq
 8000316:	4601      	moveq	r1, r0
 8000318:	2000      	moveq	r0, #0
 800031a:	fab1 f381 	clz	r3, r1
 800031e:	bf08      	it	eq
 8000320:	3320      	addeq	r3, #32
 8000322:	f1a3 030b 	sub.w	r3, r3, #11
 8000326:	f1b3 0220 	subs.w	r2, r3, #32
 800032a:	da0c      	bge.n	8000346 <__adddf3+0x16e>
 800032c:	320c      	adds	r2, #12
 800032e:	dd08      	ble.n	8000342 <__adddf3+0x16a>
 8000330:	f102 0c14 	add.w	ip, r2, #20
 8000334:	f1c2 020c 	rsb	r2, r2, #12
 8000338:	fa01 f00c 	lsl.w	r0, r1, ip
 800033c:	fa21 f102 	lsr.w	r1, r1, r2
 8000340:	e00c      	b.n	800035c <__adddf3+0x184>
 8000342:	f102 0214 	add.w	r2, r2, #20
 8000346:	bfd8      	it	le
 8000348:	f1c2 0c20 	rsble	ip, r2, #32
 800034c:	fa01 f102 	lsl.w	r1, r1, r2
 8000350:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000354:	bfdc      	itt	le
 8000356:	ea41 010c 	orrle.w	r1, r1, ip
 800035a:	4090      	lslle	r0, r2
 800035c:	1ae4      	subs	r4, r4, r3
 800035e:	bfa2      	ittt	ge
 8000360:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000364:	4329      	orrge	r1, r5
 8000366:	bd30      	popge	{r4, r5, pc}
 8000368:	ea6f 0404 	mvn.w	r4, r4
 800036c:	3c1f      	subs	r4, #31
 800036e:	da1c      	bge.n	80003aa <__adddf3+0x1d2>
 8000370:	340c      	adds	r4, #12
 8000372:	dc0e      	bgt.n	8000392 <__adddf3+0x1ba>
 8000374:	f104 0414 	add.w	r4, r4, #20
 8000378:	f1c4 0220 	rsb	r2, r4, #32
 800037c:	fa20 f004 	lsr.w	r0, r0, r4
 8000380:	fa01 f302 	lsl.w	r3, r1, r2
 8000384:	ea40 0003 	orr.w	r0, r0, r3
 8000388:	fa21 f304 	lsr.w	r3, r1, r4
 800038c:	ea45 0103 	orr.w	r1, r5, r3
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	f1c4 040c 	rsb	r4, r4, #12
 8000396:	f1c4 0220 	rsb	r2, r4, #32
 800039a:	fa20 f002 	lsr.w	r0, r0, r2
 800039e:	fa01 f304 	lsl.w	r3, r1, r4
 80003a2:	ea40 0003 	orr.w	r0, r0, r3
 80003a6:	4629      	mov	r1, r5
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	fa21 f004 	lsr.w	r0, r1, r4
 80003ae:	4629      	mov	r1, r5
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	f094 0f00 	teq	r4, #0
 80003b6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ba:	bf06      	itte	eq
 80003bc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c0:	3401      	addeq	r4, #1
 80003c2:	3d01      	subne	r5, #1
 80003c4:	e74e      	b.n	8000264 <__adddf3+0x8c>
 80003c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ca:	bf18      	it	ne
 80003cc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d0:	d029      	beq.n	8000426 <__adddf3+0x24e>
 80003d2:	ea94 0f05 	teq	r4, r5
 80003d6:	bf08      	it	eq
 80003d8:	ea90 0f02 	teqeq	r0, r2
 80003dc:	d005      	beq.n	80003ea <__adddf3+0x212>
 80003de:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e2:	bf04      	itt	eq
 80003e4:	4619      	moveq	r1, r3
 80003e6:	4610      	moveq	r0, r2
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea91 0f03 	teq	r1, r3
 80003ee:	bf1e      	ittt	ne
 80003f0:	2100      	movne	r1, #0
 80003f2:	2000      	movne	r0, #0
 80003f4:	bd30      	popne	{r4, r5, pc}
 80003f6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fa:	d105      	bne.n	8000408 <__adddf3+0x230>
 80003fc:	0040      	lsls	r0, r0, #1
 80003fe:	4149      	adcs	r1, r1
 8000400:	bf28      	it	cs
 8000402:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000406:	bd30      	pop	{r4, r5, pc}
 8000408:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800040c:	bf3c      	itt	cc
 800040e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000412:	bd30      	popcc	{r4, r5, pc}
 8000414:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000418:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800041c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000420:	f04f 0000 	mov.w	r0, #0
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042a:	bf1a      	itte	ne
 800042c:	4619      	movne	r1, r3
 800042e:	4610      	movne	r0, r2
 8000430:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000434:	bf1c      	itt	ne
 8000436:	460b      	movne	r3, r1
 8000438:	4602      	movne	r2, r0
 800043a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043e:	bf06      	itte	eq
 8000440:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000444:	ea91 0f03 	teqeq	r1, r3
 8000448:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	bf00      	nop

08000450 <__aeabi_ui2d>:
 8000450:	f090 0f00 	teq	r0, #0
 8000454:	bf04      	itt	eq
 8000456:	2100      	moveq	r1, #0
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000460:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000464:	f04f 0500 	mov.w	r5, #0
 8000468:	f04f 0100 	mov.w	r1, #0
 800046c:	e750      	b.n	8000310 <__adddf3+0x138>
 800046e:	bf00      	nop

08000470 <__aeabi_i2d>:
 8000470:	f090 0f00 	teq	r0, #0
 8000474:	bf04      	itt	eq
 8000476:	2100      	moveq	r1, #0
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000480:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000484:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000488:	bf48      	it	mi
 800048a:	4240      	negmi	r0, r0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e73e      	b.n	8000310 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_f2d>:
 8000494:	0042      	lsls	r2, r0, #1
 8000496:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049a:	ea4f 0131 	mov.w	r1, r1, rrx
 800049e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a2:	bf1f      	itttt	ne
 80004a4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004ac:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b0:	4770      	bxne	lr
 80004b2:	f092 0f00 	teq	r2, #0
 80004b6:	bf14      	ite	ne
 80004b8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004cc:	e720      	b.n	8000310 <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_ul2d>:
 80004d0:	ea50 0201 	orrs.w	r2, r0, r1
 80004d4:	bf08      	it	eq
 80004d6:	4770      	bxeq	lr
 80004d8:	b530      	push	{r4, r5, lr}
 80004da:	f04f 0500 	mov.w	r5, #0
 80004de:	e00a      	b.n	80004f6 <__aeabi_l2d+0x16>

080004e0 <__aeabi_l2d>:
 80004e0:	ea50 0201 	orrs.w	r2, r0, r1
 80004e4:	bf08      	it	eq
 80004e6:	4770      	bxeq	lr
 80004e8:	b530      	push	{r4, r5, lr}
 80004ea:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ee:	d502      	bpl.n	80004f6 <__aeabi_l2d+0x16>
 80004f0:	4240      	negs	r0, r0
 80004f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000502:	f43f aedc 	beq.w	80002be <__adddf3+0xe6>
 8000506:	f04f 0203 	mov.w	r2, #3
 800050a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050e:	bf18      	it	ne
 8000510:	3203      	addne	r2, #3
 8000512:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000516:	bf18      	it	ne
 8000518:	3203      	addne	r2, #3
 800051a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051e:	f1c2 0320 	rsb	r3, r2, #32
 8000522:	fa00 fc03 	lsl.w	ip, r0, r3
 8000526:	fa20 f002 	lsr.w	r0, r0, r2
 800052a:	fa01 fe03 	lsl.w	lr, r1, r3
 800052e:	ea40 000e 	orr.w	r0, r0, lr
 8000532:	fa21 f102 	lsr.w	r1, r1, r2
 8000536:	4414      	add	r4, r2
 8000538:	e6c1      	b.n	80002be <__adddf3+0xe6>
 800053a:	bf00      	nop

0800053c <__aeabi_dmul>:
 800053c:	b570      	push	{r4, r5, r6, lr}
 800053e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000542:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000546:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054a:	bf1d      	ittte	ne
 800054c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000550:	ea94 0f0c 	teqne	r4, ip
 8000554:	ea95 0f0c 	teqne	r5, ip
 8000558:	f000 f8de 	bleq	8000718 <__aeabi_dmul+0x1dc>
 800055c:	442c      	add	r4, r5
 800055e:	ea81 0603 	eor.w	r6, r1, r3
 8000562:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000566:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056e:	bf18      	it	ne
 8000570:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000574:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000578:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800057c:	d038      	beq.n	80005f0 <__aeabi_dmul+0xb4>
 800057e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000582:	f04f 0500 	mov.w	r5, #0
 8000586:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000592:	f04f 0600 	mov.w	r6, #0
 8000596:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059a:	f09c 0f00 	teq	ip, #0
 800059e:	bf18      	it	ne
 80005a0:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005ac:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b0:	d204      	bcs.n	80005bc <__aeabi_dmul+0x80>
 80005b2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b6:	416d      	adcs	r5, r5
 80005b8:	eb46 0606 	adc.w	r6, r6, r6
 80005bc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005cc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d4:	bf88      	it	hi
 80005d6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005da:	d81e      	bhi.n	800061a <__aeabi_dmul+0xde>
 80005dc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	bd70      	pop	{r4, r5, r6, pc}
 80005f0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f4:	ea46 0101 	orr.w	r1, r6, r1
 80005f8:	ea40 0002 	orr.w	r0, r0, r2
 80005fc:	ea81 0103 	eor.w	r1, r1, r3
 8000600:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000604:	bfc2      	ittt	gt
 8000606:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060e:	bd70      	popgt	{r4, r5, r6, pc}
 8000610:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000614:	f04f 0e00 	mov.w	lr, #0
 8000618:	3c01      	subs	r4, #1
 800061a:	f300 80ab 	bgt.w	8000774 <__aeabi_dmul+0x238>
 800061e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000622:	bfde      	ittt	le
 8000624:	2000      	movle	r0, #0
 8000626:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062a:	bd70      	pople	{r4, r5, r6, pc}
 800062c:	f1c4 0400 	rsb	r4, r4, #0
 8000630:	3c20      	subs	r4, #32
 8000632:	da35      	bge.n	80006a0 <__aeabi_dmul+0x164>
 8000634:	340c      	adds	r4, #12
 8000636:	dc1b      	bgt.n	8000670 <__aeabi_dmul+0x134>
 8000638:	f104 0414 	add.w	r4, r4, #20
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f305 	lsl.w	r3, r0, r5
 8000644:	fa20 f004 	lsr.w	r0, r0, r4
 8000648:	fa01 f205 	lsl.w	r2, r1, r5
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000654:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000658:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800065c:	fa21 f604 	lsr.w	r6, r1, r4
 8000660:	eb42 0106 	adc.w	r1, r2, r6
 8000664:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000668:	bf08      	it	eq
 800066a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066e:	bd70      	pop	{r4, r5, r6, pc}
 8000670:	f1c4 040c 	rsb	r4, r4, #12
 8000674:	f1c4 0520 	rsb	r5, r4, #32
 8000678:	fa00 f304 	lsl.w	r3, r0, r4
 800067c:	fa20 f005 	lsr.w	r0, r0, r5
 8000680:	fa01 f204 	lsl.w	r2, r1, r4
 8000684:	ea40 0002 	orr.w	r0, r0, r2
 8000688:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800068c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000690:	f141 0100 	adc.w	r1, r1, #0
 8000694:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000698:	bf08      	it	eq
 800069a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069e:	bd70      	pop	{r4, r5, r6, pc}
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f205 	lsl.w	r2, r0, r5
 80006a8:	ea4e 0e02 	orr.w	lr, lr, r2
 80006ac:	fa20 f304 	lsr.w	r3, r0, r4
 80006b0:	fa01 f205 	lsl.w	r2, r1, r5
 80006b4:	ea43 0302 	orr.w	r3, r3, r2
 80006b8:	fa21 f004 	lsr.w	r0, r1, r4
 80006bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c0:	fa21 f204 	lsr.w	r2, r1, r4
 80006c4:	ea20 0002 	bic.w	r0, r0, r2
 80006c8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d0:	bf08      	it	eq
 80006d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d6:	bd70      	pop	{r4, r5, r6, pc}
 80006d8:	f094 0f00 	teq	r4, #0
 80006dc:	d10f      	bne.n	80006fe <__aeabi_dmul+0x1c2>
 80006de:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e2:	0040      	lsls	r0, r0, #1
 80006e4:	eb41 0101 	adc.w	r1, r1, r1
 80006e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006ec:	bf08      	it	eq
 80006ee:	3c01      	subeq	r4, #1
 80006f0:	d0f7      	beq.n	80006e2 <__aeabi_dmul+0x1a6>
 80006f2:	ea41 0106 	orr.w	r1, r1, r6
 80006f6:	f095 0f00 	teq	r5, #0
 80006fa:	bf18      	it	ne
 80006fc:	4770      	bxne	lr
 80006fe:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000702:	0052      	lsls	r2, r2, #1
 8000704:	eb43 0303 	adc.w	r3, r3, r3
 8000708:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800070c:	bf08      	it	eq
 800070e:	3d01      	subeq	r5, #1
 8000710:	d0f7      	beq.n	8000702 <__aeabi_dmul+0x1c6>
 8000712:	ea43 0306 	orr.w	r3, r3, r6
 8000716:	4770      	bx	lr
 8000718:	ea94 0f0c 	teq	r4, ip
 800071c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000720:	bf18      	it	ne
 8000722:	ea95 0f0c 	teqne	r5, ip
 8000726:	d00c      	beq.n	8000742 <__aeabi_dmul+0x206>
 8000728:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800072c:	bf18      	it	ne
 800072e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000732:	d1d1      	bne.n	80006d8 <__aeabi_dmul+0x19c>
 8000734:	ea81 0103 	eor.w	r1, r1, r3
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	f04f 0000 	mov.w	r0, #0
 8000740:	bd70      	pop	{r4, r5, r6, pc}
 8000742:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000746:	bf06      	itte	eq
 8000748:	4610      	moveq	r0, r2
 800074a:	4619      	moveq	r1, r3
 800074c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000750:	d019      	beq.n	8000786 <__aeabi_dmul+0x24a>
 8000752:	ea94 0f0c 	teq	r4, ip
 8000756:	d102      	bne.n	800075e <__aeabi_dmul+0x222>
 8000758:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800075c:	d113      	bne.n	8000786 <__aeabi_dmul+0x24a>
 800075e:	ea95 0f0c 	teq	r5, ip
 8000762:	d105      	bne.n	8000770 <__aeabi_dmul+0x234>
 8000764:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000768:	bf1c      	itt	ne
 800076a:	4610      	movne	r0, r2
 800076c:	4619      	movne	r1, r3
 800076e:	d10a      	bne.n	8000786 <__aeabi_dmul+0x24a>
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800077c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078e:	bd70      	pop	{r4, r5, r6, pc}

08000790 <__aeabi_ddiv>:
 8000790:	b570      	push	{r4, r5, r6, lr}
 8000792:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000796:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079e:	bf1d      	ittte	ne
 80007a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a4:	ea94 0f0c 	teqne	r4, ip
 80007a8:	ea95 0f0c 	teqne	r5, ip
 80007ac:	f000 f8a7 	bleq	80008fe <__aeabi_ddiv+0x16e>
 80007b0:	eba4 0405 	sub.w	r4, r4, r5
 80007b4:	ea81 0e03 	eor.w	lr, r1, r3
 80007b8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007bc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c0:	f000 8088 	beq.w	80008d4 <__aeabi_ddiv+0x144>
 80007c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007cc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007dc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e8:	429d      	cmp	r5, r3
 80007ea:	bf08      	it	eq
 80007ec:	4296      	cmpeq	r6, r2
 80007ee:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f6:	d202      	bcs.n	80007fe <__aeabi_ddiv+0x6e>
 80007f8:	085b      	lsrs	r3, r3, #1
 80007fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fe:	1ab6      	subs	r6, r6, r2
 8000800:	eb65 0503 	sbc.w	r5, r5, r3
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000812:	ebb6 0e02 	subs.w	lr, r6, r2
 8000816:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081a:	bf22      	ittt	cs
 800081c:	1ab6      	subcs	r6, r6, r2
 800081e:	4675      	movcs	r5, lr
 8000820:	ea40 000c 	orrcs.w	r0, r0, ip
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	ebb6 0e02 	subs.w	lr, r6, r2
 800082e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000832:	bf22      	ittt	cs
 8000834:	1ab6      	subcs	r6, r6, r2
 8000836:	4675      	movcs	r5, lr
 8000838:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	ebb6 0e02 	subs.w	lr, r6, r2
 8000846:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084a:	bf22      	ittt	cs
 800084c:	1ab6      	subcs	r6, r6, r2
 800084e:	4675      	movcs	r5, lr
 8000850:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	ebb6 0e02 	subs.w	lr, r6, r2
 800085e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000862:	bf22      	ittt	cs
 8000864:	1ab6      	subcs	r6, r6, r2
 8000866:	4675      	movcs	r5, lr
 8000868:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800086c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000870:	d018      	beq.n	80008a4 <__aeabi_ddiv+0x114>
 8000872:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000876:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000882:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000886:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088e:	d1c0      	bne.n	8000812 <__aeabi_ddiv+0x82>
 8000890:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000894:	d10b      	bne.n	80008ae <__aeabi_ddiv+0x11e>
 8000896:	ea41 0100 	orr.w	r1, r1, r0
 800089a:	f04f 0000 	mov.w	r0, #0
 800089e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a2:	e7b6      	b.n	8000812 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	bf04      	itt	eq
 80008aa:	4301      	orreq	r1, r0
 80008ac:	2000      	moveq	r0, #0
 80008ae:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b2:	bf88      	it	hi
 80008b4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b8:	f63f aeaf 	bhi.w	800061a <__aeabi_dmul+0xde>
 80008bc:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c0:	bf04      	itt	eq
 80008c2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ca:	f150 0000 	adcs.w	r0, r0, #0
 80008ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d2:	bd70      	pop	{r4, r5, r6, pc}
 80008d4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008dc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e0:	bfc2      	ittt	gt
 80008e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ea:	bd70      	popgt	{r4, r5, r6, pc}
 80008ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f0:	f04f 0e00 	mov.w	lr, #0
 80008f4:	3c01      	subs	r4, #1
 80008f6:	e690      	b.n	800061a <__aeabi_dmul+0xde>
 80008f8:	ea45 0e06 	orr.w	lr, r5, r6
 80008fc:	e68d      	b.n	800061a <__aeabi_dmul+0xde>
 80008fe:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000902:	ea94 0f0c 	teq	r4, ip
 8000906:	bf08      	it	eq
 8000908:	ea95 0f0c 	teqeq	r5, ip
 800090c:	f43f af3b 	beq.w	8000786 <__aeabi_dmul+0x24a>
 8000910:	ea94 0f0c 	teq	r4, ip
 8000914:	d10a      	bne.n	800092c <__aeabi_ddiv+0x19c>
 8000916:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091a:	f47f af34 	bne.w	8000786 <__aeabi_dmul+0x24a>
 800091e:	ea95 0f0c 	teq	r5, ip
 8000922:	f47f af25 	bne.w	8000770 <__aeabi_dmul+0x234>
 8000926:	4610      	mov	r0, r2
 8000928:	4619      	mov	r1, r3
 800092a:	e72c      	b.n	8000786 <__aeabi_dmul+0x24a>
 800092c:	ea95 0f0c 	teq	r5, ip
 8000930:	d106      	bne.n	8000940 <__aeabi_ddiv+0x1b0>
 8000932:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000936:	f43f aefd 	beq.w	8000734 <__aeabi_dmul+0x1f8>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e722      	b.n	8000786 <__aeabi_dmul+0x24a>
 8000940:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000944:	bf18      	it	ne
 8000946:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094a:	f47f aec5 	bne.w	80006d8 <__aeabi_dmul+0x19c>
 800094e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000952:	f47f af0d 	bne.w	8000770 <__aeabi_dmul+0x234>
 8000956:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095a:	f47f aeeb 	bne.w	8000734 <__aeabi_dmul+0x1f8>
 800095e:	e712      	b.n	8000786 <__aeabi_dmul+0x24a>

08000960 <__aeabi_d2f>:
 8000960:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000964:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000968:	bf24      	itt	cs
 800096a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800096e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000972:	d90d      	bls.n	8000990 <__aeabi_d2f+0x30>
 8000974:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000978:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800097c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000980:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000984:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000988:	bf08      	it	eq
 800098a:	f020 0001 	biceq.w	r0, r0, #1
 800098e:	4770      	bx	lr
 8000990:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000994:	d121      	bne.n	80009da <__aeabi_d2f+0x7a>
 8000996:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800099a:	bfbc      	itt	lt
 800099c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009a0:	4770      	bxlt	lr
 80009a2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009aa:	f1c2 0218 	rsb	r2, r2, #24
 80009ae:	f1c2 0c20 	rsb	ip, r2, #32
 80009b2:	fa10 f30c 	lsls.w	r3, r0, ip
 80009b6:	fa20 f002 	lsr.w	r0, r0, r2
 80009ba:	bf18      	it	ne
 80009bc:	f040 0001 	orrne.w	r0, r0, #1
 80009c0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009c8:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009cc:	ea40 000c 	orr.w	r0, r0, ip
 80009d0:	fa23 f302 	lsr.w	r3, r3, r2
 80009d4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009d8:	e7cc      	b.n	8000974 <__aeabi_d2f+0x14>
 80009da:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009de:	d107      	bne.n	80009f0 <__aeabi_d2f+0x90>
 80009e0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e4:	bf1e      	ittt	ne
 80009e6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009ea:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009ee:	4770      	bxne	lr
 80009f0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009f4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009f8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  uwTick++;
 8000a04:	4b04      	ldr	r3, [pc, #16]	; (8000a18 <HAL_IncTick+0x18>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	3301      	adds	r3, #1
 8000a0a:	4a03      	ldr	r2, [pc, #12]	; (8000a18 <HAL_IncTick+0x18>)
 8000a0c:	6013      	str	r3, [r2, #0]
}
 8000a0e:	bf00      	nop
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr
 8000a18:	20000020 	.word	0x20000020

08000a1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim: TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	691b      	ldr	r3, [r3, #16]
 8000a2a:	f003 0302 	and.w	r3, r3, #2
 8000a2e:	2b02      	cmp	r3, #2
 8000a30:	d122      	bne.n	8000a78 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	68db      	ldr	r3, [r3, #12]
 8000a38:	f003 0302 	and.w	r3, r3, #2
 8000a3c:	2b02      	cmp	r3, #2
 8000a3e:	d11b      	bne.n	8000a78 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	f06f 0202 	mvn.w	r2, #2
 8000a48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	699b      	ldr	r3, [r3, #24]
 8000a56:	f003 0303 	and.w	r3, r3, #3
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d003      	beq.n	8000a66 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8000a5e:	6878      	ldr	r0, [r7, #4]
 8000a60:	f000 f8ee 	bl	8000c40 <HAL_TIM_IC_CaptureCallback>
 8000a64:	e005      	b.n	8000a72 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000a66:	6878      	ldr	r0, [r7, #4]
 8000a68:	f000 f8e0 	bl	8000c2c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000a6c:	6878      	ldr	r0, [r7, #4]
 8000a6e:	f000 f8f1 	bl	8000c54 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	2200      	movs	r2, #0
 8000a76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	691b      	ldr	r3, [r3, #16]
 8000a7e:	f003 0304 	and.w	r3, r3, #4
 8000a82:	2b04      	cmp	r3, #4
 8000a84:	d122      	bne.n	8000acc <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	68db      	ldr	r3, [r3, #12]
 8000a8c:	f003 0304 	and.w	r3, r3, #4
 8000a90:	2b04      	cmp	r3, #4
 8000a92:	d11b      	bne.n	8000acc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	f06f 0204 	mvn.w	r2, #4
 8000a9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	2202      	movs	r2, #2
 8000aa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	699b      	ldr	r3, [r3, #24]
 8000aaa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d003      	beq.n	8000aba <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8000ab2:	6878      	ldr	r0, [r7, #4]
 8000ab4:	f000 f8c4 	bl	8000c40 <HAL_TIM_IC_CaptureCallback>
 8000ab8:	e005      	b.n	8000ac6 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000aba:	6878      	ldr	r0, [r7, #4]
 8000abc:	f000 f8b6 	bl	8000c2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000ac0:	6878      	ldr	r0, [r7, #4]
 8000ac2:	f000 f8c7 	bl	8000c54 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	2200      	movs	r2, #0
 8000aca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	691b      	ldr	r3, [r3, #16]
 8000ad2:	f003 0308 	and.w	r3, r3, #8
 8000ad6:	2b08      	cmp	r3, #8
 8000ad8:	d122      	bne.n	8000b20 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	68db      	ldr	r3, [r3, #12]
 8000ae0:	f003 0308 	and.w	r3, r3, #8
 8000ae4:	2b08      	cmp	r3, #8
 8000ae6:	d11b      	bne.n	8000b20 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	f06f 0208 	mvn.w	r2, #8
 8000af0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	2204      	movs	r2, #4
 8000af6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	69db      	ldr	r3, [r3, #28]
 8000afe:	f003 0303 	and.w	r3, r3, #3
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d003      	beq.n	8000b0e <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8000b06:	6878      	ldr	r0, [r7, #4]
 8000b08:	f000 f89a 	bl	8000c40 <HAL_TIM_IC_CaptureCallback>
 8000b0c:	e005      	b.n	8000b1a <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000b0e:	6878      	ldr	r0, [r7, #4]
 8000b10:	f000 f88c 	bl	8000c2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000b14:	6878      	ldr	r0, [r7, #4]
 8000b16:	f000 f89d 	bl	8000c54 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	691b      	ldr	r3, [r3, #16]
 8000b26:	f003 0310 	and.w	r3, r3, #16
 8000b2a:	2b10      	cmp	r3, #16
 8000b2c:	d122      	bne.n	8000b74 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	68db      	ldr	r3, [r3, #12]
 8000b34:	f003 0310 	and.w	r3, r3, #16
 8000b38:	2b10      	cmp	r3, #16
 8000b3a:	d11b      	bne.n	8000b74 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	f06f 0210 	mvn.w	r2, #16
 8000b44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	2208      	movs	r2, #8
 8000b4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	69db      	ldr	r3, [r3, #28]
 8000b52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d003      	beq.n	8000b62 <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8000b5a:	6878      	ldr	r0, [r7, #4]
 8000b5c:	f000 f870 	bl	8000c40 <HAL_TIM_IC_CaptureCallback>
 8000b60:	e005      	b.n	8000b6e <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000b62:	6878      	ldr	r0, [r7, #4]
 8000b64:	f000 f862 	bl	8000c2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000b68:	6878      	ldr	r0, [r7, #4]
 8000b6a:	f000 f873 	bl	8000c54 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	2200      	movs	r2, #0
 8000b72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	691b      	ldr	r3, [r3, #16]
 8000b7a:	f003 0301 	and.w	r3, r3, #1
 8000b7e:	2b01      	cmp	r3, #1
 8000b80:	d10e      	bne.n	8000ba0 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	68db      	ldr	r3, [r3, #12]
 8000b88:	f003 0301 	and.w	r3, r3, #1
 8000b8c:	2b01      	cmp	r3, #1
 8000b8e:	d107      	bne.n	8000ba0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	f06f 0201 	mvn.w	r2, #1
 8000b98:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8000b9a:	6878      	ldr	r0, [r7, #4]
 8000b9c:	f000 f882 	bl	8000ca4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	691b      	ldr	r3, [r3, #16]
 8000ba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000baa:	2b80      	cmp	r3, #128	; 0x80
 8000bac:	d10e      	bne.n	8000bcc <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	68db      	ldr	r3, [r3, #12]
 8000bb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bb8:	2b80      	cmp	r3, #128	; 0x80
 8000bba:	d107      	bne.n	8000bcc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8000bc4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8000bc6:	6878      	ldr	r0, [r7, #4]
 8000bc8:	f000 f862 	bl	8000c90 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	691b      	ldr	r3, [r3, #16]
 8000bd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000bd6:	2b40      	cmp	r3, #64	; 0x40
 8000bd8:	d10e      	bne.n	8000bf8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	68db      	ldr	r3, [r3, #12]
 8000be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000be4:	2b40      	cmp	r3, #64	; 0x40
 8000be6:	d107      	bne.n	8000bf8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8000bf0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8000bf2:	6878      	ldr	r0, [r7, #4]
 8000bf4:	f000 f838 	bl	8000c68 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	691b      	ldr	r3, [r3, #16]
 8000bfe:	f003 0320 	and.w	r3, r3, #32
 8000c02:	2b20      	cmp	r3, #32
 8000c04:	d10e      	bne.n	8000c24 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	68db      	ldr	r3, [r3, #12]
 8000c0c:	f003 0320 	and.w	r3, r3, #32
 8000c10:	2b20      	cmp	r3, #32
 8000c12:	d107      	bne.n	8000c24 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	f06f 0220 	mvn.w	r2, #32
 8000c1c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8000c1e:	6878      	ldr	r0, [r7, #4]
 8000c20:	f000 f82c 	bl	8000c7c <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8000c24:	bf00      	nop
 8000c26:	3708      	adds	r7, #8
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}

08000c2c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8000c34:	bf00      	nop
 8000c36:	370c      	adds	r7, #12
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr

08000c40 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8000c48:	bf00      	nop
 8000c4a:	370c      	adds	r7, #12
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr

08000c54 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8000c5c:	bf00      	nop
 8000c5e:	370c      	adds	r7, #12
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr

08000c68 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8000c70:	bf00      	nop
 8000c72:	370c      	adds	r7, #12
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr

08000c7c <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8000c84:	bf00      	nop
 8000c86:	370c      	adds	r7, #12
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr

08000c90 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b083      	sub	sp, #12
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8000c98:	bf00      	nop
 8000c9a:	370c      	adds	r7, #12
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr

08000ca4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  HAL_IncTick();
 8000cac:	f7ff fea8 	bl	8000a00 <HAL_IncTick>
}
 8000cb0:	bf00      	nop
 8000cb2:	3708      	adds	r7, #8
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}

08000cb8 <TIM6_DAC_IRQHandler>:
  * @brief  This function handles TIM interrupt request.
  * @param  None
  * @retval None
  */
void TIM6_DAC_IRQHandler(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&TimHandle);
 8000cbc:	4802      	ldr	r0, [pc, #8]	; (8000cc8 <TIM6_DAC_IRQHandler+0x10>)
 8000cbe:	f7ff fead 	bl	8000a1c <HAL_TIM_IRQHandler>
}
 8000cc2:	bf00      	nop
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	20000024 	.word	0x20000024

08000ccc <LL_I2C_Enable>:
  * @rmtoll CR1          PE            LL_I2C_Enable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	f043 0201 	orr.w	r2, r3, #1
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	601a      	str	r2, [r3, #0]
}
 8000ce0:	bf00      	nop
 8000ce2:	370c      	adds	r7, #12
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr

08000cec <LL_I2C_Disable>:
  * @rmtoll CR1          PE            LL_I2C_Disable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	f023 0201 	bic.w	r2, r3, #1
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	601a      	str	r2, [r3, #0]
}
 8000d00:	bf00      	nop
 8000d02:	370c      	adds	r7, #12
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr

08000d0c <LL_I2C_ConfigFilters>:
  *         This parameter is used to configure the digital noise filter on SDA and SCL input.
  *         The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigFilters(I2C_TypeDef *I2Cx, uint32_t AnalogFilter, uint32_t DigitalFilter)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b085      	sub	sp, #20
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	60f8      	str	r0, [r7, #12]
 8000d14:	60b9      	str	r1, [r7, #8]
 8000d16:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	0219      	lsls	r1, r3, #8
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	430b      	orrs	r3, r1
 8000d28:	431a      	orrs	r2, r3
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	601a      	str	r2, [r3, #0]
}
 8000d2e:	bf00      	nop
 8000d30:	3714      	adds	r7, #20
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr

08000d3a <LL_I2C_SetOwnAddress1>:
  *         @arg @ref LL_I2C_OWNADDRESS1_7BIT
  *         @arg @ref LL_I2C_OWNADDRESS1_10BIT
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx, uint32_t OwnAddress1, uint32_t OwnAddrSize)
{
 8000d3a:	b480      	push	{r7}
 8000d3c:	b085      	sub	sp, #20
 8000d3e:	af00      	add	r7, sp, #0
 8000d40:	60f8      	str	r0, [r7, #12]
 8000d42:	60b9      	str	r1, [r7, #8]
 8000d44:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	689b      	ldr	r3, [r3, #8]
 8000d4a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8000d4e:	f023 0307 	bic.w	r3, r3, #7
 8000d52:	68b9      	ldr	r1, [r7, #8]
 8000d54:	687a      	ldr	r2, [r7, #4]
 8000d56:	430a      	orrs	r2, r1
 8000d58:	431a      	orrs	r2, r3
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	609a      	str	r2, [r3, #8]
}
 8000d5e:	bf00      	nop
 8000d60:	3714      	adds	r7, #20
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr

08000d6a <LL_I2C_EnableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_EnableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableOwnAddress1(I2C_TypeDef *I2Cx)
{
 8000d6a:	b480      	push	{r7}
 8000d6c:	b083      	sub	sp, #12
 8000d6e:	af00      	add	r7, sp, #0
 8000d70:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	689b      	ldr	r3, [r3, #8]
 8000d76:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	609a      	str	r2, [r3, #8]
}
 8000d7e:	bf00      	nop
 8000d80:	370c      	adds	r7, #12
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr

08000d8a <LL_I2C_DisableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_DisableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress1(I2C_TypeDef *I2Cx)
{
 8000d8a:	b480      	push	{r7}
 8000d8c:	b083      	sub	sp, #12
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	689b      	ldr	r3, [r3, #8]
 8000d96:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	609a      	str	r2, [r3, #8]
}
 8000d9e:	bf00      	nop
 8000da0:	370c      	adds	r7, #12
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr

08000daa <LL_I2C_SetTiming>:
  * @param  Timing This parameter must be a value between Min_Data=0 and Max_Data=0xFFFFFFFF.
  * @note   This parameter is computed with the STM32CubeMX Tool.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTiming(I2C_TypeDef *I2Cx, uint32_t Timing)
{
 8000daa:	b480      	push	{r7}
 8000dac:	b083      	sub	sp, #12
 8000dae:	af00      	add	r7, sp, #0
 8000db0:	6078      	str	r0, [r7, #4]
 8000db2:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	683a      	ldr	r2, [r7, #0]
 8000db8:	611a      	str	r2, [r3, #16]
}
 8000dba:	bf00      	nop
 8000dbc:	370c      	adds	r7, #12
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr

08000dc6 <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 8000dc6:	b480      	push	{r7}
 8000dc8:	b083      	sub	sp, #12
 8000dca:	af00      	add	r7, sp, #0
 8000dcc:	6078      	str	r0, [r7, #4]
 8000dce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	431a      	orrs	r2, r3
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	601a      	str	r2, [r3, #0]
}
 8000de0:	bf00      	nop
 8000de2:	370c      	adds	r7, #12
 8000de4:	46bd      	mov	sp, r7
 8000de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dea:	4770      	bx	lr

08000dec <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b083      	sub	sp, #12
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
 8000df4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	431a      	orrs	r2, r3
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	605a      	str	r2, [r3, #4]
}
 8000e06:	bf00      	nop
 8000e08:	370c      	adds	r7, #12
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr

08000e12 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8000e12:	b580      	push	{r7, lr}
 8000e14:	b082      	sub	sp, #8
 8000e16:	af00      	add	r7, sp, #0
 8000e18:	6078      	str	r0, [r7, #4]
 8000e1a:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8000e1c:	6878      	ldr	r0, [r7, #4]
 8000e1e:	f7ff ff65 	bl	8000cec <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	6899      	ldr	r1, [r3, #8]
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	68db      	ldr	r3, [r3, #12]
 8000e2a:	461a      	mov	r2, r3
 8000e2c:	6878      	ldr	r0, [r7, #4]
 8000e2e:	f7ff ff6d 	bl	8000d0c <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	4619      	mov	r1, r3
 8000e38:	6878      	ldr	r0, [r7, #4]
 8000e3a:	f7ff ffb6 	bl	8000daa <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8000e3e:	6878      	ldr	r0, [r7, #4]
 8000e40:	f7ff ff44 	bl	8000ccc <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 8000e44:	6878      	ldr	r0, [r7, #4]
 8000e46:	f7ff ffa0 	bl	8000d8a <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	6919      	ldr	r1, [r3, #16]
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	699b      	ldr	r3, [r3, #24]
 8000e52:	461a      	mov	r2, r3
 8000e54:	6878      	ldr	r0, [r7, #4]
 8000e56:	f7ff ff70 	bl	8000d3a <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	691b      	ldr	r3, [r3, #16]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d002      	beq.n	8000e68 <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 8000e62:	6878      	ldr	r0, [r7, #4]
 8000e64:	f7ff ff81 	bl	8000d6a <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f7ff ffa9 	bl	8000dc6 <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	695b      	ldr	r3, [r3, #20]
 8000e78:	4619      	mov	r1, r3
 8000e7a:	6878      	ldr	r0, [r7, #4]
 8000e7c:	f7ff ffb6 	bl	8000dec <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8000e80:	2301      	movs	r3, #1
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	3708      	adds	r7, #8
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
	...

08000e8c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000e90:	4b07      	ldr	r3, [pc, #28]	; (8000eb0 <LL_RCC_HSI_IsReady+0x24>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000e9c:	bf0c      	ite	eq
 8000e9e:	2301      	moveq	r3, #1
 8000ea0:	2300      	movne	r3, #0
 8000ea2:	b2db      	uxtb	r3, r3
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	40021000 	.word	0x40021000

08000eb4 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8000eb8:	4b07      	ldr	r3, [pc, #28]	; (8000ed8 <LL_RCC_LSE_IsReady+0x24>)
 8000eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000ebe:	f003 0302 	and.w	r3, r3, #2
 8000ec2:	2b02      	cmp	r3, #2
 8000ec4:	bf0c      	ite	eq
 8000ec6:	2301      	moveq	r3, #1
 8000ec8:	2300      	movne	r3, #0
 8000eca:	b2db      	uxtb	r3, r3
}
 8000ecc:	4618      	mov	r0, r3
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	40021000 	.word	0x40021000

08000edc <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL));
 8000ee0:	4b06      	ldr	r3, [pc, #24]	; (8000efc <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f003 0308 	and.w	r3, r3, #8
 8000ee8:	2b08      	cmp	r3, #8
 8000eea:	bf0c      	ite	eq
 8000eec:	2301      	moveq	r3, #1
 8000eee:	2300      	movne	r3, #0
 8000ef0:	b2db      	uxtb	r3, r3
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr
 8000efc:	40021000 	.word	0x40021000

08000f00 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8000f04:	4b04      	ldr	r3, [pc, #16]	; (8000f18 <LL_RCC_MSI_GetRange+0x18>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop
 8000f18:	40021000 	.word	0x40021000

08000f1c <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8000f20:	4b04      	ldr	r3, [pc, #16]	; (8000f34 <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 8000f22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000f26:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr
 8000f34:	40021000 	.word	0x40021000

08000f38 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000f3c:	4b04      	ldr	r3, [pc, #16]	; (8000f50 <LL_RCC_GetSysClkSource+0x18>)
 8000f3e:	689b      	ldr	r3, [r3, #8]
 8000f40:	f003 030c 	and.w	r3, r3, #12
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	40021000 	.word	0x40021000

08000f54 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8000f58:	4b04      	ldr	r3, [pc, #16]	; (8000f6c <LL_RCC_GetAHBPrescaler+0x18>)
 8000f5a:	689b      	ldr	r3, [r3, #8]
 8000f5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	40021000 	.word	0x40021000

08000f70 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8000f74:	4b04      	ldr	r3, [pc, #16]	; (8000f88 <LL_RCC_GetAPB1Prescaler+0x18>)
 8000f76:	689b      	ldr	r3, [r3, #8]
 8000f78:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	40021000 	.word	0x40021000

08000f8c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8000f90:	4b04      	ldr	r3, [pc, #16]	; (8000fa4 <LL_RCC_GetAPB2Prescaler+0x18>)
 8000f92:	689b      	ldr	r3, [r3, #8]
 8000f94:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	40021000 	.word	0x40021000

08000fa8 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8000fb0:	4b06      	ldr	r3, [pc, #24]	; (8000fcc <LL_RCC_GetUSARTClockSource+0x24>)
 8000fb2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	401a      	ands	r2, r3
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	041b      	lsls	r3, r3, #16
 8000fbe:	4313      	orrs	r3, r2
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	370c      	adds	r7, #12
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fca:	4770      	bx	lr
 8000fcc:	40021000 	.word	0x40021000

08000fd0 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 8 and 86
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8000fd4:	4b04      	ldr	r3, [pc, #16]	; (8000fe8 <LL_RCC_PLL_GetN+0x18>)
 8000fd6:	68db      	ldr	r3, [r3, #12]
 8000fd8:	0a1b      	lsrs	r3, r3, #8
 8000fda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr
 8000fe8:	40021000 	.word	0x40021000

08000fec <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_4
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8000ff0:	4b04      	ldr	r3, [pc, #16]	; (8001004 <LL_RCC_PLL_GetR+0x18>)
 8000ff2:	68db      	ldr	r3, [r3, #12]
 8000ff4:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	40021000 	.word	0x40021000

08001008 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800100c:	4b04      	ldr	r3, [pc, #16]	; (8001020 <LL_RCC_PLL_GetMainSource+0x18>)
 800100e:	68db      	ldr	r3, [r3, #12]
 8001010:	f003 0303 	and.w	r3, r3, #3
}
 8001014:	4618      	mov	r0, r3
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	40021000 	.word	0x40021000

08001024 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_16 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001028:	4b04      	ldr	r3, [pc, #16]	; (800103c <LL_RCC_PLL_GetDivider+0x18>)
 800102a:	68db      	ldr	r3, [r3, #12]
 800102c:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8001030:	4618      	mov	r0, r3
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	40021000 	.word	0x40021000

08001040 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8001048:	2300      	movs	r3, #0
 800104a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	2b03      	cmp	r3, #3
 8001050:	d12e      	bne.n	80010b0 <LL_RCC_GetUSARTClockFreq+0x70>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f7ff ffa8 	bl	8000fa8 <LL_RCC_GetUSARTClockSource>
 8001058:	4603      	mov	r3, r0
 800105a:	4a4f      	ldr	r2, [pc, #316]	; (8001198 <LL_RCC_GetUSARTClockFreq+0x158>)
 800105c:	4293      	cmp	r3, r2
 800105e:	d009      	beq.n	8001074 <LL_RCC_GetUSARTClockFreq+0x34>
 8001060:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8001064:	d00e      	beq.n	8001084 <LL_RCC_GetUSARTClockFreq+0x44>
 8001066:	4a4d      	ldr	r2, [pc, #308]	; (800119c <LL_RCC_GetUSARTClockFreq+0x15c>)
 8001068:	4293      	cmp	r3, r2
 800106a:	d114      	bne.n	8001096 <LL_RCC_GetUSARTClockFreq+0x56>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800106c:	f000 f8a2 	bl	80011b4 <RCC_GetSystemClockFreq>
 8001070:	60f8      	str	r0, [r7, #12]
        break;
 8001072:	e08b      	b.n	800118c <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8001074:	f7ff ff0a 	bl	8000e8c <LL_RCC_HSI_IsReady>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d07b      	beq.n	8001176 <LL_RCC_GetUSARTClockFreq+0x136>
        {
          usart_frequency = HSI_VALUE;
 800107e:	4b48      	ldr	r3, [pc, #288]	; (80011a0 <LL_RCC_GetUSARTClockFreq+0x160>)
 8001080:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001082:	e078      	b.n	8001176 <LL_RCC_GetUSARTClockFreq+0x136>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8001084:	f7ff ff16 	bl	8000eb4 <LL_RCC_LSE_IsReady>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d075      	beq.n	800117a <LL_RCC_GetUSARTClockFreq+0x13a>
        {
          usart_frequency = LSE_VALUE;
 800108e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001092:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001094:	e071      	b.n	800117a <LL_RCC_GetUSARTClockFreq+0x13a>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001096:	f000 f88d 	bl	80011b4 <RCC_GetSystemClockFreq>
 800109a:	4603      	mov	r3, r0
 800109c:	4618      	mov	r0, r3
 800109e:	f000 f91b 	bl	80012d8 <RCC_GetHCLKClockFreq>
 80010a2:	4603      	mov	r3, r0
 80010a4:	4618      	mov	r0, r3
 80010a6:	f000 f941 	bl	800132c <RCC_GetPCLK2ClockFreq>
 80010aa:	60f8      	str	r0, [r7, #12]
        break;
 80010ac:	bf00      	nop
 80010ae:	e06d      	b.n	800118c <LL_RCC_GetUSARTClockFreq+0x14c>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2b0c      	cmp	r3, #12
 80010b4:	d12e      	bne.n	8001114 <LL_RCC_GetUSARTClockFreq+0xd4>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f7ff ff76 	bl	8000fa8 <LL_RCC_GetUSARTClockSource>
 80010bc:	4603      	mov	r3, r0
 80010be:	4a39      	ldr	r2, [pc, #228]	; (80011a4 <LL_RCC_GetUSARTClockFreq+0x164>)
 80010c0:	4293      	cmp	r3, r2
 80010c2:	d009      	beq.n	80010d8 <LL_RCC_GetUSARTClockFreq+0x98>
 80010c4:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 80010c8:	d00e      	beq.n	80010e8 <LL_RCC_GetUSARTClockFreq+0xa8>
 80010ca:	4a37      	ldr	r2, [pc, #220]	; (80011a8 <LL_RCC_GetUSARTClockFreq+0x168>)
 80010cc:	4293      	cmp	r3, r2
 80010ce:	d114      	bne.n	80010fa <LL_RCC_GetUSARTClockFreq+0xba>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80010d0:	f000 f870 	bl	80011b4 <RCC_GetSystemClockFreq>
 80010d4:	60f8      	str	r0, [r7, #12]
        break;
 80010d6:	e059      	b.n	800118c <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 80010d8:	f7ff fed8 	bl	8000e8c <LL_RCC_HSI_IsReady>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d04d      	beq.n	800117e <LL_RCC_GetUSARTClockFreq+0x13e>
        {
          usart_frequency = HSI_VALUE;
 80010e2:	4b2f      	ldr	r3, [pc, #188]	; (80011a0 <LL_RCC_GetUSARTClockFreq+0x160>)
 80010e4:	60fb      	str	r3, [r7, #12]
        }
        break;
 80010e6:	e04a      	b.n	800117e <LL_RCC_GetUSARTClockFreq+0x13e>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 80010e8:	f7ff fee4 	bl	8000eb4 <LL_RCC_LSE_IsReady>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d047      	beq.n	8001182 <LL_RCC_GetUSARTClockFreq+0x142>
        {
          usart_frequency = LSE_VALUE;
 80010f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80010f6:	60fb      	str	r3, [r7, #12]
        }
        break;
 80010f8:	e043      	b.n	8001182 <LL_RCC_GetUSARTClockFreq+0x142>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80010fa:	f000 f85b 	bl	80011b4 <RCC_GetSystemClockFreq>
 80010fe:	4603      	mov	r3, r0
 8001100:	4618      	mov	r0, r3
 8001102:	f000 f8e9 	bl	80012d8 <RCC_GetHCLKClockFreq>
 8001106:	4603      	mov	r3, r0
 8001108:	4618      	mov	r0, r3
 800110a:	f000 f8fb 	bl	8001304 <RCC_GetPCLK1ClockFreq>
 800110e:	60f8      	str	r0, [r7, #12]
        break;
 8001110:	bf00      	nop
 8001112:	e03b      	b.n	800118c <LL_RCC_GetUSARTClockFreq+0x14c>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2b30      	cmp	r3, #48	; 0x30
 8001118:	d138      	bne.n	800118c <LL_RCC_GetUSARTClockFreq+0x14c>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f7ff ff44 	bl	8000fa8 <LL_RCC_GetUSARTClockSource>
 8001120:	4603      	mov	r3, r0
 8001122:	4a22      	ldr	r2, [pc, #136]	; (80011ac <LL_RCC_GetUSARTClockFreq+0x16c>)
 8001124:	4293      	cmp	r3, r2
 8001126:	d009      	beq.n	800113c <LL_RCC_GetUSARTClockFreq+0xfc>
 8001128:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 800112c:	d00e      	beq.n	800114c <LL_RCC_GetUSARTClockFreq+0x10c>
 800112e:	4a20      	ldr	r2, [pc, #128]	; (80011b0 <LL_RCC_GetUSARTClockFreq+0x170>)
 8001130:	4293      	cmp	r3, r2
 8001132:	d114      	bne.n	800115e <LL_RCC_GetUSARTClockFreq+0x11e>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8001134:	f000 f83e 	bl	80011b4 <RCC_GetSystemClockFreq>
 8001138:	60f8      	str	r0, [r7, #12]
          break;
 800113a:	e027      	b.n	800118c <LL_RCC_GetUSARTClockFreq+0x14c>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady())
 800113c:	f7ff fea6 	bl	8000e8c <LL_RCC_HSI_IsReady>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d01f      	beq.n	8001186 <LL_RCC_GetUSARTClockFreq+0x146>
          {
            usart_frequency = HSI_VALUE;
 8001146:	4b16      	ldr	r3, [pc, #88]	; (80011a0 <LL_RCC_GetUSARTClockFreq+0x160>)
 8001148:	60fb      	str	r3, [r7, #12]
          }
          break;
 800114a:	e01c      	b.n	8001186 <LL_RCC_GetUSARTClockFreq+0x146>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady())
 800114c:	f7ff feb2 	bl	8000eb4 <LL_RCC_LSE_IsReady>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d019      	beq.n	800118a <LL_RCC_GetUSARTClockFreq+0x14a>
          {
            usart_frequency = LSE_VALUE;
 8001156:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800115a:	60fb      	str	r3, [r7, #12]
          }
          break;
 800115c:	e015      	b.n	800118a <LL_RCC_GetUSARTClockFreq+0x14a>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800115e:	f000 f829 	bl	80011b4 <RCC_GetSystemClockFreq>
 8001162:	4603      	mov	r3, r0
 8001164:	4618      	mov	r0, r3
 8001166:	f000 f8b7 	bl	80012d8 <RCC_GetHCLKClockFreq>
 800116a:	4603      	mov	r3, r0
 800116c:	4618      	mov	r0, r3
 800116e:	f000 f8c9 	bl	8001304 <RCC_GetPCLK1ClockFreq>
 8001172:	60f8      	str	r0, [r7, #12]
          break;
 8001174:	e00a      	b.n	800118c <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 8001176:	bf00      	nop
 8001178:	e008      	b.n	800118c <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 800117a:	bf00      	nop
 800117c:	e006      	b.n	800118c <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 800117e:	bf00      	nop
 8001180:	e004      	b.n	800118c <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 8001182:	bf00      	nop
 8001184:	e002      	b.n	800118c <LL_RCC_GetUSARTClockFreq+0x14c>
          break;
 8001186:	bf00      	nop
 8001188:	e000      	b.n	800118c <LL_RCC_GetUSARTClockFreq+0x14c>
          break;
 800118a:	bf00      	nop
      }
    }
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 800118c:	68fb      	ldr	r3, [r7, #12]
}
 800118e:	4618      	mov	r0, r3
 8001190:	3710      	adds	r7, #16
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	00030002 	.word	0x00030002
 800119c:	00030001 	.word	0x00030001
 80011a0:	00f42400 	.word	0x00f42400
 80011a4:	000c0008 	.word	0x000c0008
 80011a8:	000c0004 	.word	0x000c0004
 80011ac:	00300020 	.word	0x00300020
 80011b0:	00300010 	.word	0x00300010

080011b4 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80011ba:	2300      	movs	r3, #0
 80011bc:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80011be:	f7ff febb 	bl	8000f38 <LL_RCC_GetSysClkSource>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b0c      	cmp	r3, #12
 80011c6:	d851      	bhi.n	800126c <RCC_GetSystemClockFreq+0xb8>
 80011c8:	a201      	add	r2, pc, #4	; (adr r2, 80011d0 <RCC_GetSystemClockFreq+0x1c>)
 80011ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011ce:	bf00      	nop
 80011d0:	08001205 	.word	0x08001205
 80011d4:	0800126d 	.word	0x0800126d
 80011d8:	0800126d 	.word	0x0800126d
 80011dc:	0800126d 	.word	0x0800126d
 80011e0:	08001259 	.word	0x08001259
 80011e4:	0800126d 	.word	0x0800126d
 80011e8:	0800126d 	.word	0x0800126d
 80011ec:	0800126d 	.word	0x0800126d
 80011f0:	0800125f 	.word	0x0800125f
 80011f4:	0800126d 	.word	0x0800126d
 80011f8:	0800126d 	.word	0x0800126d
 80011fc:	0800126d 	.word	0x0800126d
 8001200:	08001265 	.word	0x08001265
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8001204:	f7ff fe6a 	bl	8000edc <LL_RCC_MSI_IsEnabledRangeSelect>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d111      	bne.n	8001232 <RCC_GetSystemClockFreq+0x7e>
 800120e:	f7ff fe65 	bl	8000edc <LL_RCC_MSI_IsEnabledRangeSelect>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d004      	beq.n	8001222 <RCC_GetSystemClockFreq+0x6e>
 8001218:	f7ff fe72 	bl	8000f00 <LL_RCC_MSI_GetRange>
 800121c:	4603      	mov	r3, r0
 800121e:	0a1b      	lsrs	r3, r3, #8
 8001220:	e003      	b.n	800122a <RCC_GetSystemClockFreq+0x76>
 8001222:	f7ff fe7b 	bl	8000f1c <LL_RCC_MSI_GetRangeAfterStandby>
 8001226:	4603      	mov	r3, r0
 8001228:	0a1b      	lsrs	r3, r3, #8
 800122a:	4a28      	ldr	r2, [pc, #160]	; (80012cc <RCC_GetSystemClockFreq+0x118>)
 800122c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001230:	e010      	b.n	8001254 <RCC_GetSystemClockFreq+0xa0>
 8001232:	f7ff fe53 	bl	8000edc <LL_RCC_MSI_IsEnabledRangeSelect>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d004      	beq.n	8001246 <RCC_GetSystemClockFreq+0x92>
 800123c:	f7ff fe60 	bl	8000f00 <LL_RCC_MSI_GetRange>
 8001240:	4603      	mov	r3, r0
 8001242:	091b      	lsrs	r3, r3, #4
 8001244:	e003      	b.n	800124e <RCC_GetSystemClockFreq+0x9a>
 8001246:	f7ff fe69 	bl	8000f1c <LL_RCC_MSI_GetRangeAfterStandby>
 800124a:	4603      	mov	r3, r0
 800124c:	091b      	lsrs	r3, r3, #4
 800124e:	4a1f      	ldr	r2, [pc, #124]	; (80012cc <RCC_GetSystemClockFreq+0x118>)
 8001250:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001254:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8001256:	e033      	b.n	80012c0 <RCC_GetSystemClockFreq+0x10c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8001258:	4b1d      	ldr	r3, [pc, #116]	; (80012d0 <RCC_GetSystemClockFreq+0x11c>)
 800125a:	607b      	str	r3, [r7, #4]
      break;
 800125c:	e030      	b.n	80012c0 <RCC_GetSystemClockFreq+0x10c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800125e:	4b1d      	ldr	r3, [pc, #116]	; (80012d4 <RCC_GetSystemClockFreq+0x120>)
 8001260:	607b      	str	r3, [r7, #4]
      break;
 8001262:	e02d      	b.n	80012c0 <RCC_GetSystemClockFreq+0x10c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8001264:	f000 f876 	bl	8001354 <RCC_PLL_GetFreqDomain_SYS>
 8001268:	6078      	str	r0, [r7, #4]
      break;
 800126a:	e029      	b.n	80012c0 <RCC_GetSystemClockFreq+0x10c>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800126c:	f7ff fe36 	bl	8000edc <LL_RCC_MSI_IsEnabledRangeSelect>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d111      	bne.n	800129a <RCC_GetSystemClockFreq+0xe6>
 8001276:	f7ff fe31 	bl	8000edc <LL_RCC_MSI_IsEnabledRangeSelect>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d004      	beq.n	800128a <RCC_GetSystemClockFreq+0xd6>
 8001280:	f7ff fe3e 	bl	8000f00 <LL_RCC_MSI_GetRange>
 8001284:	4603      	mov	r3, r0
 8001286:	0a1b      	lsrs	r3, r3, #8
 8001288:	e003      	b.n	8001292 <RCC_GetSystemClockFreq+0xde>
 800128a:	f7ff fe47 	bl	8000f1c <LL_RCC_MSI_GetRangeAfterStandby>
 800128e:	4603      	mov	r3, r0
 8001290:	0a1b      	lsrs	r3, r3, #8
 8001292:	4a0e      	ldr	r2, [pc, #56]	; (80012cc <RCC_GetSystemClockFreq+0x118>)
 8001294:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001298:	e010      	b.n	80012bc <RCC_GetSystemClockFreq+0x108>
 800129a:	f7ff fe1f 	bl	8000edc <LL_RCC_MSI_IsEnabledRangeSelect>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d004      	beq.n	80012ae <RCC_GetSystemClockFreq+0xfa>
 80012a4:	f7ff fe2c 	bl	8000f00 <LL_RCC_MSI_GetRange>
 80012a8:	4603      	mov	r3, r0
 80012aa:	091b      	lsrs	r3, r3, #4
 80012ac:	e003      	b.n	80012b6 <RCC_GetSystemClockFreq+0x102>
 80012ae:	f7ff fe35 	bl	8000f1c <LL_RCC_MSI_GetRangeAfterStandby>
 80012b2:	4603      	mov	r3, r0
 80012b4:	091b      	lsrs	r3, r3, #4
 80012b6:	4a05      	ldr	r2, [pc, #20]	; (80012cc <RCC_GetSystemClockFreq+0x118>)
 80012b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012bc:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 80012be:	bf00      	nop
  }

  return frequency;
 80012c0:	687b      	ldr	r3, [r7, #4]
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	08002d98 	.word	0x08002d98
 80012d0:	00f42400 	.word	0x00f42400
 80012d4:	007a1200 	.word	0x007a1200

080012d8 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80012e0:	f7ff fe38 	bl	8000f54 <LL_RCC_GetAHBPrescaler>
 80012e4:	4603      	mov	r3, r0
 80012e6:	091b      	lsrs	r3, r3, #4
 80012e8:	f003 030f 	and.w	r3, r3, #15
 80012ec:	4a04      	ldr	r2, [pc, #16]	; (8001300 <RCC_GetHCLKClockFreq+0x28>)
 80012ee:	5cd3      	ldrb	r3, [r2, r3]
 80012f0:	461a      	mov	r2, r3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	40d3      	lsrs	r3, r2
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	08002d80 	.word	0x08002d80

08001304 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800130c:	f7ff fe30 	bl	8000f70 <LL_RCC_GetAPB1Prescaler>
 8001310:	4603      	mov	r3, r0
 8001312:	0a1b      	lsrs	r3, r3, #8
 8001314:	4a04      	ldr	r2, [pc, #16]	; (8001328 <RCC_GetPCLK1ClockFreq+0x24>)
 8001316:	5cd3      	ldrb	r3, [r2, r3]
 8001318:	461a      	mov	r2, r3
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	40d3      	lsrs	r3, r2
}
 800131e:	4618      	mov	r0, r3
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	08002d90 	.word	0x08002d90

0800132c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001334:	f7ff fe2a 	bl	8000f8c <LL_RCC_GetAPB2Prescaler>
 8001338:	4603      	mov	r3, r0
 800133a:	0adb      	lsrs	r3, r3, #11
 800133c:	4a04      	ldr	r2, [pc, #16]	; (8001350 <RCC_GetPCLK2ClockFreq+0x24>)
 800133e:	5cd3      	ldrb	r3, [r2, r3]
 8001340:	461a      	mov	r2, r3
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	40d3      	lsrs	r3, r2
}
 8001346:	4618      	mov	r0, r3
 8001348:	3708      	adds	r7, #8
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	08002d90 	.word	0x08002d90

08001354 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8001354:	b590      	push	{r4, r7, lr}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 800135a:	2300      	movs	r3, #0
 800135c:	607b      	str	r3, [r7, #4]
 800135e:	2300      	movs	r3, #0
 8001360:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001362:	f7ff fe51 	bl	8001008 <LL_RCC_PLL_GetMainSource>
 8001366:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	2b02      	cmp	r3, #2
 800136c:	d02d      	beq.n	80013ca <RCC_PLL_GetFreqDomain_SYS+0x76>
 800136e:	2b03      	cmp	r3, #3
 8001370:	d02e      	beq.n	80013d0 <RCC_PLL_GetFreqDomain_SYS+0x7c>
 8001372:	2b01      	cmp	r3, #1
 8001374:	d12f      	bne.n	80013d6 <RCC_PLL_GetFreqDomain_SYS+0x82>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8001376:	f7ff fdb1 	bl	8000edc <LL_RCC_MSI_IsEnabledRangeSelect>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d111      	bne.n	80013a4 <RCC_PLL_GetFreqDomain_SYS+0x50>
 8001380:	f7ff fdac 	bl	8000edc <LL_RCC_MSI_IsEnabledRangeSelect>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d004      	beq.n	8001394 <RCC_PLL_GetFreqDomain_SYS+0x40>
 800138a:	f7ff fdb9 	bl	8000f00 <LL_RCC_MSI_GetRange>
 800138e:	4603      	mov	r3, r0
 8001390:	0a1b      	lsrs	r3, r3, #8
 8001392:	e003      	b.n	800139c <RCC_PLL_GetFreqDomain_SYS+0x48>
 8001394:	f7ff fdc2 	bl	8000f1c <LL_RCC_MSI_GetRangeAfterStandby>
 8001398:	4603      	mov	r3, r0
 800139a:	0a1b      	lsrs	r3, r3, #8
 800139c:	4a2f      	ldr	r2, [pc, #188]	; (800145c <RCC_PLL_GetFreqDomain_SYS+0x108>)
 800139e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013a2:	e010      	b.n	80013c6 <RCC_PLL_GetFreqDomain_SYS+0x72>
 80013a4:	f7ff fd9a 	bl	8000edc <LL_RCC_MSI_IsEnabledRangeSelect>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d004      	beq.n	80013b8 <RCC_PLL_GetFreqDomain_SYS+0x64>
 80013ae:	f7ff fda7 	bl	8000f00 <LL_RCC_MSI_GetRange>
 80013b2:	4603      	mov	r3, r0
 80013b4:	091b      	lsrs	r3, r3, #4
 80013b6:	e003      	b.n	80013c0 <RCC_PLL_GetFreqDomain_SYS+0x6c>
 80013b8:	f7ff fdb0 	bl	8000f1c <LL_RCC_MSI_GetRangeAfterStandby>
 80013bc:	4603      	mov	r3, r0
 80013be:	091b      	lsrs	r3, r3, #4
 80013c0:	4a26      	ldr	r2, [pc, #152]	; (800145c <RCC_PLL_GetFreqDomain_SYS+0x108>)
 80013c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013c6:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 80013c8:	e02f      	b.n	800142a <RCC_PLL_GetFreqDomain_SYS+0xd6>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80013ca:	4b25      	ldr	r3, [pc, #148]	; (8001460 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 80013cc:	607b      	str	r3, [r7, #4]
      break;
 80013ce:	e02c      	b.n	800142a <RCC_PLL_GetFreqDomain_SYS+0xd6>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80013d0:	4b24      	ldr	r3, [pc, #144]	; (8001464 <RCC_PLL_GetFreqDomain_SYS+0x110>)
 80013d2:	607b      	str	r3, [r7, #4]
      break;
 80013d4:	e029      	b.n	800142a <RCC_PLL_GetFreqDomain_SYS+0xd6>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80013d6:	f7ff fd81 	bl	8000edc <LL_RCC_MSI_IsEnabledRangeSelect>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d111      	bne.n	8001404 <RCC_PLL_GetFreqDomain_SYS+0xb0>
 80013e0:	f7ff fd7c 	bl	8000edc <LL_RCC_MSI_IsEnabledRangeSelect>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d004      	beq.n	80013f4 <RCC_PLL_GetFreqDomain_SYS+0xa0>
 80013ea:	f7ff fd89 	bl	8000f00 <LL_RCC_MSI_GetRange>
 80013ee:	4603      	mov	r3, r0
 80013f0:	0a1b      	lsrs	r3, r3, #8
 80013f2:	e003      	b.n	80013fc <RCC_PLL_GetFreqDomain_SYS+0xa8>
 80013f4:	f7ff fd92 	bl	8000f1c <LL_RCC_MSI_GetRangeAfterStandby>
 80013f8:	4603      	mov	r3, r0
 80013fa:	0a1b      	lsrs	r3, r3, #8
 80013fc:	4a17      	ldr	r2, [pc, #92]	; (800145c <RCC_PLL_GetFreqDomain_SYS+0x108>)
 80013fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001402:	e010      	b.n	8001426 <RCC_PLL_GetFreqDomain_SYS+0xd2>
 8001404:	f7ff fd6a 	bl	8000edc <LL_RCC_MSI_IsEnabledRangeSelect>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d004      	beq.n	8001418 <RCC_PLL_GetFreqDomain_SYS+0xc4>
 800140e:	f7ff fd77 	bl	8000f00 <LL_RCC_MSI_GetRange>
 8001412:	4603      	mov	r3, r0
 8001414:	091b      	lsrs	r3, r3, #4
 8001416:	e003      	b.n	8001420 <RCC_PLL_GetFreqDomain_SYS+0xcc>
 8001418:	f7ff fd80 	bl	8000f1c <LL_RCC_MSI_GetRangeAfterStandby>
 800141c:	4603      	mov	r3, r0
 800141e:	091b      	lsrs	r3, r3, #4
 8001420:	4a0e      	ldr	r2, [pc, #56]	; (800145c <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8001422:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001426:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8001428:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800142a:	f7ff fdfb 	bl	8001024 <LL_RCC_PLL_GetDivider>
 800142e:	4603      	mov	r3, r0
 8001430:	091b      	lsrs	r3, r3, #4
 8001432:	3301      	adds	r3, #1
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	fbb2 f4f3 	udiv	r4, r2, r3
 800143a:	f7ff fdc9 	bl	8000fd0 <LL_RCC_PLL_GetN>
 800143e:	4603      	mov	r3, r0
 8001440:	fb03 f404 	mul.w	r4, r3, r4
 8001444:	f7ff fdd2 	bl	8000fec <LL_RCC_PLL_GetR>
 8001448:	4603      	mov	r3, r0
 800144a:	0e5b      	lsrs	r3, r3, #25
 800144c:	3301      	adds	r3, #1
 800144e:	005b      	lsls	r3, r3, #1
 8001450:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8001454:	4618      	mov	r0, r3
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	bd90      	pop	{r4, r7, pc}
 800145c:	08002d98 	.word	0x08002d98
 8001460:	00f42400 	.word	0x00f42400
 8001464:	007a1200 	.word	0x007a1200

08001468 <LL_SPI_IsEnabled>:
  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
{
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE));
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001478:	2b40      	cmp	r3, #64	; 0x40
 800147a:	bf0c      	ite	eq
 800147c:	2301      	moveq	r3, #1
 800147e:	2300      	movne	r3, #0
 8001480:	b2db      	uxtb	r3, r3
}
 8001482:	4618      	mov	r0, r3
 8001484:	370c      	adds	r7, #12
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr

0800148e <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 800148e:	b480      	push	{r7}
 8001490:	b083      	sub	sp, #12
 8001492:	af00      	add	r7, sp, #0
 8001494:	6078      	str	r0, [r7, #4]
 8001496:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	b29b      	uxth	r3, r3
 800149c:	461a      	mov	r2, r3
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	611a      	str	r2, [r3, #16]
}
 80014a2:	bf00      	nop
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr

080014ae <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 80014ae:	b580      	push	{r7, lr}
 80014b0:	b084      	sub	sp, #16
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	6078      	str	r0, [r7, #4]
 80014b6:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80014b8:	2300      	movs	r3, #0
 80014ba:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f7ff ffd3 	bl	8001468 <LL_SPI_IsEnabled>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d13b      	bne.n	8001540 <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80014d0:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 80014d4:	683a      	ldr	r2, [r7, #0]
 80014d6:	6811      	ldr	r1, [r2, #0]
 80014d8:	683a      	ldr	r2, [r7, #0]
 80014da:	6852      	ldr	r2, [r2, #4]
 80014dc:	4311      	orrs	r1, r2
 80014de:	683a      	ldr	r2, [r7, #0]
 80014e0:	68d2      	ldr	r2, [r2, #12]
 80014e2:	4311      	orrs	r1, r2
 80014e4:	683a      	ldr	r2, [r7, #0]
 80014e6:	6912      	ldr	r2, [r2, #16]
 80014e8:	4311      	orrs	r1, r2
 80014ea:	683a      	ldr	r2, [r7, #0]
 80014ec:	6952      	ldr	r2, [r2, #20]
 80014ee:	4311      	orrs	r1, r2
 80014f0:	683a      	ldr	r2, [r7, #0]
 80014f2:	6992      	ldr	r2, [r2, #24]
 80014f4:	4311      	orrs	r1, r2
 80014f6:	683a      	ldr	r2, [r7, #0]
 80014f8:	69d2      	ldr	r2, [r2, #28]
 80014fa:	4311      	orrs	r1, r2
 80014fc:	683a      	ldr	r2, [r7, #0]
 80014fe:	6a12      	ldr	r2, [r2, #32]
 8001500:	430a      	orrs	r2, r1
 8001502:	431a      	orrs	r2, r3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001510:	f023 0304 	bic.w	r3, r3, #4
 8001514:	683a      	ldr	r2, [r7, #0]
 8001516:	6891      	ldr	r1, [r2, #8]
 8001518:	683a      	ldr	r2, [r7, #0]
 800151a:	6952      	ldr	r2, [r2, #20]
 800151c:	0c12      	lsrs	r2, r2, #16
 800151e:	430a      	orrs	r2, r1
 8001520:	431a      	orrs	r2, r3
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	6a1b      	ldr	r3, [r3, #32]
 800152a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800152e:	d105      	bne.n	800153c <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001534:	4619      	mov	r1, r3
 8001536:	6878      	ldr	r0, [r7, #4]
 8001538:	f7ff ffa9 	bl	800148e <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 800153c:	2301      	movs	r3, #1
 800153e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8001540:	7bfb      	ldrb	r3, [r7, #15]
}
 8001542:	4618      	mov	r0, r3
 8001544:	3710      	adds	r7, #16
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}

0800154a <LL_TIM_StructInit>:
  *         to their default values.
  * @param  TIM_InitStruct pointer to a @ref LL_TIM_InitTypeDef structure (time base unit configuration data structure)
  * @retval None
  */
void LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800154a:	b480      	push	{r7}
 800154c:	b083      	sub	sp, #12
 800154e:	af00      	add	r7, sp, #0
 8001550:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_InitStruct->Prescaler         = (uint16_t)0x0000U;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2200      	movs	r2, #0
 8001556:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct->CounterMode       = LL_TIM_COUNTERMODE_UP;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2200      	movs	r2, #0
 800155c:	605a      	str	r2, [r3, #4]
  TIM_InitStruct->Autoreload        = 0xFFFFFFFFU;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	f04f 32ff 	mov.w	r2, #4294967295
 8001564:	609a      	str	r2, [r3, #8]
  TIM_InitStruct->ClockDivision     = LL_TIM_CLOCKDIVISION_DIV1;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2200      	movs	r2, #0
 800156a:	60da      	str	r2, [r3, #12]
  TIM_InitStruct->RepetitionCounter = (uint8_t)0x00U;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2200      	movs	r2, #0
 8001570:	741a      	strb	r2, [r3, #16]
}
 8001572:	bf00      	nop
 8001574:	370c      	adds	r7, #12
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr

0800157e <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 800157e:	b480      	push	{r7}
 8001580:	b083      	sub	sp, #12
 8001582:	af00      	add	r7, sp, #0
 8001584:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f003 0301 	and.w	r3, r3, #1
 800158e:	2b01      	cmp	r3, #1
 8001590:	bf0c      	ite	eq
 8001592:	2301      	moveq	r3, #1
 8001594:	2300      	movne	r3, #0
 8001596:	b2db      	uxtb	r3, r3
}
 8001598:	4618      	mov	r0, r3
 800159a:	370c      	adds	r7, #12
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr

080015a4 <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	431a      	orrs	r2, r3
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	605a      	str	r2, [r3, #4]
}
 80015be:	bf00      	nop
 80015c0:	370c      	adds	r7, #12
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr

080015ca <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 80015ca:	b480      	push	{r7}
 80015cc:	b083      	sub	sp, #12
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
 80015d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	431a      	orrs	r2, r3
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	609a      	str	r2, [r3, #8]
}
 80015e4:	bf00      	nop
 80015e6:	370c      	adds	r7, #12
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr

080015f0 <LL_USART_SetBaudRate>:
                                          uint32_t BaudRate)
#else
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
#endif
{
 80015f0:	b4b0      	push	{r4, r5, r7}
 80015f2:	b085      	sub	sp, #20
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	60f8      	str	r0, [r7, #12]
 80015f8:	60b9      	str	r1, [r7, #8]
 80015fa:	607a      	str	r2, [r7, #4]
 80015fc:	603b      	str	r3, [r7, #0]
  register uint32_t usartdiv = 0x0U;
 80015fe:	2500      	movs	r5, #0
  register uint32_t brrtemp = 0x0U;
 8001600:	2400      	movs	r4, #0

  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001608:	d114      	bne.n	8001634 <LL_USART_SetBaudRate+0x44>
  {
#if defined(USART_PRESC_PRESCALER)
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, PrescalerValue, BaudRate));
#else
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	005a      	lsls	r2, r3, #1
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	085b      	lsrs	r3, r3, #1
 8001612:	441a      	add	r2, r3
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	fbb2 f3f3 	udiv	r3, r2, r3
 800161a:	b29b      	uxth	r3, r3
 800161c:	461d      	mov	r5, r3
#endif
    brrtemp = usartdiv & 0xFFF0U;
 800161e:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 8001622:	402c      	ands	r4, r5
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001624:	086b      	lsrs	r3, r5, #1
 8001626:	b29b      	uxth	r3, r3
 8001628:	f003 0307 	and.w	r3, r3, #7
 800162c:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	60dc      	str	r4, [r3, #12]
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, PrescalerValue, BaudRate));
#else
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
#endif
  }
}
 8001632:	e00a      	b.n	800164a <LL_USART_SetBaudRate+0x5a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	085a      	lsrs	r2, r3, #1
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	441a      	add	r2, r3
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001642:	b29b      	uxth	r3, r3
 8001644:	461a      	mov	r2, r3
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	60da      	str	r2, [r3, #12]
}
 800164a:	bf00      	nop
 800164c:	3714      	adds	r7, #20
 800164e:	46bd      	mov	sp, r7
 8001650:	bcb0      	pop	{r4, r5, r7}
 8001652:	4770      	bx	lr

08001654 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
 800165c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800165e:	2300      	movs	r3, #0
 8001660:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8001662:	2300      	movs	r3, #0
 8001664:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f7ff ff89 	bl	800157e <LL_USART_IsEnabled>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d148      	bne.n	8001704 <LL_USART_Init+0xb0>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	4b26      	ldr	r3, [pc, #152]	; (8001710 <LL_USART_Init+0xbc>)
 8001678:	4013      	ands	r3, r2
 800167a:	683a      	ldr	r2, [r7, #0]
 800167c:	6851      	ldr	r1, [r2, #4]
 800167e:	683a      	ldr	r2, [r7, #0]
 8001680:	68d2      	ldr	r2, [r2, #12]
 8001682:	4311      	orrs	r1, r2
 8001684:	683a      	ldr	r2, [r7, #0]
 8001686:	6912      	ldr	r2, [r2, #16]
 8001688:	4311      	orrs	r1, r2
 800168a:	683a      	ldr	r2, [r7, #0]
 800168c:	6992      	ldr	r2, [r2, #24]
 800168e:	430a      	orrs	r2, r1
 8001690:	431a      	orrs	r2, r3
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	689b      	ldr	r3, [r3, #8]
 800169a:	4619      	mov	r1, r3
 800169c:	6878      	ldr	r0, [r7, #4]
 800169e:	f7ff ff81 	bl	80015a4 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	695b      	ldr	r3, [r3, #20]
 80016a6:	4619      	mov	r1, r3
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	f7ff ff8e 	bl	80015ca <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4a18      	ldr	r2, [pc, #96]	; (8001714 <LL_USART_Init+0xc0>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d104      	bne.n	80016c0 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80016b6:	2003      	movs	r0, #3
 80016b8:	f7ff fcc2 	bl	8001040 <LL_RCC_GetUSARTClockFreq>
 80016bc:	60b8      	str	r0, [r7, #8]
 80016be:	e010      	b.n	80016e2 <LL_USART_Init+0x8e>
    }
    else if (USARTx == USART2)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	4a15      	ldr	r2, [pc, #84]	; (8001718 <LL_USART_Init+0xc4>)
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d104      	bne.n	80016d2 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 80016c8:	200c      	movs	r0, #12
 80016ca:	f7ff fcb9 	bl	8001040 <LL_RCC_GetUSARTClockFreq>
 80016ce:	60b8      	str	r0, [r7, #8]
 80016d0:	e007      	b.n	80016e2 <LL_USART_Init+0x8e>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4a11      	ldr	r2, [pc, #68]	; (800171c <LL_USART_Init+0xc8>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d103      	bne.n	80016e2 <LL_USART_Init+0x8e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 80016da:	2030      	movs	r0, #48	; 0x30
 80016dc:	f7ff fcb0 	bl	8001040 <LL_RCC_GetUSARTClockFreq>
 80016e0:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
#endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80016e2:	68bb      	ldr	r3, [r7, #8]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d00d      	beq.n	8001704 <LL_USART_Init+0xb0>
        && (USART_InitStruct->BaudRate != 0U))
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d009      	beq.n	8001704 <LL_USART_Init+0xb0>
    {
      status = SUCCESS;
 80016f0:	2301      	movs	r3, #1
 80016f2:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	699a      	ldr	r2, [r3, #24]
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	68b9      	ldr	r1, [r7, #8]
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f7ff ff76 	bl	80015f0 <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8001704:	7bfb      	ldrb	r3, [r7, #15]
}
 8001706:	4618      	mov	r0, r3
 8001708:	3710      	adds	r7, #16
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	efff69f3 	.word	0xefff69f3
 8001714:	40013800 	.word	0x40013800
 8001718:	40004400 	.word	0x40004400
 800171c:	40004800 	.word	0x40004800

08001720 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001724:	4b04      	ldr	r3, [pc, #16]	; (8001738 <NVIC_GetPriorityGrouping+0x18>)
 8001726:	68db      	ldr	r3, [r3, #12]
 8001728:	0a1b      	lsrs	r3, r3, #8
 800172a:	f003 0307 	and.w	r3, r3, #7
}
 800172e:	4618      	mov	r0, r3
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr
 8001738:	e000ed00 	.word	0xe000ed00

0800173c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	4603      	mov	r3, r0
 8001744:	6039      	str	r1, [r7, #0]
 8001746:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001748:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800174c:	2b00      	cmp	r3, #0
 800174e:	da0b      	bge.n	8001768 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001750:	490d      	ldr	r1, [pc, #52]	; (8001788 <NVIC_SetPriority+0x4c>)
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	f003 030f 	and.w	r3, r3, #15
 8001758:	3b04      	subs	r3, #4
 800175a:	683a      	ldr	r2, [r7, #0]
 800175c:	b2d2      	uxtb	r2, r2
 800175e:	0112      	lsls	r2, r2, #4
 8001760:	b2d2      	uxtb	r2, r2
 8001762:	440b      	add	r3, r1
 8001764:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001766:	e009      	b.n	800177c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001768:	4908      	ldr	r1, [pc, #32]	; (800178c <NVIC_SetPriority+0x50>)
 800176a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176e:	683a      	ldr	r2, [r7, #0]
 8001770:	b2d2      	uxtb	r2, r2
 8001772:	0112      	lsls	r2, r2, #4
 8001774:	b2d2      	uxtb	r2, r2
 8001776:	440b      	add	r3, r1
 8001778:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800177c:	bf00      	nop
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr
 8001788:	e000ed00 	.word	0xe000ed00
 800178c:	e000e100 	.word	0xe000e100

08001790 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001790:	b480      	push	{r7}
 8001792:	b089      	sub	sp, #36	; 0x24
 8001794:	af00      	add	r7, sp, #0
 8001796:	60f8      	str	r0, [r7, #12]
 8001798:	60b9      	str	r1, [r7, #8]
 800179a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	f003 0307 	and.w	r3, r3, #7
 80017a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017a4:	69fb      	ldr	r3, [r7, #28]
 80017a6:	f1c3 0307 	rsb	r3, r3, #7
 80017aa:	2b04      	cmp	r3, #4
 80017ac:	bf28      	it	cs
 80017ae:	2304      	movcs	r3, #4
 80017b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	3304      	adds	r3, #4
 80017b6:	2b06      	cmp	r3, #6
 80017b8:	d902      	bls.n	80017c0 <NVIC_EncodePriority+0x30>
 80017ba:	69fb      	ldr	r3, [r7, #28]
 80017bc:	3b03      	subs	r3, #3
 80017be:	e000      	b.n	80017c2 <NVIC_EncodePriority+0x32>
 80017c0:	2300      	movs	r3, #0
 80017c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017c4:	2201      	movs	r2, #1
 80017c6:	69bb      	ldr	r3, [r7, #24]
 80017c8:	fa02 f303 	lsl.w	r3, r2, r3
 80017cc:	1e5a      	subs	r2, r3, #1
 80017ce:	68bb      	ldr	r3, [r7, #8]
 80017d0:	401a      	ands	r2, r3
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017d6:	2101      	movs	r1, #1
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	fa01 f303 	lsl.w	r3, r1, r3
 80017de:	1e59      	subs	r1, r3, #1
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017e4:	4313      	orrs	r3, r2
         );
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3724      	adds	r7, #36	; 0x24
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr
	...

080017f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	3b01      	subs	r3, #1
 8001800:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001804:	d301      	bcc.n	800180a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001806:	2301      	movs	r3, #1
 8001808:	e00f      	b.n	800182a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800180a:	4a0a      	ldr	r2, [pc, #40]	; (8001834 <SysTick_Config+0x40>)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	3b01      	subs	r3, #1
 8001810:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001812:	210f      	movs	r1, #15
 8001814:	f04f 30ff 	mov.w	r0, #4294967295
 8001818:	f7ff ff90 	bl	800173c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800181c:	4b05      	ldr	r3, [pc, #20]	; (8001834 <SysTick_Config+0x40>)
 800181e:	2200      	movs	r2, #0
 8001820:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001822:	4b04      	ldr	r3, [pc, #16]	; (8001834 <SysTick_Config+0x40>)
 8001824:	2207      	movs	r2, #7
 8001826:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001828:	2300      	movs	r3, #0
}
 800182a:	4618      	mov	r0, r3
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	e000e010 	.word	0xe000e010

08001838 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	431a      	orrs	r2, r3
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	609a      	str	r2, [r3, #8]
}
 8001852:	bf00      	nop
 8001854:	370c      	adds	r7, #12
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr

0800185e <LL_ADC_SetResolution>:
  *         @arg @ref LL_ADC_RESOLUTION_8B
  *         @arg @ref LL_ADC_RESOLUTION_6B
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
{
 800185e:	b480      	push	{r7}
 8001860:	b083      	sub	sp, #12
 8001862:	af00      	add	r7, sp, #0
 8001864:	6078      	str	r0, [r7, #4]
 8001866:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_RES, Resolution);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	f023 0218 	bic.w	r2, r3, #24
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	431a      	orrs	r2, r3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	60da      	str	r2, [r3, #12]
}
 8001878:	bf00      	nop
 800187a:	370c      	adds	r7, #12
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr

08001884 <LL_ADC_SetDataAlignment>:
  *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
  *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment)
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_ALIGN, DataAlignment);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	68db      	ldr	r3, [r3, #12]
 8001892:	f023 0220 	bic.w	r2, r3, #32
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	431a      	orrs	r2, r3
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	60da      	str	r2, [r3, #12]
}
 800189e:	bf00      	nop
 80018a0:	370c      	adds	r7, #12
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr

080018aa <LL_ADC_REG_SetTriggerSource>:
  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO
  *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
{
 80018aa:	b480      	push	{r7}
 80018ac:	b083      	sub	sp, #12
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	6078      	str	r0, [r7, #4]
 80018b2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL, TriggerSource);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	f423 627c 	bic.w	r2, r3, #4032	; 0xfc0
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	431a      	orrs	r2, r3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	60da      	str	r2, [r3, #12]
}
 80018c4:	bf00      	nop
 80018c6:	370c      	adds	r7, #12
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr

080018d0 <LL_ADC_REG_SetSequencerLength>:
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
 80018d8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018de:	f023 020f 	bic.w	r2, r3, #15
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	431a      	orrs	r2, r3
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80018ea:	bf00      	nop
 80018ec:	370c      	adds	r7, #12
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr

080018f6 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80018f6:	b490      	push	{r4, r7}
 80018f8:	b086      	sub	sp, #24
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	60f8      	str	r0, [r7, #12]
 80018fe:	60b9      	str	r1, [r7, #8]
 8001900:	607a      	str	r2, [r7, #4]
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
#if defined(CORE_CM0PLUS)
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
#else
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	3330      	adds	r3, #48	; 0x30
 8001906:	4619      	mov	r1, r3
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800190e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001912:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	fa93 f3a3 	rbit	r3, r3
 800191a:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	fab3 f383 	clz	r3, r3
 8001922:	fa22 f303 	lsr.w	r3, r2, r3
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	440b      	add	r3, r1
 800192a:	461c      	mov	r4, r3
#endif
  
  MODIFY_REG(*preg,
 800192c:	6822      	ldr	r2, [r4, #0]
 800192e:	68bb      	ldr	r3, [r7, #8]
 8001930:	f003 031f 	and.w	r3, r3, #31
 8001934:	211f      	movs	r1, #31
 8001936:	fa01 f303 	lsl.w	r3, r1, r3
 800193a:	43db      	mvns	r3, r3
 800193c:	401a      	ands	r2, r3
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	0e9b      	lsrs	r3, r3, #26
 8001942:	f003 011f 	and.w	r1, r3, #31
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	f003 031f 	and.w	r3, r3, #31
 800194c:	fa01 f303 	lsl.w	r3, r1, r3
 8001950:	4313      	orrs	r3, r2
 8001952:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001954:	bf00      	nop
 8001956:	3718      	adds	r7, #24
 8001958:	46bd      	mov	sp, r7
 800195a:	bc90      	pop	{r4, r7}
 800195c:	4770      	bx	lr

0800195e <LL_ADC_REG_SetContinuousMode>:
  *         @arg @ref LL_ADC_REG_CONV_SINGLE
  *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)
{
 800195e:	b480      	push	{r7}
 8001960:	b083      	sub	sp, #12
 8001962:	af00      	add	r7, sp, #0
 8001964:	6078      	str	r0, [r7, #4]
 8001966:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_CONT, Continuous);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	68db      	ldr	r3, [r3, #12]
 800196c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	431a      	orrs	r2, r3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	60da      	str	r2, [r3, #12]
}
 8001978:	bf00      	nop
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr

08001984 <LL_ADC_REG_SetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
 800198c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG, DMATransfer);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	68db      	ldr	r3, [r3, #12]
 8001992:	f023 0203 	bic.w	r2, r3, #3
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	431a      	orrs	r2, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	60da      	str	r2, [r3, #12]
}
 800199e:	bf00      	nop
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr

080019aa <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80019aa:	b490      	push	{r4, r7}
 80019ac:	b08a      	sub	sp, #40	; 0x28
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	60f8      	str	r0, [r7, #12]
 80019b2:	60b9      	str	r1, [r7, #8]
 80019b4:	607a      	str	r2, [r7, #4]
  
  MODIFY_REG(*preg,
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#else
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	3314      	adds	r3, #20
 80019ba:	4619      	mov	r1, r3
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80019c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80019c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	fa93 f3a3 	rbit	r3, r3
 80019ce:	613b      	str	r3, [r7, #16]
  return(result);
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	fab3 f383 	clz	r3, r3
 80019d6:	fa22 f303 	lsr.w	r3, r2, r3
 80019da:	009b      	lsls	r3, r3, #2
 80019dc:	440b      	add	r3, r1
 80019de:	461c      	mov	r4, r3
  
  MODIFY_REG(*preg,
 80019e0:	6822      	ldr	r2, [r4, #0]
 80019e2:	68bb      	ldr	r3, [r7, #8]
 80019e4:	f003 71f8 	and.w	r1, r3, #32505856	; 0x1f00000
 80019e8:	f04f 73f8 	mov.w	r3, #32505856	; 0x1f00000
 80019ec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	fa93 f3a3 	rbit	r3, r3
 80019f4:	61bb      	str	r3, [r7, #24]
  return(result);
 80019f6:	69bb      	ldr	r3, [r7, #24]
 80019f8:	fab3 f383 	clz	r3, r3
 80019fc:	fa21 f303 	lsr.w	r3, r1, r3
 8001a00:	2107      	movs	r1, #7
 8001a02:	fa01 f303 	lsl.w	r3, r1, r3
 8001a06:	43db      	mvns	r3, r3
 8001a08:	401a      	ands	r2, r3
 8001a0a:	68bb      	ldr	r3, [r7, #8]
 8001a0c:	f003 71f8 	and.w	r1, r3, #32505856	; 0x1f00000
 8001a10:	f04f 73f8 	mov.w	r3, #32505856	; 0x1f00000
 8001a14:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a18:	fa93 f3a3 	rbit	r3, r3
 8001a1c:	623b      	str	r3, [r7, #32]
  return(result);
 8001a1e:	6a3b      	ldr	r3, [r7, #32]
 8001a20:	fab3 f383 	clz	r3, r3
 8001a24:	fa21 f303 	lsr.w	r3, r1, r3
 8001a28:	6879      	ldr	r1, [r7, #4]
 8001a2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
#endif
}
 8001a32:	bf00      	nop
 8001a34:	3728      	adds	r7, #40	; 0x28
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bc90      	pop	{r4, r7}
 8001a3a:	4770      	bx	lr

08001a3c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b085      	sub	sp, #20
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	60f8      	str	r0, [r7, #12]
 8001a44:	60b9      	str	r1, [r7, #8]
 8001a46:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001a4e:	68bb      	ldr	r3, [r7, #8]
 8001a50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a54:	43db      	mvns	r3, r3
 8001a56:	401a      	ands	r2, r3
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	f003 0320 	and.w	r3, r3, #32
 8001a5e:	4908      	ldr	r1, [pc, #32]	; (8001a80 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001a60:	4099      	lsls	r1, r3
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	400b      	ands	r3, r1
 8001a66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a6a:	431a      	orrs	r2, r3
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL << (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001a72:	bf00      	nop
 8001a74:	3714      	adds	r7, #20
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	0007ffff 	.word	0x0007ffff

08001a84 <LL_ADC_REG_SetTrigSource>:
  * @{
  */
/* Old functions name kept for legacy purpose, to be replaced by the          */
/* current functions name.                                                    */
__STATIC_INLINE void LL_ADC_REG_SetTrigSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
 8001a8c:	6039      	str	r1, [r7, #0]
  LL_ADC_REG_SetTriggerSource(ADCx, TriggerSource);
 8001a8e:	6839      	ldr	r1, [r7, #0]
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	f7ff ff0a 	bl	80018aa <LL_ADC_REG_SetTriggerSource>
}
 8001a96:	bf00      	nop
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}

08001a9e <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001a9e:	b480      	push	{r7}
 8001aa0:	b083      	sub	sp, #12
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001aae:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	6093      	str	r3, [r2, #8]
}
 8001ab6:	bf00      	nop
 8001ab8:	370c      	adds	r7, #12
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr

08001ac2 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	b083      	sub	sp, #12
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001ad2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ad6:	f043 0201 	orr.w	r2, r3, #1
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001ade:	bf00      	nop
 8001ae0:	370c      	adds	r7, #12
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr

08001aea <LL_ADC_StartCalibration>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
{
 8001aea:	b480      	push	{r7}
 8001aec:	b083      	sub	sp, #12
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	6078      	str	r0, [r7, #4]
 8001af2:	6039      	str	r1, [r7, #0]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8001afc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001b00:	683a      	ldr	r2, [r7, #0]
 8001b02:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8001b06:	4313      	orrs	r3, r2
 8001b08:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	609a      	str	r2, [r3, #8]
             ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
}
 8001b10:	bf00      	nop
 8001b12:	370c      	adds	r7, #12
 8001b14:	46bd      	mov	sp, r7
 8001b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1a:	4770      	bx	lr

08001b1c <LL_ADC_IsActiveFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f003 0301 	and.w	r3, r3, #1
 8001b2c:	2b01      	cmp	r3, #1
 8001b2e:	bf0c      	ite	eq
 8001b30:	2301      	moveq	r3, #1
 8001b32:	2300      	movne	r3, #0
 8001b34:	b2db      	uxtb	r3, r3
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr

08001b42 <LL_ADC_ClearFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_ClearFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_ADRDY(ADC_TypeDef *ADCx)
{
 8001b42:	b480      	push	{r7}
 8001b44:	b083      	sub	sp, #12
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_ADRDY);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	601a      	str	r2, [r3, #0]
}
 8001b50:	bf00      	nop
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b085      	sub	sp, #20
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001b64:	4908      	ldr	r1, [pc, #32]	; (8001b88 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001b66:	4b08      	ldr	r3, [pc, #32]	; (8001b88 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001b68:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001b70:	4b05      	ldr	r3, [pc, #20]	; (8001b88 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001b72:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	4013      	ands	r3, r2
 8001b78:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
}
 8001b7c:	bf00      	nop
 8001b7e:	3714      	adds	r7, #20
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr
 8001b88:	40021000 	.word	0x40021000

08001b8c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b085      	sub	sp, #20
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001b94:	4908      	ldr	r1, [pc, #32]	; (8001bb8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001b96:	4b08      	ldr	r3, [pc, #32]	; (8001bb8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001b98:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001ba0:	4b05      	ldr	r3, [pc, #20]	; (8001bb8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001ba2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001baa:	68fb      	ldr	r3, [r7, #12]
}
 8001bac:	bf00      	nop
 8001bae:	3714      	adds	r7, #20
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr
 8001bb8:	40021000 	.word	0x40021000

08001bbc <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b085      	sub	sp, #20
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001bc4:	4908      	ldr	r1, [pc, #32]	; (8001be8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001bc6:	4b08      	ldr	r3, [pc, #32]	; (8001be8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001bc8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001bd0:	4b05      	ldr	r3, [pc, #20]	; (8001be8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001bd2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bda:	68fb      	ldr	r3, [r7, #12]
}
 8001bdc:	bf00      	nop
 8001bde:	3714      	adds	r7, #20
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr
 8001be8:	40021000 	.word	0x40021000

08001bec <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2b04      	cmp	r3, #4
 8001bf8:	d106      	bne.n	8001c08 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8001bfa:	4a09      	ldr	r2, [pc, #36]	; (8001c20 <LL_SYSTICK_SetClkSource+0x34>)
 8001bfc:	4b08      	ldr	r3, [pc, #32]	; (8001c20 <LL_SYSTICK_SetClkSource+0x34>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f043 0304 	orr.w	r3, r3, #4
 8001c04:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 8001c06:	e005      	b.n	8001c14 <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8001c08:	4a05      	ldr	r2, [pc, #20]	; (8001c20 <LL_SYSTICK_SetClkSource+0x34>)
 8001c0a:	4b05      	ldr	r3, [pc, #20]	; (8001c20 <LL_SYSTICK_SetClkSource+0x34>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f023 0304 	bic.w	r3, r3, #4
 8001c12:	6013      	str	r3, [r2, #0]
}
 8001c14:	bf00      	nop
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr
 8001c20:	e000e010 	.word	0xe000e010

08001c24 <LL_SYSTICK_DisableIT>:
  * @brief  Disable SysTick exception request
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_DisableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_DisableIT(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001c28:	4a05      	ldr	r2, [pc, #20]	; (8001c40 <LL_SYSTICK_DisableIT+0x1c>)
 8001c2a:	4b05      	ldr	r3, [pc, #20]	; (8001c40 <LL_SYSTICK_DisableIT+0x1c>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f023 0302 	bic.w	r3, r3, #2
 8001c32:	6013      	str	r3, [r2, #0]
}
 8001c34:	bf00      	nop
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	e000e010 	.word	0xe000e010

08001c44 <LL_RCC_HSE_EnableBypass>:
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001c48:	4a05      	ldr	r2, [pc, #20]	; (8001c60 <LL_RCC_HSE_EnableBypass+0x1c>)
 8001c4a:	4b05      	ldr	r3, [pc, #20]	; (8001c60 <LL_RCC_HSE_EnableBypass+0x1c>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c52:	6013      	str	r3, [r2, #0]
}
 8001c54:	bf00      	nop
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr
 8001c5e:	bf00      	nop
 8001c60:	40021000 	.word	0x40021000

08001c64 <LL_RCC_HSE_Enable>:
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001c68:	4a05      	ldr	r2, [pc, #20]	; (8001c80 <LL_RCC_HSE_Enable+0x1c>)
 8001c6a:	4b05      	ldr	r3, [pc, #20]	; (8001c80 <LL_RCC_HSE_Enable+0x1c>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c72:	6013      	str	r3, [r2, #0]
}
 8001c74:	bf00      	nop
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	40021000 	.word	0x40021000

08001c84 <LL_RCC_HSE_IsReady>:
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8001c88:	4b07      	ldr	r3, [pc, #28]	; (8001ca8 <LL_RCC_HSE_IsReady+0x24>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c90:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001c94:	bf0c      	ite	eq
 8001c96:	2301      	moveq	r3, #1
 8001c98:	2300      	movne	r3, #0
 8001c9a:	b2db      	uxtb	r3, r3
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop
 8001ca8:	40021000 	.word	0x40021000

08001cac <LL_RCC_SetSysClkSource>:
{
 8001cac:	b480      	push	{r7}
 8001cae:	b083      	sub	sp, #12
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001cb4:	4906      	ldr	r1, [pc, #24]	; (8001cd0 <LL_RCC_SetSysClkSource+0x24>)
 8001cb6:	4b06      	ldr	r3, [pc, #24]	; (8001cd0 <LL_RCC_SetSysClkSource+0x24>)
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	f023 0203 	bic.w	r2, r3, #3
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	608b      	str	r3, [r1, #8]
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr
 8001cd0:	40021000 	.word	0x40021000

08001cd4 <LL_RCC_GetSysClkSource>:
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001cd8:	4b04      	ldr	r3, [pc, #16]	; (8001cec <LL_RCC_GetSysClkSource+0x18>)
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	f003 030c 	and.w	r3, r3, #12
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	40021000 	.word	0x40021000

08001cf0 <LL_RCC_SetAHBPrescaler>:
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b083      	sub	sp, #12
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001cf8:	4906      	ldr	r1, [pc, #24]	; (8001d14 <LL_RCC_SetAHBPrescaler+0x24>)
 8001cfa:	4b06      	ldr	r3, [pc, #24]	; (8001d14 <LL_RCC_SetAHBPrescaler+0x24>)
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	608b      	str	r3, [r1, #8]
}
 8001d08:	bf00      	nop
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr
 8001d14:	40021000 	.word	0x40021000

08001d18 <LL_RCC_SetAPB1Prescaler>:
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001d20:	4906      	ldr	r1, [pc, #24]	; (8001d3c <LL_RCC_SetAPB1Prescaler+0x24>)
 8001d22:	4b06      	ldr	r3, [pc, #24]	; (8001d3c <LL_RCC_SetAPB1Prescaler+0x24>)
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	608b      	str	r3, [r1, #8]
}
 8001d30:	bf00      	nop
 8001d32:	370c      	adds	r7, #12
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr
 8001d3c:	40021000 	.word	0x40021000

08001d40 <LL_RCC_SetAPB2Prescaler>:
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001d48:	4906      	ldr	r1, [pc, #24]	; (8001d64 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001d4a:	4b06      	ldr	r3, [pc, #24]	; (8001d64 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4313      	orrs	r3, r2
 8001d56:	608b      	str	r3, [r1, #8]
}
 8001d58:	bf00      	nop
 8001d5a:	370c      	adds	r7, #12
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr
 8001d64:	40021000 	.word	0x40021000

08001d68 <LL_RCC_ConfigMCO>:
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
 8001d72:	4808      	ldr	r0, [pc, #32]	; (8001d94 <LL_RCC_ConfigMCO+0x2c>)
 8001d74:	4b07      	ldr	r3, [pc, #28]	; (8001d94 <LL_RCC_ConfigMCO+0x2c>)
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001d7c:	6879      	ldr	r1, [r7, #4]
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	430b      	orrs	r3, r1
 8001d82:	4313      	orrs	r3, r2
 8001d84:	6083      	str	r3, [r0, #8]
}
 8001d86:	bf00      	nop
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	40021000 	.word	0x40021000

08001d98 <LL_RCC_SetI2CClockSource>:
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b085      	sub	sp, #20
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2CxSource >> 24U)); 
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	0e1a      	lsrs	r2, r3, #24
 8001da4:	4b0e      	ldr	r3, [pc, #56]	; (8001de0 <LL_RCC_SetI2CClockSource+0x48>)
 8001da6:	4413      	add	r3, r2
 8001da8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(*reg, 3U << ((I2CxSource & 0x00FF0000U) >> 16U), ((I2CxSource & 0x000000FFU) << ((I2CxSource & 0x00FF0000U) >> 16U)));
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	0c1b      	lsrs	r3, r3, #16
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	2103      	movs	r1, #3
 8001db6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dba:	43db      	mvns	r3, r3
 8001dbc:	401a      	ands	r2, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	b2d9      	uxtb	r1, r3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	0c1b      	lsrs	r3, r3, #16
 8001dc6:	b2db      	uxtb	r3, r3
 8001dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8001dcc:	431a      	orrs	r2, r3
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	601a      	str	r2, [r3, #0]
}
 8001dd2:	bf00      	nop
 8001dd4:	3714      	adds	r7, #20
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	40021088 	.word	0x40021088

08001de4 <LL_RCC_SetADCClockSource>:
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8001dec:	4907      	ldr	r1, [pc, #28]	; (8001e0c <LL_RCC_SetADCClockSource+0x28>)
 8001dee:	4b07      	ldr	r3, [pc, #28]	; (8001e0c <LL_RCC_SetADCClockSource+0x28>)
 8001df0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001df4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8001e00:	bf00      	nop
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr
 8001e0c:	40021000 	.word	0x40021000

08001e10 <LL_RCC_PLL_Enable>:
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001e14:	4a05      	ldr	r2, [pc, #20]	; (8001e2c <LL_RCC_PLL_Enable+0x1c>)
 8001e16:	4b05      	ldr	r3, [pc, #20]	; (8001e2c <LL_RCC_PLL_Enable+0x1c>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e1e:	6013      	str	r3, [r2, #0]
}
 8001e20:	bf00      	nop
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	40021000 	.word	0x40021000

08001e30 <LL_RCC_PLL_IsReady>:
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001e34:	4b07      	ldr	r3, [pc, #28]	; (8001e54 <LL_RCC_PLL_IsReady+0x24>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e3c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001e40:	bf0c      	ite	eq
 8001e42:	2301      	moveq	r3, #1
 8001e44:	2300      	movne	r3, #0
 8001e46:	b2db      	uxtb	r3, r3
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	40021000 	.word	0x40021000

08001e58 <LL_RCC_PLL_ConfigDomain_SYS>:
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b085      	sub	sp, #20
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	60f8      	str	r0, [r7, #12]
 8001e60:	60b9      	str	r1, [r7, #8]
 8001e62:	607a      	str	r2, [r7, #4]
 8001e64:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8001e66:	480a      	ldr	r0, [pc, #40]	; (8001e90 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8001e68:	4b09      	ldr	r3, [pc, #36]	; (8001e90 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8001e6a:	68da      	ldr	r2, [r3, #12]
 8001e6c:	4b09      	ldr	r3, [pc, #36]	; (8001e94 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8001e6e:	4013      	ands	r3, r2
 8001e70:	68f9      	ldr	r1, [r7, #12]
 8001e72:	68ba      	ldr	r2, [r7, #8]
 8001e74:	4311      	orrs	r1, r2
 8001e76:	687a      	ldr	r2, [r7, #4]
 8001e78:	0212      	lsls	r2, r2, #8
 8001e7a:	4311      	orrs	r1, r2
 8001e7c:	683a      	ldr	r2, [r7, #0]
 8001e7e:	430a      	orrs	r2, r1
 8001e80:	4313      	orrs	r3, r2
 8001e82:	60c3      	str	r3, [r0, #12]
}
 8001e84:	bf00      	nop
 8001e86:	3714      	adds	r7, #20
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr
 8001e90:	40021000 	.word	0x40021000
 8001e94:	f9ff808c 	.word	0xf9ff808c

08001e98 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8001e9c:	4a05      	ldr	r2, [pc, #20]	; (8001eb4 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8001e9e:	4b05      	ldr	r3, [pc, #20]	; (8001eb4 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8001ea0:	68db      	ldr	r3, [r3, #12]
 8001ea2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ea6:	60d3      	str	r3, [r2, #12]
}
 8001ea8:	bf00      	nop
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr
 8001eb2:	bf00      	nop
 8001eb4:	40021000 	.word	0x40021000

08001eb8 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b089      	sub	sp, #36	; 0x24
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	60f8      	str	r0, [r7, #12]
 8001ec0:	60b9      	str	r1, [r7, #8]
 8001ec2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	681a      	ldr	r2, [r3, #0]
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	fa93 f3a3 	rbit	r3, r3
 8001ed2:	613b      	str	r3, [r7, #16]
  return(result);
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	fab3 f383 	clz	r3, r3
 8001eda:	005b      	lsls	r3, r3, #1
 8001edc:	2103      	movs	r1, #3
 8001ede:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee2:	43db      	mvns	r3, r3
 8001ee4:	401a      	ands	r2, r3
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	fa93 f3a3 	rbit	r3, r3
 8001ef0:	61bb      	str	r3, [r7, #24]
  return(result);
 8001ef2:	69bb      	ldr	r3, [r7, #24]
 8001ef4:	fab3 f383 	clz	r3, r3
 8001ef8:	005b      	lsls	r3, r3, #1
 8001efa:	6879      	ldr	r1, [r7, #4]
 8001efc:	fa01 f303 	lsl.w	r3, r1, r3
 8001f00:	431a      	orrs	r2, r3
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	601a      	str	r2, [r3, #0]
}
 8001f06:	bf00      	nop
 8001f08:	3724      	adds	r7, #36	; 0x24
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr

08001f12 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8001f12:	b480      	push	{r7}
 8001f14:	b085      	sub	sp, #20
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	60f8      	str	r0, [r7, #12]
 8001f1a:	60b9      	str	r1, [r7, #8]
 8001f1c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	685a      	ldr	r2, [r3, #4]
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	43db      	mvns	r3, r3
 8001f26:	401a      	ands	r2, r3
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	6879      	ldr	r1, [r7, #4]
 8001f2c:	fb01 f303 	mul.w	r3, r1, r3
 8001f30:	431a      	orrs	r2, r3
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	605a      	str	r2, [r3, #4]
}
 8001f36:	bf00      	nop
 8001f38:	3714      	adds	r7, #20
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr

08001f42 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8001f42:	b480      	push	{r7}
 8001f44:	b089      	sub	sp, #36	; 0x24
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	60f8      	str	r0, [r7, #12]
 8001f4a:	60b9      	str	r1, [r7, #8]
 8001f4c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	689a      	ldr	r2, [r3, #8]
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	fa93 f3a3 	rbit	r3, r3
 8001f5c:	613b      	str	r3, [r7, #16]
  return(result);
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	fab3 f383 	clz	r3, r3
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	2103      	movs	r1, #3
 8001f68:	fa01 f303 	lsl.w	r3, r1, r3
 8001f6c:	43db      	mvns	r3, r3
 8001f6e:	401a      	ands	r2, r3
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f74:	69fb      	ldr	r3, [r7, #28]
 8001f76:	fa93 f3a3 	rbit	r3, r3
 8001f7a:	61bb      	str	r3, [r7, #24]
  return(result);
 8001f7c:	69bb      	ldr	r3, [r7, #24]
 8001f7e:	fab3 f383 	clz	r3, r3
 8001f82:	005b      	lsls	r3, r3, #1
 8001f84:	6879      	ldr	r1, [r7, #4]
 8001f86:	fa01 f303 	lsl.w	r3, r1, r3
 8001f8a:	431a      	orrs	r2, r3
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8001f90:	bf00      	nop
 8001f92:	3724      	adds	r7, #36	; 0x24
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr

08001f9c <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b089      	sub	sp, #36	; 0x24
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	60f8      	str	r0, [r7, #12]
 8001fa4:	60b9      	str	r1, [r7, #8]
 8001fa6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	68da      	ldr	r2, [r3, #12]
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	fa93 f3a3 	rbit	r3, r3
 8001fb6:	613b      	str	r3, [r7, #16]
  return(result);
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	fab3 f383 	clz	r3, r3
 8001fbe:	005b      	lsls	r3, r3, #1
 8001fc0:	2103      	movs	r1, #3
 8001fc2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fc6:	43db      	mvns	r3, r3
 8001fc8:	401a      	ands	r2, r3
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	fa93 f3a3 	rbit	r3, r3
 8001fd4:	61bb      	str	r3, [r7, #24]
  return(result);
 8001fd6:	69bb      	ldr	r3, [r7, #24]
 8001fd8:	fab3 f383 	clz	r3, r3
 8001fdc:	005b      	lsls	r3, r3, #1
 8001fde:	6879      	ldr	r1, [r7, #4]
 8001fe0:	fa01 f303 	lsl.w	r3, r1, r3
 8001fe4:	431a      	orrs	r2, r3
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	60da      	str	r2, [r3, #12]
}
 8001fea:	bf00      	nop
 8001fec:	3724      	adds	r7, #36	; 0x24
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr

08001ff6 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001ff6:	b480      	push	{r7}
 8001ff8:	b089      	sub	sp, #36	; 0x24
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	60f8      	str	r0, [r7, #12]
 8001ffe:	60b9      	str	r1, [r7, #8]
 8002000:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	6a1a      	ldr	r2, [r3, #32]
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	fa93 f3a3 	rbit	r3, r3
 8002010:	613b      	str	r3, [r7, #16]
  return(result);
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	fab3 f383 	clz	r3, r3
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	210f      	movs	r1, #15
 800201c:	fa01 f303 	lsl.w	r3, r1, r3
 8002020:	43db      	mvns	r3, r3
 8002022:	401a      	ands	r2, r3
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002028:	69fb      	ldr	r3, [r7, #28]
 800202a:	fa93 f3a3 	rbit	r3, r3
 800202e:	61bb      	str	r3, [r7, #24]
  return(result);
 8002030:	69bb      	ldr	r3, [r7, #24]
 8002032:	fab3 f383 	clz	r3, r3
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	6879      	ldr	r1, [r7, #4]
 800203a:	fa01 f303 	lsl.w	r3, r1, r3
 800203e:	431a      	orrs	r2, r3
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8002044:	bf00      	nop
 8002046:	3724      	adds	r7, #36	; 0x24
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <LL_SPI_Enable>:
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	601a      	str	r2, [r3, #0]
}
 8002064:	bf00      	nop
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <LL_SPI_SetRxFIFOThreshold>:
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	431a      	orrs	r2, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	605a      	str	r2, [r3, #4]
}
 800208a:	bf00      	nop
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr

08002096 <LL_I2C_Enable>:
{
 8002096:	b480      	push	{r7}
 8002098:	b083      	sub	sp, #12
 800209a:	af00      	add	r7, sp, #0
 800209c:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f043 0201 	orr.w	r2, r3, #1
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	601a      	str	r2, [r3, #0]
}
 80020aa:	bf00      	nop
 80020ac:	370c      	adds	r7, #12
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr

080020b6 <LL_I2C_Disable>:
{
 80020b6:	b480      	push	{r7}
 80020b8:	b083      	sub	sp, #12
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f023 0201 	bic.w	r2, r3, #1
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	601a      	str	r2, [r3, #0]
}
 80020ca:	bf00      	nop
 80020cc:	370c      	adds	r7, #12
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr

080020d6 <LL_USART_Enable>:
{
 80020d6:	b480      	push	{r7}
 80020d8:	b083      	sub	sp, #12
 80020da:	af00      	add	r7, sp, #0
 80020dc:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f043 0201 	orr.w	r2, r3, #1
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	601a      	str	r2, [r3, #0]
}
 80020ea:	bf00      	nop
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr

080020f6 <LL_USART_DisableSCLKOutput>:
{
 80020f6:	b480      	push	{r7}
 80020f8:	b083      	sub	sp, #12
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, USART_CR2_CLKEN);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	605a      	str	r2, [r3, #4]
}
 800210a:	bf00      	nop
 800210c:	370c      	adds	r7, #12
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr
	...

08002118 <SystemClock_Config>:
#include "Periph_Init.h"
#include "TomLib_SYS.h"

void SystemClock_Config(void) {
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 800211c:	2001      	movs	r0, #1
 800211e:	f7ff fd4d 	bl	8001bbc <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8002122:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002126:	f7ff fd31 	bl	8001b8c <LL_APB1_GRP1_EnableClock>

	LL_RCC_HSE_Enable();
 800212a:	f7ff fd9b 	bl	8001c64 <LL_RCC_HSE_Enable>
	LL_RCC_HSE_EnableBypass();
 800212e:	f7ff fd89 	bl	8001c44 <LL_RCC_HSE_EnableBypass>

	while (LL_RCC_HSE_IsReady() != 1) {}
 8002132:	bf00      	nop
 8002134:	f7ff fda6 	bl	8001c84 <LL_RCC_HSE_IsReady>
 8002138:	4603      	mov	r3, r0
 800213a:	2b01      	cmp	r3, #1
 800213c:	d1fa      	bne.n	8002134 <SystemClock_Config+0x1c>

	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_1, 16,LL_RCC_PLLR_DIV_4);
 800213e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002142:	2210      	movs	r2, #16
 8002144:	2100      	movs	r1, #0
 8002146:	2003      	movs	r0, #3
 8002148:	f7ff fe86 	bl	8001e58 <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLL_EnableDomain_SYS();
 800214c:	f7ff fea4 	bl	8001e98 <LL_RCC_PLL_EnableDomain_SYS>
	LL_RCC_PLL_Enable();
 8002150:	f7ff fe5e 	bl	8001e10 <LL_RCC_PLL_Enable>

	while (LL_RCC_PLL_IsReady() != 1) {}
 8002154:	bf00      	nop
 8002156:	f7ff fe6b 	bl	8001e30 <LL_RCC_PLL_IsReady>
 800215a:	4603      	mov	r3, r0
 800215c:	2b01      	cmp	r3, #1
 800215e:	d1fa      	bne.n	8002156 <SystemClock_Config+0x3e>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8002160:	2003      	movs	r0, #3
 8002162:	f7ff fda3 	bl	8001cac <LL_RCC_SetSysClkSource>

	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) {}
 8002166:	bf00      	nop
 8002168:	f7ff fdb4 	bl	8001cd4 <LL_RCC_GetSysClkSource>
 800216c:	4603      	mov	r3, r0
 800216e:	2b0c      	cmp	r3, #12
 8002170:	d1fa      	bne.n	8002168 <SystemClock_Config+0x50>
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8002172:	2000      	movs	r0, #0
 8002174:	f7ff fdbc 	bl	8001cf0 <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8002178:	2000      	movs	r0, #0
 800217a:	f7ff fdcd 	bl	8001d18 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 800217e:	2000      	movs	r0, #0
 8002180:	f7ff fdde 	bl	8001d40 <LL_RCC_SetAPB2Prescaler>
	LL_RCC_SetI2CClockSource(LL_RCC_I2C2_CLKSOURCE_PCLK1);
 8002184:	f44f 2060 	mov.w	r0, #917504	; 0xe0000
 8002188:	f7ff fe06 	bl	8001d98 <LL_RCC_SetI2CClockSource>

	LL_RCC_ConfigMCO(LL_RCC_MCO1SOURCE_SYSCLK, LL_RCC_MCO1_DIV_1);
 800218c:	2100      	movs	r1, #0
 800218e:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8002192:	f7ff fde9 	bl	8001d68 <LL_RCC_ConfigMCO>

	SystemCoreClockUpdate();
 8002196:	f000 fcdf 	bl	8002b58 <SystemCoreClockUpdate>

	LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 800219a:	2004      	movs	r0, #4
 800219c:	f7ff fd26 	bl	8001bec <LL_SYSTICK_SetClkSource>
	SysTick_Config(SystemCoreClock / 100000);
 80021a0:	4b0f      	ldr	r3, [pc, #60]	; (80021e0 <SystemClock_Config+0xc8>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	095b      	lsrs	r3, r3, #5
 80021a6:	4a0f      	ldr	r2, [pc, #60]	; (80021e4 <SystemClock_Config+0xcc>)
 80021a8:	fba2 2303 	umull	r2, r3, r2, r3
 80021ac:	09db      	lsrs	r3, r3, #7
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7ff fb20 	bl	80017f4 <SysTick_Config>
	NVIC_SetPriority(SysTick_IRQn,NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
 80021b4:	f7ff fab4 	bl	8001720 <NVIC_GetPriorityGrouping>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2200      	movs	r2, #0
 80021bc:	2100      	movs	r1, #0
 80021be:	4618      	mov	r0, r3
 80021c0:	f7ff fae6 	bl	8001790 <NVIC_EncodePriority>
 80021c4:	4603      	mov	r3, r0
 80021c6:	4619      	mov	r1, r3
 80021c8:	f04f 30ff 	mov.w	r0, #4294967295
 80021cc:	f7ff fab6 	bl	800173c <NVIC_SetPriority>
	LL_SYSTICK_DisableIT();
 80021d0:	f7ff fd28 	bl	8001c24 <LL_SYSTICK_DisableIT>
	LL_RCC_SetADCClockSource(LL_RCC_ADC_CLKSOURCE_SYSCLK);
 80021d4:	f04f 5040 	mov.w	r0, #805306368	; 0x30000000
 80021d8:	f7ff fe04 	bl	8001de4 <LL_RCC_SetADCClockSource>


}
 80021dc:	bf00      	nop
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	20000000 	.word	0x20000000
 80021e4:	0a7c5ac5 	.word	0x0a7c5ac5

080021e8 <GPIO_Init>:


void GPIO_Init(void)
{ 	/*Povolen hodin do GPIO periferi*/
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
	WRITE_REG(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN | RCC_AHB2ENR_GPIOBEN | RCC_AHB2ENR_GPIOCEN) ;
 80021ec:	4b95      	ldr	r3, [pc, #596]	; (8002444 <GPIO_Init+0x25c>)
 80021ee:	2207      	movs	r2, #7
 80021f0:	64da      	str	r2, [r3, #76]	; 0x4c


	/*USBPWREN Init*/
	LL_GPIO_SetPinMode(GPIOA,USBPWREN,LL_GPIO_MODE_INPUT);
 80021f2:	2200      	movs	r2, #0
 80021f4:	2101      	movs	r1, #1
 80021f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021fa:	f7ff fe5d 	bl	8001eb8 <LL_GPIO_SetPinMode>

	/*USART2 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,USART2_TX,LL_GPIO_MODE_ALTERNATE);
 80021fe:	2202      	movs	r2, #2
 8002200:	2104      	movs	r1, #4
 8002202:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002206:	f7ff fe57 	bl	8001eb8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,USART2_RX,LL_GPIO_MODE_ALTERNATE);
 800220a:	2202      	movs	r2, #2
 800220c:	2108      	movs	r1, #8
 800220e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002212:	f7ff fe51 	bl	8001eb8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,USART2_TX,LL_GPIO_SPEED_FREQ_MEDIUM);
 8002216:	2201      	movs	r2, #1
 8002218:	2104      	movs	r1, #4
 800221a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800221e:	f7ff fe90 	bl	8001f42 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOA,USART2_RX,LL_GPIO_SPEED_FREQ_MEDIUM);
 8002222:	2201      	movs	r2, #1
 8002224:	2108      	movs	r1, #8
 8002226:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800222a:	f7ff fe8a 	bl	8001f42 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetAFPin_0_7(GPIOA,USART2_TX,LL_GPIO_AF_7);
 800222e:	2207      	movs	r2, #7
 8002230:	2104      	movs	r1, #4
 8002232:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002236:	f7ff fede 	bl	8001ff6 <LL_GPIO_SetAFPin_0_7>
	LL_GPIO_SetAFPin_0_7(GPIOA,USART2_RX,LL_GPIO_AF_7);
 800223a:	2207      	movs	r2, #7
 800223c:	2108      	movs	r1, #8
 800223e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002242:	f7ff fed8 	bl	8001ff6 <LL_GPIO_SetAFPin_0_7>

	/*Analog SENS GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,SENS1,LL_GPIO_MODE_ANALOG);
 8002246:	2203      	movs	r2, #3
 8002248:	2110      	movs	r1, #16
 800224a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800224e:	f7ff fe33 	bl	8001eb8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,SENS2,LL_GPIO_MODE_ANALOG);
 8002252:	2203      	movs	r2, #3
 8002254:	2120      	movs	r1, #32
 8002256:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800225a:	f7ff fe2d 	bl	8001eb8 <LL_GPIO_SetPinMode>

	/*Power EN GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,_5V_EN,LL_GPIO_MODE_OUTPUT);
 800225e:	2201      	movs	r2, #1
 8002260:	2140      	movs	r1, #64	; 0x40
 8002262:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002266:	f7ff fe27 	bl	8001eb8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,_3V3_EN,LL_GPIO_MODE_OUTPUT);
 800226a:	2201      	movs	r2, #1
 800226c:	2180      	movs	r1, #128	; 0x80
 800226e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002272:	f7ff fe21 	bl	8001eb8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,_5V_EN,LL_GPIO_SPEED_FREQ_LOW);
 8002276:	2200      	movs	r2, #0
 8002278:	2140      	movs	r1, #64	; 0x40
 800227a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800227e:	f7ff fe60 	bl	8001f42 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOA,_3V3_EN,LL_GPIO_SPEED_FREQ_LOW);
 8002282:	2200      	movs	r2, #0
 8002284:	2180      	movs	r1, #128	; 0x80
 8002286:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800228a:	f7ff fe5a 	bl	8001f42 <LL_GPIO_SetPinSpeed>

	/*MCO Init*/
	LL_GPIO_SetPinMode(GPIOA,MCO,LL_GPIO_MODE_ALTERNATE);
 800228e:	2202      	movs	r2, #2
 8002290:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002294:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002298:	f7ff fe0e 	bl	8001eb8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,MCO,LL_GPIO_SPEED_FREQ_VERY_HIGH);
 800229c:	2203      	movs	r2, #3
 800229e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022a6:	f7ff fe4c 	bl	8001f42 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetAFPin_0_7(GPIOA,MCO,LL_GPIO_AF_0);
 80022aa:	2200      	movs	r2, #0
 80022ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022b4:	f7ff fe9f 	bl	8001ff6 <LL_GPIO_SetAFPin_0_7>

	/*USART1 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,USART1_TX,LL_GPIO_MODE_ALTERNATE);
 80022b8:	2202      	movs	r2, #2
 80022ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80022be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022c2:	f7ff fdf9 	bl	8001eb8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,USART1_RX,LL_GPIO_MODE_ALTERNATE);
 80022c6:	2202      	movs	r2, #2
 80022c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022d0:	f7ff fdf2 	bl	8001eb8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,USART1_TX,LL_GPIO_SPEED_FREQ_MEDIUM);
 80022d4:	2201      	movs	r2, #1
 80022d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80022da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022de:	f7ff fe30 	bl	8001f42 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOA,USART1_RX,LL_GPIO_SPEED_FREQ_MEDIUM);
 80022e2:	2201      	movs	r2, #1
 80022e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022ec:	f7ff fe29 	bl	8001f42 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetAFPin_0_7(GPIOA,USART1_TX,LL_GPIO_AF_7);
 80022f0:	2207      	movs	r2, #7
 80022f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80022f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022fa:	f7ff fe7c 	bl	8001ff6 <LL_GPIO_SetAFPin_0_7>
	LL_GPIO_SetAFPin_0_7(GPIOA,USART1_RX,LL_GPIO_AF_7);
 80022fe:	2207      	movs	r2, #7
 8002300:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002304:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002308:	f7ff fe75 	bl	8001ff6 <LL_GPIO_SetAFPin_0_7>

	/*ALERT Init*/
	LL_GPIO_SetPinMode(GPIOB,ALERT,LL_GPIO_MODE_INPUT);
 800230c:	2200      	movs	r2, #0
 800230e:	2102      	movs	r1, #2
 8002310:	484d      	ldr	r0, [pc, #308]	; (8002448 <GPIO_Init+0x260>)
 8002312:	f7ff fdd1 	bl	8001eb8 <LL_GPIO_SetPinMode>

	/*WP Init*/
	LL_GPIO_SetPinMode(GPIOB,WP,LL_GPIO_MODE_OUTPUT);
 8002316:	2201      	movs	r2, #1
 8002318:	2104      	movs	r1, #4
 800231a:	484b      	ldr	r0, [pc, #300]	; (8002448 <GPIO_Init+0x260>)
 800231c:	f7ff fdcc 	bl	8001eb8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOB,WP,LL_GPIO_SPEED_FREQ_MEDIUM);
 8002320:	2201      	movs	r2, #1
 8002322:	2104      	movs	r1, #4
 8002324:	4848      	ldr	r0, [pc, #288]	; (8002448 <GPIO_Init+0x260>)
 8002326:	f7ff fe0c 	bl	8001f42 <LL_GPIO_SetPinSpeed>

	/*I2C2 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOB,I2C2_SCL,LL_GPIO_MODE_ALTERNATE);
 800232a:	2202      	movs	r2, #2
 800232c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002330:	4845      	ldr	r0, [pc, #276]	; (8002448 <GPIO_Init+0x260>)
 8002332:	f7ff fdc1 	bl	8001eb8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOB,I2C2_SDA,LL_GPIO_MODE_ALTERNATE);
 8002336:	2202      	movs	r2, #2
 8002338:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800233c:	4842      	ldr	r0, [pc, #264]	; (8002448 <GPIO_Init+0x260>)
 800233e:	f7ff fdbb 	bl	8001eb8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOB,I2C2_SCL,LL_GPIO_SPEED_FREQ_HIGH);
 8002342:	2202      	movs	r2, #2
 8002344:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002348:	483f      	ldr	r0, [pc, #252]	; (8002448 <GPIO_Init+0x260>)
 800234a:	f7ff fdfa 	bl	8001f42 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOB,I2C2_SDA,LL_GPIO_SPEED_FREQ_HIGH);
 800234e:	2202      	movs	r2, #2
 8002350:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002354:	483c      	ldr	r0, [pc, #240]	; (8002448 <GPIO_Init+0x260>)
 8002356:	f7ff fdf4 	bl	8001f42 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinOutputType(GPIOB,I2C2_SCL,LL_GPIO_OUTPUT_OPENDRAIN);
 800235a:	2201      	movs	r2, #1
 800235c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002360:	4839      	ldr	r0, [pc, #228]	; (8002448 <GPIO_Init+0x260>)
 8002362:	f7ff fdd6 	bl	8001f12 <LL_GPIO_SetPinOutputType>
	LL_GPIO_SetPinOutputType(GPIOB,I2C2_SDA,LL_GPIO_OUTPUT_OPENDRAIN);
 8002366:	2201      	movs	r2, #1
 8002368:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800236c:	4836      	ldr	r0, [pc, #216]	; (8002448 <GPIO_Init+0x260>)
 800236e:	f7ff fdd0 	bl	8001f12 <LL_GPIO_SetPinOutputType>
	LL_GPIO_SetAFPin_0_7(GPIOB,I2C2_SCL,LL_GPIO_AF_4);
 8002372:	2204      	movs	r2, #4
 8002374:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002378:	4833      	ldr	r0, [pc, #204]	; (8002448 <GPIO_Init+0x260>)
 800237a:	f7ff fe3c 	bl	8001ff6 <LL_GPIO_SetAFPin_0_7>
	LL_GPIO_SetAFPin_0_7(GPIOB,I2C2_SDA,LL_GPIO_AF_4);
 800237e:	2204      	movs	r2, #4
 8002380:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002384:	4830      	ldr	r0, [pc, #192]	; (8002448 <GPIO_Init+0x260>)
 8002386:	f7ff fe36 	bl	8001ff6 <LL_GPIO_SetAFPin_0_7>

	/*LGHTNG_CS Init*/
	LL_GPIO_SetPinMode(GPIOB,LGHTNG_CS,LL_GPIO_MODE_OUTPUT);
 800238a:	2201      	movs	r2, #1
 800238c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002390:	482d      	ldr	r0, [pc, #180]	; (8002448 <GPIO_Init+0x260>)
 8002392:	f7ff fd91 	bl	8001eb8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOB,LGHTNG_CS,LL_GPIO_SPEED_FREQ_MEDIUM);
 8002396:	2201      	movs	r2, #1
 8002398:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800239c:	482a      	ldr	r0, [pc, #168]	; (8002448 <GPIO_Init+0x260>)
 800239e:	f7ff fdd0 	bl	8001f42 <LL_GPIO_SetPinSpeed>

	/*SPI2 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOB,SPI2_SCK,LL_GPIO_MODE_ALTERNATE);
 80023a2:	2202      	movs	r2, #2
 80023a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80023a8:	4827      	ldr	r0, [pc, #156]	; (8002448 <GPIO_Init+0x260>)
 80023aa:	f7ff fd85 	bl	8001eb8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOB,SPI2_MISO,LL_GPIO_MODE_ALTERNATE);
 80023ae:	2202      	movs	r2, #2
 80023b0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80023b4:	4824      	ldr	r0, [pc, #144]	; (8002448 <GPIO_Init+0x260>)
 80023b6:	f7ff fd7f 	bl	8001eb8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOB,SPI2_MOSI,LL_GPIO_MODE_ALTERNATE);
 80023ba:	2202      	movs	r2, #2
 80023bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80023c0:	4821      	ldr	r0, [pc, #132]	; (8002448 <GPIO_Init+0x260>)
 80023c2:	f7ff fd79 	bl	8001eb8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOB,SPI2_SCK,LL_GPIO_SPEED_FREQ_HIGH);
 80023c6:	2202      	movs	r2, #2
 80023c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80023cc:	481e      	ldr	r0, [pc, #120]	; (8002448 <GPIO_Init+0x260>)
 80023ce:	f7ff fdb8 	bl	8001f42 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOB,SPI2_MISO,LL_GPIO_SPEED_FREQ_HIGH);
 80023d2:	2202      	movs	r2, #2
 80023d4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80023d8:	481b      	ldr	r0, [pc, #108]	; (8002448 <GPIO_Init+0x260>)
 80023da:	f7ff fdb2 	bl	8001f42 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOB,SPI2_MOSI,LL_GPIO_SPEED_FREQ_HIGH);
 80023de:	2202      	movs	r2, #2
 80023e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80023e4:	4818      	ldr	r0, [pc, #96]	; (8002448 <GPIO_Init+0x260>)
 80023e6:	f7ff fdac 	bl	8001f42 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetAFPin_0_7(GPIOB,SPI2_SCK,LL_GPIO_AF_5);
 80023ea:	2205      	movs	r2, #5
 80023ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80023f0:	4815      	ldr	r0, [pc, #84]	; (8002448 <GPIO_Init+0x260>)
 80023f2:	f7ff fe00 	bl	8001ff6 <LL_GPIO_SetAFPin_0_7>
	LL_GPIO_SetAFPin_0_7(GPIOB,SPI2_MISO,LL_GPIO_AF_5);
 80023f6:	2205      	movs	r2, #5
 80023f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80023fc:	4812      	ldr	r0, [pc, #72]	; (8002448 <GPIO_Init+0x260>)
 80023fe:	f7ff fdfa 	bl	8001ff6 <LL_GPIO_SetAFPin_0_7>
	LL_GPIO_SetAFPin_0_7(GPIOB,SPI2_MOSI,LL_GPIO_AF_5);
 8002402:	2205      	movs	r2, #5
 8002404:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002408:	480f      	ldr	r0, [pc, #60]	; (8002448 <GPIO_Init+0x260>)
 800240a:	f7ff fdf4 	bl	8001ff6 <LL_GPIO_SetAFPin_0_7>

	/*ULED1 */
	LL_GPIO_SetPinMode(GPIOC,ULED1,LL_GPIO_MODE_OUTPUT);
 800240e:	2201      	movs	r2, #1
 8002410:	2110      	movs	r1, #16
 8002412:	480e      	ldr	r0, [pc, #56]	; (800244c <GPIO_Init+0x264>)
 8002414:	f7ff fd50 	bl	8001eb8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOC,ULED1,LL_GPIO_SPEED_FREQ_LOW);
 8002418:	2200      	movs	r2, #0
 800241a:	2110      	movs	r1, #16
 800241c:	480b      	ldr	r0, [pc, #44]	; (800244c <GPIO_Init+0x264>)
 800241e:	f7ff fd90 	bl	8001f42 <LL_GPIO_SetPinSpeed>

	/*ULED2 */
	LL_GPIO_SetPinMode(GPIOC,ULED2,LL_GPIO_MODE_OUTPUT);
 8002422:	2201      	movs	r2, #1
 8002424:	2120      	movs	r1, #32
 8002426:	4809      	ldr	r0, [pc, #36]	; (800244c <GPIO_Init+0x264>)
 8002428:	f7ff fd46 	bl	8001eb8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOC,ULED2,LL_GPIO_SPEED_FREQ_LOW);
 800242c:	2200      	movs	r2, #0
 800242e:	2120      	movs	r1, #32
 8002430:	4806      	ldr	r0, [pc, #24]	; (800244c <GPIO_Init+0x264>)
 8002432:	f7ff fd86 	bl	8001f42 <LL_GPIO_SetPinSpeed>

	/*LGHTNG_IRQ*/
	LL_GPIO_SetPinMode(GPIOC,LGHTNG_IRQ,LL_GPIO_MODE_INPUT);
 8002436:	2200      	movs	r2, #0
 8002438:	2140      	movs	r1, #64	; 0x40
 800243a:	4804      	ldr	r0, [pc, #16]	; (800244c <GPIO_Init+0x264>)
 800243c:	f7ff fd3c 	bl	8001eb8 <LL_GPIO_SetPinMode>


}
 8002440:	bf00      	nop
 8002442:	bd80      	pop	{r7, pc}
 8002444:	40021000 	.word	0x40021000
 8002448:	48000400 	.word	0x48000400
 800244c:	48000800 	.word	0x48000800

08002450 <SPI2_Init>:

void SPI2_Init(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b08a      	sub	sp, #40	; 0x28
 8002454:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct;
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8002456:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800245a:	f7ff fb97 	bl	8001b8c <LL_APB1_GRP1_EnableClock>
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800245e:	2300      	movs	r3, #0
 8002460:	603b      	str	r3, [r7, #0]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002462:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002466:	607b      	str	r3, [r7, #4]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002468:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800246c:	60bb      	str	r3, [r7, #8]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 800246e:	2300      	movs	r3, #0
 8002470:	60fb      	str	r3, [r7, #12]
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8002472:	2300      	movs	r3, #0
 8002474:	613b      	str	r3, [r7, #16]
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002476:	f44f 7300 	mov.w	r3, #512	; 0x200
 800247a:	617b      	str	r3, [r7, #20]
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV64;
 800247c:	2328      	movs	r3, #40	; 0x28
 800247e:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002480:	2300      	movs	r3, #0
 8002482:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002484:	2300      	movs	r3, #0
 8002486:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.CRCPoly = 7;
 8002488:	2307      	movs	r3, #7
 800248a:	627b      	str	r3, [r7, #36]	; 0x24
  LL_SPI_SetRxFIFOThreshold(SPI2,LL_SPI_RX_FIFO_TH_QUARTER);
 800248c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002490:	4807      	ldr	r0, [pc, #28]	; (80024b0 <SPI2_Init+0x60>)
 8002492:	f7ff fded 	bl	8002070 <LL_SPI_SetRxFIFOThreshold>
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8002496:	463b      	mov	r3, r7
 8002498:	4619      	mov	r1, r3
 800249a:	4805      	ldr	r0, [pc, #20]	; (80024b0 <SPI2_Init+0x60>)
 800249c:	f7ff f807 	bl	80014ae <LL_SPI_Init>
  LL_SPI_Enable(SPI2);
 80024a0:	4803      	ldr	r0, [pc, #12]	; (80024b0 <SPI2_Init+0x60>)
 80024a2:	f7ff fdd5 	bl	8002050 <LL_SPI_Enable>

}
 80024a6:	bf00      	nop
 80024a8:	3728      	adds	r7, #40	; 0x28
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	40003800 	.word	0x40003800

080024b4 <USART2_Init>:

void USART2_Init(void){
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b088      	sub	sp, #32
 80024b8:	af00      	add	r7, sp, #0

	LL_USART_InitTypeDef USART_InitStruct;
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80024ba:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80024be:	f7ff fb65 	bl	8001b8c <LL_APB1_GRP1_EnableClock>

	USART_InitStruct.BaudRate=115200;
 80024c2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80024c6:	607b      	str	r3, [r7, #4]
	USART_InitStruct.DataWidth=LL_USART_DATAWIDTH_8B;
 80024c8:	2300      	movs	r3, #0
 80024ca:	60bb      	str	r3, [r7, #8]
	USART_InitStruct.HardwareFlowControl=LL_USART_HWCONTROL_NONE;
 80024cc:	2300      	movs	r3, #0
 80024ce:	61bb      	str	r3, [r7, #24]
	USART_InitStruct.OverSampling=LL_USART_OVERSAMPLING_8;
 80024d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80024d4:	61fb      	str	r3, [r7, #28]
	USART_InitStruct.Parity=LL_USART_PARITY_NONE;
 80024d6:	2300      	movs	r3, #0
 80024d8:	613b      	str	r3, [r7, #16]
	USART_InitStruct.StopBits=LL_USART_STOPBITS_1;
 80024da:	2300      	movs	r3, #0
 80024dc:	60fb      	str	r3, [r7, #12]
	USART_InitStruct.TransferDirection=LL_USART_DIRECTION_TX_RX;
 80024de:	230c      	movs	r3, #12
 80024e0:	617b      	str	r3, [r7, #20]
	LL_USART_DisableSCLKOutput(USART2);
 80024e2:	4807      	ldr	r0, [pc, #28]	; (8002500 <USART2_Init+0x4c>)
 80024e4:	f7ff fe07 	bl	80020f6 <LL_USART_DisableSCLKOutput>
	LL_USART_Init(USART2,&USART_InitStruct);
 80024e8:	1d3b      	adds	r3, r7, #4
 80024ea:	4619      	mov	r1, r3
 80024ec:	4804      	ldr	r0, [pc, #16]	; (8002500 <USART2_Init+0x4c>)
 80024ee:	f7ff f8b1 	bl	8001654 <LL_USART_Init>
	LL_USART_Enable(USART2);
 80024f2:	4803      	ldr	r0, [pc, #12]	; (8002500 <USART2_Init+0x4c>)
 80024f4:	f7ff fdef 	bl	80020d6 <LL_USART_Enable>

}
 80024f8:	bf00      	nop
 80024fa:	3720      	adds	r7, #32
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	40004400 	.word	0x40004400

08002504 <I2C2_Init>:

void I2C2_Init(void){
 8002504:	b580      	push	{r7, lr}
 8002506:	b088      	sub	sp, #32
 8002508:	af00      	add	r7, sp, #0
	LL_I2C_InitTypeDef I2C_InitStruct;
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C2);
 800250a:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800250e:	f7ff fb3d 	bl	8001b8c <LL_APB1_GRP1_EnableClock>
	LL_I2C_Disable(I2C2);
 8002512:	480f      	ldr	r0, [pc, #60]	; (8002550 <I2C2_Init+0x4c>)
 8002514:	f7ff fdcf 	bl	80020b6 <LL_I2C_Disable>
	I2C_InitStruct.AnalogFilter=LL_I2C_ANALOGFILTER_ENABLE;
 8002518:	2300      	movs	r3, #0
 800251a:	60fb      	str	r3, [r7, #12]
	I2C_InitStruct.DigitalFilter=0x00;
 800251c:	2300      	movs	r3, #0
 800251e:	613b      	str	r3, [r7, #16]
	I2C_InitStruct.OwnAddrSize=LL_I2C_OWNADDRESS1_7BIT;
 8002520:	2300      	movs	r3, #0
 8002522:	61fb      	str	r3, [r7, #28]
	I2C_InitStruct.OwnAddress1=0x02;
 8002524:	2302      	movs	r3, #2
 8002526:	617b      	str	r3, [r7, #20]
	I2C_InitStruct.PeripheralMode=LL_I2C_MODE_I2C;
 8002528:	2300      	movs	r3, #0
 800252a:	607b      	str	r3, [r7, #4]
	I2C_InitStruct.Timing=0x00B07CB4;
 800252c:	4b09      	ldr	r3, [pc, #36]	; (8002554 <I2C2_Init+0x50>)
 800252e:	60bb      	str	r3, [r7, #8]
	I2C_InitStruct.TypeAcknowledge=LL_I2C_NACK;
 8002530:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002534:	61bb      	str	r3, [r7, #24]
	LL_I2C_Init(I2C2,&I2C_InitStruct);
 8002536:	1d3b      	adds	r3, r7, #4
 8002538:	4619      	mov	r1, r3
 800253a:	4805      	ldr	r0, [pc, #20]	; (8002550 <I2C2_Init+0x4c>)
 800253c:	f7fe fc69 	bl	8000e12 <LL_I2C_Init>
	LL_I2C_Enable(I2C2);
 8002540:	4803      	ldr	r0, [pc, #12]	; (8002550 <I2C2_Init+0x4c>)
 8002542:	f7ff fda8 	bl	8002096 <LL_I2C_Enable>

}
 8002546:	bf00      	nop
 8002548:	3720      	adds	r7, #32
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	40005800 	.word	0x40005800
 8002554:	00b07cb4 	.word	0x00b07cb4

08002558 <ADC_Init>:

void ADC_Init(){
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 800255c:	2004      	movs	r0, #4
 800255e:	f7ff fafd 	bl	8001b5c <LL_AHB2_GRP1_EnableClock>
	LL_GPIO_SetPinMode(GPIOC,LL_GPIO_PIN_0,LL_GPIO_MODE_ANALOG);
 8002562:	2203      	movs	r2, #3
 8002564:	2101      	movs	r1, #1
 8002566:	4835      	ldr	r0, [pc, #212]	; (800263c <ADC_Init+0xe4>)
 8002568:	f7ff fca6 	bl	8001eb8 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinPull(GPIOC,LL_GPIO_PIN_0,LL_GPIO_PULL_NO);
 800256c:	2200      	movs	r2, #0
 800256e:	2101      	movs	r1, #1
 8002570:	4832      	ldr	r0, [pc, #200]	; (800263c <ADC_Init+0xe4>)
 8002572:	f7ff fd13 	bl	8001f9c <LL_GPIO_SetPinPull>

	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC);
 8002576:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800257a:	f7ff faef 	bl	8001b5c <LL_AHB2_GRP1_EnableClock>
	//ADC_COMMON je base adresa registr kter je spolen pro vechny prvky ADC pevodnku
	//zde se definuje prescaler a clock

	LL_ADC_DisableDeepPowerDown(ADC1);
 800257e:	4830      	ldr	r0, [pc, #192]	; (8002640 <ADC_Init+0xe8>)
 8002580:	f7ff fa8d 	bl	8001a9e <LL_ADC_DisableDeepPowerDown>
	ADC1->CR|=ADC_CR_ADVREGEN ;
 8002584:	4a2e      	ldr	r2, [pc, #184]	; (8002640 <ADC_Init+0xe8>)
 8002586:	4b2e      	ldr	r3, [pc, #184]	; (8002640 <ADC_Init+0xe8>)
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800258e:	6093      	str	r3, [r2, #8]
	TL_TIM6_Delay(10);
 8002590:	200a      	movs	r0, #10
 8002592:	f000 fa2d 	bl	80029f0 <TL_TIM6_Delay>
	LL_ADC_StartCalibration(ADC1,LL_ADC_SINGLE_ENDED);
 8002596:	217f      	movs	r1, #127	; 0x7f
 8002598:	4829      	ldr	r0, [pc, #164]	; (8002640 <ADC_Init+0xe8>)
 800259a:	f7ff faa6 	bl	8001aea <LL_ADC_StartCalibration>
	while(READ_BIT(ADC1->CR,ADC_CR_ADCAL));
 800259e:	bf00      	nop
 80025a0:	4b27      	ldr	r3, [pc, #156]	; (8002640 <ADC_Init+0xe8>)
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	dbfb      	blt.n	80025a0 <ADC_Init+0x48>


	ADC1_COMMON->CCR=ADC_CCR_PRESC_0;
 80025a8:	4b26      	ldr	r3, [pc, #152]	; (8002644 <ADC_Init+0xec>)
 80025aa:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80025ae:	609a      	str	r2, [r3, #8]
	LL_ADC_SetDataAlignment(ADC1,LL_ADC_DATA_ALIGN_RIGHT);
 80025b0:	2100      	movs	r1, #0
 80025b2:	4823      	ldr	r0, [pc, #140]	; (8002640 <ADC_Init+0xe8>)
 80025b4:	f7ff f966 	bl	8001884 <LL_ADC_SetDataAlignment>
	LL_ADC_SetResolution(ADC1,LL_ADC_RESOLUTION_12B);
 80025b8:	2100      	movs	r1, #0
 80025ba:	4821      	ldr	r0, [pc, #132]	; (8002640 <ADC_Init+0xe8>)
 80025bc:	f7ff f94f 	bl	800185e <LL_ADC_SetResolution>
	LL_ADC_REG_SetContinuousMode(ADC1,LL_ADC_REG_CONV_SINGLE);
 80025c0:	2100      	movs	r1, #0
 80025c2:	481f      	ldr	r0, [pc, #124]	; (8002640 <ADC_Init+0xe8>)
 80025c4:	f7ff f9cb 	bl	800195e <LL_ADC_REG_SetContinuousMode>
	LL_ADC_REG_SetTrigSource(ADC1,LL_ADC_REG_TRIG_SW_START);
 80025c8:	2100      	movs	r1, #0
 80025ca:	481d      	ldr	r0, [pc, #116]	; (8002640 <ADC_Init+0xe8>)
 80025cc:	f7ff fa5a 	bl	8001a84 <LL_ADC_REG_SetTrigSource>
	LL_ADC_REG_SetSequencerLength(ADC1,LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS);
 80025d0:	2101      	movs	r1, #1
 80025d2:	481b      	ldr	r0, [pc, #108]	; (8002640 <ADC_Init+0xe8>)
 80025d4:	f7ff f97c 	bl	80018d0 <LL_ADC_REG_SetSequencerLength>
	LL_ADC_REG_SetDMATransfer(ADC1,LL_ADC_REG_DMA_TRANSFER_NONE);
 80025d8:	2100      	movs	r1, #0
 80025da:	4819      	ldr	r0, [pc, #100]	; (8002640 <ADC_Init+0xe8>)
 80025dc:	f7ff f9d2 	bl	8001984 <LL_ADC_REG_SetDMATransfer>

	//vrefin
	LL_ADC_SetCommonPathInternalCh(ADC1_COMMON,LL_ADC_PATH_INTERNAL_VREFINT);
 80025e0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80025e4:	4817      	ldr	r0, [pc, #92]	; (8002644 <ADC_Init+0xec>)
 80025e6:	f7ff f927 	bl	8001838 <LL_ADC_SetCommonPathInternalCh>
	LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_0);
 80025ea:	2201      	movs	r2, #1
 80025ec:	2106      	movs	r1, #6
 80025ee:	4814      	ldr	r0, [pc, #80]	; (8002640 <ADC_Init+0xe8>)
 80025f0:	f7ff f981 	bl	80018f6 <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_0, LL_ADC_SAMPLINGTIME_247CYCLES_5);
 80025f4:	2206      	movs	r2, #6
 80025f6:	2101      	movs	r1, #1
 80025f8:	4811      	ldr	r0, [pc, #68]	; (8002640 <ADC_Init+0xe8>)
 80025fa:	f7ff f9d6 	bl	80019aa <LL_ADC_SetChannelSamplingTime>

	//set channel pin
	LL_ADC_SetChannelSingleDiff(ADC1,LL_ADC_CHANNEL_9,LL_ADC_SINGLE_ENDED);
 80025fe:	227f      	movs	r2, #127	; 0x7f
 8002600:	4911      	ldr	r1, [pc, #68]	; (8002648 <ADC_Init+0xf0>)
 8002602:	480f      	ldr	r0, [pc, #60]	; (8002640 <ADC_Init+0xe8>)
 8002604:	f7ff fa1a 	bl	8001a3c <LL_ADC_SetChannelSingleDiff>
	LL_ADC_REG_SetSequencerRanks(ADC1,LL_ADC_REG_RANK_2,LL_ADC_CHANNEL_9);
 8002608:	4a0f      	ldr	r2, [pc, #60]	; (8002648 <ADC_Init+0xf0>)
 800260a:	210c      	movs	r1, #12
 800260c:	480c      	ldr	r0, [pc, #48]	; (8002640 <ADC_Init+0xe8>)
 800260e:	f7ff f972 	bl	80018f6 <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC1,LL_ADC_CHANNEL_9,LL_ADC_SAMPLINGTIME_640CYCLES_5);
 8002612:	2207      	movs	r2, #7
 8002614:	490c      	ldr	r1, [pc, #48]	; (8002648 <ADC_Init+0xf0>)
 8002616:	480a      	ldr	r0, [pc, #40]	; (8002640 <ADC_Init+0xe8>)
 8002618:	f7ff f9c7 	bl	80019aa <LL_ADC_SetChannelSamplingTime>


	LL_ADC_ClearFlag_ADRDY(ADC1);
 800261c:	4808      	ldr	r0, [pc, #32]	; (8002640 <ADC_Init+0xe8>)
 800261e:	f7ff fa90 	bl	8001b42 <LL_ADC_ClearFlag_ADRDY>
	LL_ADC_Enable(ADC1);
 8002622:	4807      	ldr	r0, [pc, #28]	; (8002640 <ADC_Init+0xe8>)
 8002624:	f7ff fa4d 	bl	8001ac2 <LL_ADC_Enable>
	while(LL_ADC_IsActiveFlag_ADRDY(ADC1)==RESET);
 8002628:	bf00      	nop
 800262a:	4805      	ldr	r0, [pc, #20]	; (8002640 <ADC_Init+0xe8>)
 800262c:	f7ff fa76 	bl	8001b1c <LL_ADC_IsActiveFlag_ADRDY>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d0f9      	beq.n	800262a <ADC_Init+0xd2>


}
 8002636:	bf00      	nop
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	48000800 	.word	0x48000800
 8002640:	50040000 	.word	0x50040000
 8002644:	50040300 	.word	0x50040300
 8002648:	25b00200 	.word	0x25b00200

0800264c <LL_ADC_REG_StartConversion>:
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800265c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002660:	f043 0204 	orr.w	r2, r3, #4
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	609a      	str	r2, [r3, #8]
}
 8002668:	bf00      	nop
 800266a:	370c      	adds	r7, #12
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr

08002674 <LL_ADC_IsActiveFlag_ADRDY>:
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 0301 	and.w	r3, r3, #1
 8002684:	2b01      	cmp	r3, #1
 8002686:	bf0c      	ite	eq
 8002688:	2301      	moveq	r3, #1
 800268a:	2300      	movne	r3, #0
 800268c:	b2db      	uxtb	r3, r3
}
 800268e:	4618      	mov	r0, r3
 8002690:	370c      	adds	r7, #12
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr

0800269a <LL_ADC_IsActiveFlag_EOC>:
{
 800269a:	b480      	push	{r7}
 800269c:	b083      	sub	sp, #12
 800269e:	af00      	add	r7, sp, #0
 80026a0:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0304 	and.w	r3, r3, #4
 80026aa:	2b04      	cmp	r3, #4
 80026ac:	bf0c      	ite	eq
 80026ae:	2301      	moveq	r3, #1
 80026b0:	2300      	movne	r3, #0
 80026b2:	b2db      	uxtb	r3, r3
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	370c      	adds	r7, #12
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <LL_ADC_ClearFlag_EOS>:
  * @rmtoll ISR      EOS            LL_ADC_ClearFlag_EOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2208      	movs	r2, #8
 80026cc:	601a      	str	r2, [r3, #0]
}
 80026ce:	bf00      	nop
 80026d0:	370c      	adds	r7, #12
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr
	...

080026dc <ADC_CALIB_REF_Read>:


extern __IO uint32_t calib_val;


uint32_t ADC_CALIB_REF_Read(){
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
	return *VREFINT_CAL_ADDR;
 80026e0:	4b03      	ldr	r3, [pc, #12]	; (80026f0 <ADC_CALIB_REF_Read+0x14>)
 80026e2:	881b      	ldrh	r3, [r3, #0]
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop
 80026f0:	1fff75aa 	.word	0x1fff75aa

080026f4 <ADC_read>:

uint32_t ADC_read(){
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
	GPIOB->ODR|=LL_GPIO_PIN_13;
 80026f8:	4a08      	ldr	r2, [pc, #32]	; (800271c <ADC_read+0x28>)
 80026fa:	4b08      	ldr	r3, [pc, #32]	; (800271c <ADC_read+0x28>)
 80026fc:	695b      	ldr	r3, [r3, #20]
 80026fe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002702:	6153      	str	r3, [r2, #20]

	while(LL_ADC_IsActiveFlag_EOC(ADC1)==RESET){}
 8002704:	bf00      	nop
 8002706:	4806      	ldr	r0, [pc, #24]	; (8002720 <ADC_read+0x2c>)
 8002708:	f7ff ffc7 	bl	800269a <LL_ADC_IsActiveFlag_EOC>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d0f9      	beq.n	8002706 <ADC_read+0x12>
	return READ_REG(ADC1->DR);
 8002712:	4b03      	ldr	r3, [pc, #12]	; (8002720 <ADC_read+0x2c>)
 8002714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002716:	4618      	mov	r0, r3
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	48000400 	.word	0x48000400
 8002720:	50040000 	.word	0x50040000

08002724 <ADC_StartConversion>:

void ADC_StartConversion(){
 8002724:	b580      	push	{r7, lr}
 8002726:	af00      	add	r7, sp, #0
	while(LL_ADC_IsActiveFlag_ADRDY(ADC1)==RESET);
 8002728:	bf00      	nop
 800272a:	4805      	ldr	r0, [pc, #20]	; (8002740 <ADC_StartConversion+0x1c>)
 800272c:	f7ff ffa2 	bl	8002674 <LL_ADC_IsActiveFlag_ADRDY>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	d0f9      	beq.n	800272a <ADC_StartConversion+0x6>
	LL_ADC_REG_StartConversion(ADC1);
 8002736:	4802      	ldr	r0, [pc, #8]	; (8002740 <ADC_StartConversion+0x1c>)
 8002738:	f7ff ff88 	bl	800264c <LL_ADC_REG_StartConversion>
}
 800273c:	bf00      	nop
 800273e:	bd80      	pop	{r7, pc}
 8002740:	50040000 	.word	0x50040000

08002744 <ADC_Read_Voltage>:

void ADC_Read_Voltage(float *sens1,float *sens2){
 8002744:	b5b0      	push	{r4, r5, r7, lr}
 8002746:	b086      	sub	sp, #24
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
 800274c:	6039      	str	r1, [r7, #0]

	uint32_t vrefin_data;
	uint32_t rawdata;
	float voltage;

	rawdata = 0;
 800274e:	2300      	movs	r3, #0
 8002750:	613b      	str	r3, [r7, #16]
	vrefin_data = 0;
 8002752:	2300      	movs	r3, #0
 8002754:	617b      	str	r3, [r7, #20]
	TL_TIM6_Delay(1000000);
 8002756:	4838      	ldr	r0, [pc, #224]	; (8002838 <ADC_Read_Voltage+0xf4>)
 8002758:	f000 f94a 	bl	80029f0 <TL_TIM6_Delay>

	for (int y = 0; y <= 20; y++) {
 800275c:	2300      	movs	r3, #0
 800275e:	60fb      	str	r3, [r7, #12]
 8002760:	e016      	b.n	8002790 <ADC_Read_Voltage+0x4c>

		ADC_StartConversion();
 8002762:	f7ff ffdf 	bl	8002724 <ADC_StartConversion>
		vrefin_data += ADC_read();
 8002766:	f7ff ffc5 	bl	80026f4 <ADC_read>
 800276a:	4602      	mov	r2, r0
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	4413      	add	r3, r2
 8002770:	617b      	str	r3, [r7, #20]
		rawdata += ADC_read();
 8002772:	f7ff ffbf 	bl	80026f4 <ADC_read>
 8002776:	4602      	mov	r2, r0
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	4413      	add	r3, r2
 800277c:	613b      	str	r3, [r7, #16]
		LL_ADC_ClearFlag_EOS(ADC1);
 800277e:	482f      	ldr	r0, [pc, #188]	; (800283c <ADC_Read_Voltage+0xf8>)
 8002780:	f7ff ff9e 	bl	80026c0 <LL_ADC_ClearFlag_EOS>
		TL_mDelay(10);
 8002784:	200a      	movs	r0, #10
 8002786:	f000 f907 	bl	8002998 <TL_mDelay>
	for (int y = 0; y <= 20; y++) {
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	3301      	adds	r3, #1
 800278e:	60fb      	str	r3, [r7, #12]
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2b14      	cmp	r3, #20
 8002794:	dde5      	ble.n	8002762 <ADC_Read_Voltage+0x1e>
	}
	rawdata = rawdata / 20;
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	4a29      	ldr	r2, [pc, #164]	; (8002840 <ADC_Read_Voltage+0xfc>)
 800279a:	fba2 2303 	umull	r2, r3, r2, r3
 800279e:	091b      	lsrs	r3, r3, #4
 80027a0:	613b      	str	r3, [r7, #16]
	vrefin_data = vrefin_data / 20;
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	4a26      	ldr	r2, [pc, #152]	; (8002840 <ADC_Read_Voltage+0xfc>)
 80027a6:	fba2 2303 	umull	r2, r3, r2, r3
 80027aa:	091b      	lsrs	r3, r3, #4
 80027ac:	617b      	str	r3, [r7, #20]

	voltage = (3.0 * calib_val * rawdata / ((float) vrefin_data * 4095));
 80027ae:	4b25      	ldr	r3, [pc, #148]	; (8002844 <ADC_Read_Voltage+0x100>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7fd fe4c 	bl	8000450 <__aeabi_ui2d>
 80027b8:	f04f 0200 	mov.w	r2, #0
 80027bc:	4b22      	ldr	r3, [pc, #136]	; (8002848 <ADC_Read_Voltage+0x104>)
 80027be:	f7fd febd 	bl	800053c <__aeabi_dmul>
 80027c2:	4603      	mov	r3, r0
 80027c4:	460c      	mov	r4, r1
 80027c6:	4625      	mov	r5, r4
 80027c8:	461c      	mov	r4, r3
 80027ca:	6938      	ldr	r0, [r7, #16]
 80027cc:	f7fd fe40 	bl	8000450 <__aeabi_ui2d>
 80027d0:	4602      	mov	r2, r0
 80027d2:	460b      	mov	r3, r1
 80027d4:	4620      	mov	r0, r4
 80027d6:	4629      	mov	r1, r5
 80027d8:	f7fd feb0 	bl	800053c <__aeabi_dmul>
 80027dc:	4603      	mov	r3, r0
 80027de:	460c      	mov	r4, r1
 80027e0:	4625      	mov	r5, r4
 80027e2:	461c      	mov	r4, r3
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	ee07 3a90 	vmov	s15, r3
 80027ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027ee:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800284c <ADC_Read_Voltage+0x108>
 80027f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027f6:	ee17 0a90 	vmov	r0, s15
 80027fa:	f7fd fe4b 	bl	8000494 <__aeabi_f2d>
 80027fe:	4602      	mov	r2, r0
 8002800:	460b      	mov	r3, r1
 8002802:	4620      	mov	r0, r4
 8002804:	4629      	mov	r1, r5
 8002806:	f7fd ffc3 	bl	8000790 <__aeabi_ddiv>
 800280a:	4603      	mov	r3, r0
 800280c:	460c      	mov	r4, r1
 800280e:	4618      	mov	r0, r3
 8002810:	4621      	mov	r1, r4
 8002812:	f7fe f8a5 	bl	8000960 <__aeabi_d2f>
 8002816:	4603      	mov	r3, r0
 8002818:	60bb      	str	r3, [r7, #8]
	voltage *= 4;
 800281a:	edd7 7a02 	vldr	s15, [r7, #8]
 800281e:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002822:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002826:	edc7 7a02 	vstr	s15, [r7, #8]

	*sens1=voltage;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	68ba      	ldr	r2, [r7, #8]
 800282e:	601a      	str	r2, [r3, #0]
}
 8002830:	bf00      	nop
 8002832:	3718      	adds	r7, #24
 8002834:	46bd      	mov	sp, r7
 8002836:	bdb0      	pop	{r4, r5, r7, pc}
 8002838:	000f4240 	.word	0x000f4240
 800283c:	50040000 	.word	0x50040000
 8002840:	cccccccd 	.word	0xcccccccd
 8002844:	2000006c 	.word	0x2000006c
 8002848:	40080000 	.word	0x40080000
 800284c:	457ff000 	.word	0x457ff000

08002850 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f043 0201 	orr.w	r2, r3, #1
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	601a      	str	r2, [r3, #0]
}
 8002864:	bf00      	nop
 8002866:	370c      	adds	r7, #12
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr

08002870 <LL_TIM_DisableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_DisableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f023 0201 	bic.w	r2, r3, #1
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	601a      	str	r2, [r3, #0]
}
 8002884:	bf00      	nop
 8002886:	370c      	adds	r7, #12
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr

08002890 <LL_TIM_SetCounter>:
  * @param  TIMx Timer instance
  * @param  Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
 8002898:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CNT, Counter);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	683a      	ldr	r2, [r7, #0]
 800289e:	625a      	str	r2, [r3, #36]	; 0x24
}
 80028a0:	bf00      	nop
 80028a2:	370c      	adds	r7, #12
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr

080028ac <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b083      	sub	sp, #12
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
 80028b4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	683a      	ldr	r2, [r7, #0]
 80028ba:	629a      	str	r2, [r3, #40]	; 0x28
}
 80028bc:	bf00      	nop
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
 80028d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	683a      	ldr	r2, [r7, #0]
 80028d6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80028d8:	bf00      	nop
 80028da:	370c      	adds	r7, #12
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr

080028e4 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f06f 0201 	mvn.w	r2, #1
 80028f2:	611a      	str	r2, [r3, #16]
}
 80028f4:	bf00      	nop
 80028f6:	370c      	adds	r7, #12
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr

08002900 <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  return (READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF));
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	691b      	ldr	r3, [r3, #16]
 800290c:	f003 0301 	and.w	r3, r3, #1
 8002910:	2b01      	cmp	r3, #1
 8002912:	bf0c      	ite	eq
 8002914:	2301      	moveq	r3, #1
 8002916:	2300      	movne	r3, #0
 8002918:	b2db      	uxtb	r3, r3
}
 800291a:	4618      	mov	r0, r3
 800291c:	370c      	adds	r7, #12
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr
	...

08002928 <LL_APB1_GRP1_EnableClock>:
{
 8002928:	b480      	push	{r7}
 800292a:	b085      	sub	sp, #20
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002930:	4908      	ldr	r1, [pc, #32]	; (8002954 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002932:	4b08      	ldr	r3, [pc, #32]	; (8002954 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002934:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4313      	orrs	r3, r2
 800293a:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800293c:	4b05      	ldr	r3, [pc, #20]	; (8002954 <LL_APB1_GRP1_EnableClock+0x2c>)
 800293e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	4013      	ands	r3, r2
 8002944:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002946:	68fb      	ldr	r3, [r7, #12]
}
 8002948:	bf00      	nop
 800294a:	3714      	adds	r7, #20
 800294c:	46bd      	mov	sp, r7
 800294e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002952:	4770      	bx	lr
 8002954:	40021000 	.word	0x40021000

08002958 <LL_SYSTICK_EnableIT>:
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800295c:	4a05      	ldr	r2, [pc, #20]	; (8002974 <LL_SYSTICK_EnableIT+0x1c>)
 800295e:	4b05      	ldr	r3, [pc, #20]	; (8002974 <LL_SYSTICK_EnableIT+0x1c>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f043 0302 	orr.w	r3, r3, #2
 8002966:	6013      	str	r3, [r2, #0]
}
 8002968:	bf00      	nop
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr
 8002972:	bf00      	nop
 8002974:	e000e010 	.word	0xe000e010

08002978 <LL_SYSTICK_DisableIT>:
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800297c:	4a05      	ldr	r2, [pc, #20]	; (8002994 <LL_SYSTICK_DisableIT+0x1c>)
 800297e:	4b05      	ldr	r3, [pc, #20]	; (8002994 <LL_SYSTICK_DisableIT+0x1c>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f023 0302 	bic.w	r3, r3, #2
 8002986:	6013      	str	r3, [r2, #0]
}
 8002988:	bf00      	nop
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	e000e010 	.word	0xe000e010

08002998 <TL_mDelay>:
}

/* Systick Delay v milisekundch
 * range min 1 ms
 */
void TL_mDelay(__IO uint32_t time) {
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
	LL_SYSTICK_EnableIT();
 80029a0:	f7ff ffda 	bl	8002958 <LL_SYSTICK_EnableIT>
	time = time * 100;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2264      	movs	r2, #100	; 0x64
 80029a8:	fb02 f303 	mul.w	r3, r2, r3
 80029ac:	607b      	str	r3, [r7, #4]
	TimmingDelay = time;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	4a06      	ldr	r2, [pc, #24]	; (80029cc <TL_mDelay+0x34>)
 80029b2:	6013      	str	r3, [r2, #0]
	while (TimmingDelay != 0);
 80029b4:	bf00      	nop
 80029b6:	4b05      	ldr	r3, [pc, #20]	; (80029cc <TL_mDelay+0x34>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d1fb      	bne.n	80029b6 <TL_mDelay+0x1e>
	LL_SYSTICK_DisableIT();
 80029be:	f7ff ffdb 	bl	8002978 <LL_SYSTICK_DisableIT>
}
 80029c2:	bf00      	nop
 80029c4:	3708      	adds	r7, #8
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	20000070 	.word	0x20000070

080029d0 <TIM6_Init>:

void TIM6_Init(void) {
 80029d0:	b580      	push	{r7, lr}
 80029d2:	af00      	add	r7, sp, #0

	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 80029d4:	2010      	movs	r0, #16
 80029d6:	f7ff ffa7 	bl	8002928 <LL_APB1_GRP1_EnableClock>
	LL_TIM_StructInit(TIM6);
 80029da:	4804      	ldr	r0, [pc, #16]	; (80029ec <TIM6_Init+0x1c>)
 80029dc:	f7fe fdb5 	bl	800154a <LL_TIM_StructInit>
//LL_TIM_SetClockSource(TIM6,)
	LL_TIM_SetPrescaler(TIM6, 31);
 80029e0:	211f      	movs	r1, #31
 80029e2:	4802      	ldr	r0, [pc, #8]	; (80029ec <TIM6_Init+0x1c>)
 80029e4:	f7ff ff62 	bl	80028ac <LL_TIM_SetPrescaler>

}
 80029e8:	bf00      	nop
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	40001000 	.word	0x40001000

080029f0 <TL_TIM6_Delay>:
void TL_TIM6_Delay(uint32_t time) {
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
	LL_TIM_SetAutoReload(TIM6, time);
 80029f8:	6879      	ldr	r1, [r7, #4]
 80029fa:	480d      	ldr	r0, [pc, #52]	; (8002a30 <TL_TIM6_Delay+0x40>)
 80029fc:	f7ff ff64 	bl	80028c8 <LL_TIM_SetAutoReload>
	LL_TIM_SetCounter(TIM6, 0);
 8002a00:	2100      	movs	r1, #0
 8002a02:	480b      	ldr	r0, [pc, #44]	; (8002a30 <TL_TIM6_Delay+0x40>)
 8002a04:	f7ff ff44 	bl	8002890 <LL_TIM_SetCounter>

	LL_TIM_ClearFlag_UPDATE(TIM6);
 8002a08:	4809      	ldr	r0, [pc, #36]	; (8002a30 <TL_TIM6_Delay+0x40>)
 8002a0a:	f7ff ff6b 	bl	80028e4 <LL_TIM_ClearFlag_UPDATE>
	LL_TIM_EnableCounter(TIM6);
 8002a0e:	4808      	ldr	r0, [pc, #32]	; (8002a30 <TL_TIM6_Delay+0x40>)
 8002a10:	f7ff ff1e 	bl	8002850 <LL_TIM_EnableCounter>

	while (!LL_TIM_IsActiveFlag_UPDATE(TIM6)) {
 8002a14:	bf00      	nop
 8002a16:	4806      	ldr	r0, [pc, #24]	; (8002a30 <TL_TIM6_Delay+0x40>)
 8002a18:	f7ff ff72 	bl	8002900 <LL_TIM_IsActiveFlag_UPDATE>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d0f9      	beq.n	8002a16 <TL_TIM6_Delay+0x26>
	}
	LL_TIM_DisableCounter(TIM6);
 8002a22:	4803      	ldr	r0, [pc, #12]	; (8002a30 <TL_TIM6_Delay+0x40>)
 8002a24:	f7ff ff24 	bl	8002870 <LL_TIM_DisableCounter>

}
 8002a28:	bf00      	nop
 8002a2a:	3708      	adds	r7, #8
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}
 8002a30:	40001000 	.word	0x40001000

08002a34 <main>:
__IO uint32_t calib_val;

float voltage1,voltage2;


int main(void) {
 8002a34:	b5b0      	push	{r4, r5, r7, lr}
 8002a36:	af00      	add	r7, sp, #0
	SystemClock_Config();
 8002a38:	f7ff fb6e 	bl	8002118 <SystemClock_Config>
	SPI2_Init();
 8002a3c:	f7ff fd08 	bl	8002450 <SPI2_Init>
	USART2_Init();
 8002a40:	f7ff fd38 	bl	80024b4 <USART2_Init>
	I2C2_Init();
 8002a44:	f7ff fd5e 	bl	8002504 <I2C2_Init>
	GPIO_Init();
 8002a48:	f7ff fbce 	bl	80021e8 <GPIO_Init>
	TIM6_Init();
 8002a4c:	f7ff ffc0 	bl	80029d0 <TIM6_Init>
	ADC_Init();
 8002a50:	f7ff fd82 	bl	8002558 <ADC_Init>

	calib_val = ADC_CALIB_REF_Read();
 8002a54:	f7ff fe42 	bl	80026dc <ADC_CALIB_REF_Read>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	4b16      	ldr	r3, [pc, #88]	; (8002ab8 <main+0x84>)
 8002a5e:	601a      	str	r2, [r3, #0]

	GPIOC->ODR = 0;
 8002a60:	4b16      	ldr	r3, [pc, #88]	; (8002abc <main+0x88>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	615a      	str	r2, [r3, #20]
	TL_mDelay(2000);
 8002a66:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002a6a:	f7ff ff95 	bl	8002998 <TL_mDelay>
	while (1) {
		GPIOC->ODR |= ULED2;
 8002a6e:	4a13      	ldr	r2, [pc, #76]	; (8002abc <main+0x88>)
 8002a70:	4b12      	ldr	r3, [pc, #72]	; (8002abc <main+0x88>)
 8002a72:	695b      	ldr	r3, [r3, #20]
 8002a74:	f043 0320 	orr.w	r3, r3, #32
 8002a78:	6153      	str	r3, [r2, #20]
		TL_mDelay(50);
 8002a7a:	2032      	movs	r0, #50	; 0x32
 8002a7c:	f7ff ff8c 	bl	8002998 <TL_mDelay>
		GPIOC->ODR = 0;
 8002a80:	4b0e      	ldr	r3, [pc, #56]	; (8002abc <main+0x88>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	615a      	str	r2, [r3, #20]
		TL_mDelay(500);
 8002a86:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002a8a:	f7ff ff85 	bl	8002998 <TL_mDelay>

		ADC_Read_Voltage(voltage1,voltage2);
 8002a8e:	4b0c      	ldr	r3, [pc, #48]	; (8002ac0 <main+0x8c>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4618      	mov	r0, r3
 8002a94:	f7fd fcfe 	bl	8000494 <__aeabi_f2d>
 8002a98:	4604      	mov	r4, r0
 8002a9a:	460d      	mov	r5, r1
 8002a9c:	4b09      	ldr	r3, [pc, #36]	; (8002ac4 <main+0x90>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f7fd fcf7 	bl	8000494 <__aeabi_f2d>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	ec43 2b11 	vmov	d1, r2, r3
 8002aae:	ec45 4b10 	vmov	d0, r4, r5
 8002ab2:	f7ff fe47 	bl	8002744 <ADC_Read_Voltage>
	while (1) {
 8002ab6:	e7da      	b.n	8002a6e <main+0x3a>
 8002ab8:	2000006c 	.word	0x2000006c
 8002abc:	48000800 	.word	0x48000800
 8002ac0:	20000064 	.word	0x20000064
 8002ac4:	20000068 	.word	0x20000068

08002ac8 <SysTick_Handler>:
//}

__IO uint32_t TimmingDelay;

void SysTick_Handler(void)
{	 if(TimmingDelay !=0)
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	4b06      	ldr	r3, [pc, #24]	; (8002ae8 <SysTick_Handler+0x20>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d004      	beq.n	8002ade <SysTick_Handler+0x16>
	{
		TimmingDelay --;
 8002ad4:	4b04      	ldr	r3, [pc, #16]	; (8002ae8 <SysTick_Handler+0x20>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	3b01      	subs	r3, #1
 8002ada:	4a03      	ldr	r2, [pc, #12]	; (8002ae8 <SysTick_Handler+0x20>)
 8002adc:	6013      	str	r3, [r2, #0]
	}
}
 8002ade:	bf00      	nop
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae6:	4770      	bx	lr
 8002ae8:	20000070 	.word	0x20000070

08002aec <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002aec:	b480      	push	{r7}
 8002aee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002af0:	4a17      	ldr	r2, [pc, #92]	; (8002b50 <SystemInit+0x64>)
 8002af2:	4b17      	ldr	r3, [pc, #92]	; (8002b50 <SystemInit+0x64>)
 8002af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002af8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002afc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002b00:	4a14      	ldr	r2, [pc, #80]	; (8002b54 <SystemInit+0x68>)
 8002b02:	4b14      	ldr	r3, [pc, #80]	; (8002b54 <SystemInit+0x68>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f043 0301 	orr.w	r3, r3, #1
 8002b0a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002b0c:	4b11      	ldr	r3, [pc, #68]	; (8002b54 <SystemInit+0x68>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002b12:	4a10      	ldr	r2, [pc, #64]	; (8002b54 <SystemInit+0x68>)
 8002b14:	4b0f      	ldr	r3, [pc, #60]	; (8002b54 <SystemInit+0x68>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002b1c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002b20:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002b22:	4b0c      	ldr	r3, [pc, #48]	; (8002b54 <SystemInit+0x68>)
 8002b24:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002b28:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002b2a:	4a0a      	ldr	r2, [pc, #40]	; (8002b54 <SystemInit+0x68>)
 8002b2c:	4b09      	ldr	r3, [pc, #36]	; (8002b54 <SystemInit+0x68>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b34:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002b36:	4b07      	ldr	r3, [pc, #28]	; (8002b54 <SystemInit+0x68>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002b3c:	4b04      	ldr	r3, [pc, #16]	; (8002b50 <SystemInit+0x64>)
 8002b3e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002b42:	609a      	str	r2, [r3, #8]
#endif
}
 8002b44:	bf00      	nop
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop
 8002b50:	e000ed00 	.word	0xe000ed00
 8002b54:	40021000 	.word	0x40021000

08002b58 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b087      	sub	sp, #28
 8002b5c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0U, msirange = 0U, pllvco = 0U, pllr = 2U, pllsource = 0U, pllm = 2U;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	60fb      	str	r3, [r7, #12]
 8002b62:	2300      	movs	r3, #0
 8002b64:	617b      	str	r3, [r7, #20]
 8002b66:	2300      	movs	r3, #0
 8002b68:	613b      	str	r3, [r7, #16]
 8002b6a:	2302      	movs	r3, #2
 8002b6c:	60bb      	str	r3, [r7, #8]
 8002b6e:	2300      	movs	r3, #0
 8002b70:	607b      	str	r3, [r7, #4]
 8002b72:	2302      	movs	r3, #2
 8002b74:	603b      	str	r3, [r7, #0]

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == RESET)
 8002b76:	4b4f      	ldr	r3, [pc, #316]	; (8002cb4 <SystemCoreClockUpdate+0x15c>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f003 0308 	and.w	r3, r3, #8
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d107      	bne.n	8002b92 <SystemCoreClockUpdate+0x3a>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 8002b82:	4b4c      	ldr	r3, [pc, #304]	; (8002cb4 <SystemCoreClockUpdate+0x15c>)
 8002b84:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b88:	0a1b      	lsrs	r3, r3, #8
 8002b8a:	f003 030f 	and.w	r3, r3, #15
 8002b8e:	617b      	str	r3, [r7, #20]
 8002b90:	e005      	b.n	8002b9e <SystemCoreClockUpdate+0x46>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 8002b92:	4b48      	ldr	r3, [pc, #288]	; (8002cb4 <SystemCoreClockUpdate+0x15c>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	091b      	lsrs	r3, r3, #4
 8002b98:	f003 030f 	and.w	r3, r3, #15
 8002b9c:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 8002b9e:	4a46      	ldr	r2, [pc, #280]	; (8002cb8 <SystemCoreClockUpdate+0x160>)
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ba6:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ba8:	4b42      	ldr	r3, [pc, #264]	; (8002cb4 <SystemCoreClockUpdate+0x15c>)
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	f003 030c 	and.w	r3, r3, #12
 8002bb0:	2b0c      	cmp	r3, #12
 8002bb2:	d865      	bhi.n	8002c80 <SystemCoreClockUpdate+0x128>
 8002bb4:	a201      	add	r2, pc, #4	; (adr r2, 8002bbc <SystemCoreClockUpdate+0x64>)
 8002bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bba:	bf00      	nop
 8002bbc:	08002bf1 	.word	0x08002bf1
 8002bc0:	08002c81 	.word	0x08002c81
 8002bc4:	08002c81 	.word	0x08002c81
 8002bc8:	08002c81 	.word	0x08002c81
 8002bcc:	08002bf9 	.word	0x08002bf9
 8002bd0:	08002c81 	.word	0x08002c81
 8002bd4:	08002c81 	.word	0x08002c81
 8002bd8:	08002c81 	.word	0x08002c81
 8002bdc:	08002c01 	.word	0x08002c01
 8002be0:	08002c81 	.word	0x08002c81
 8002be4:	08002c81 	.word	0x08002c81
 8002be8:	08002c81 	.word	0x08002c81
 8002bec:	08002c09 	.word	0x08002c09
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8002bf0:	4a32      	ldr	r2, [pc, #200]	; (8002cbc <SystemCoreClockUpdate+0x164>)
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	6013      	str	r3, [r2, #0]
      break;
 8002bf6:	e047      	b.n	8002c88 <SystemCoreClockUpdate+0x130>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8002bf8:	4b30      	ldr	r3, [pc, #192]	; (8002cbc <SystemCoreClockUpdate+0x164>)
 8002bfa:	4a31      	ldr	r2, [pc, #196]	; (8002cc0 <SystemCoreClockUpdate+0x168>)
 8002bfc:	601a      	str	r2, [r3, #0]
      break;
 8002bfe:	e043      	b.n	8002c88 <SystemCoreClockUpdate+0x130>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8002c00:	4b2e      	ldr	r3, [pc, #184]	; (8002cbc <SystemCoreClockUpdate+0x164>)
 8002c02:	4a30      	ldr	r2, [pc, #192]	; (8002cc4 <SystemCoreClockUpdate+0x16c>)
 8002c04:	601a      	str	r2, [r3, #0]
      break;
 8002c06:	e03f      	b.n	8002c88 <SystemCoreClockUpdate+0x130>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002c08:	4b2a      	ldr	r3, [pc, #168]	; (8002cb4 <SystemCoreClockUpdate+0x15c>)
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	f003 0303 	and.w	r3, r3, #3
 8002c10:	607b      	str	r3, [r7, #4]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 8002c12:	4b28      	ldr	r3, [pc, #160]	; (8002cb4 <SystemCoreClockUpdate+0x15c>)
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	091b      	lsrs	r3, r3, #4
 8002c18:	f003 0307 	and.w	r3, r3, #7
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	603b      	str	r3, [r7, #0]

      switch (pllsource)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d002      	beq.n	8002c2c <SystemCoreClockUpdate+0xd4>
 8002c26:	2b03      	cmp	r3, #3
 8002c28:	d006      	beq.n	8002c38 <SystemCoreClockUpdate+0xe0>
 8002c2a:	e00b      	b.n	8002c44 <SystemCoreClockUpdate+0xec>
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 8002c2c:	4a24      	ldr	r2, [pc, #144]	; (8002cc0 <SystemCoreClockUpdate+0x168>)
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c34:	613b      	str	r3, [r7, #16]
          break;
 8002c36:	e00b      	b.n	8002c50 <SystemCoreClockUpdate+0xf8>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 8002c38:	4a22      	ldr	r2, [pc, #136]	; (8002cc4 <SystemCoreClockUpdate+0x16c>)
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c40:	613b      	str	r3, [r7, #16]
          break;
 8002c42:	e005      	b.n	8002c50 <SystemCoreClockUpdate+0xf8>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 8002c44:	697a      	ldr	r2, [r7, #20]
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c4c:	613b      	str	r3, [r7, #16]
          break;
 8002c4e:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 8002c50:	4b18      	ldr	r3, [pc, #96]	; (8002cb4 <SystemCoreClockUpdate+0x15c>)
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	0a1b      	lsrs	r3, r3, #8
 8002c56:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	fb02 f303 	mul.w	r3, r2, r3
 8002c60:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 8002c62:	4b14      	ldr	r3, [pc, #80]	; (8002cb4 <SystemCoreClockUpdate+0x15c>)
 8002c64:	68db      	ldr	r3, [r3, #12]
 8002c66:	0e5b      	lsrs	r3, r3, #25
 8002c68:	f003 0303 	and.w	r3, r3, #3
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	005b      	lsls	r3, r3, #1
 8002c70:	60bb      	str	r3, [r7, #8]
      SystemCoreClock = pllvco/pllr;
 8002c72:	693a      	ldr	r2, [r7, #16]
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c7a:	4a10      	ldr	r2, [pc, #64]	; (8002cbc <SystemCoreClockUpdate+0x164>)
 8002c7c:	6013      	str	r3, [r2, #0]
      break;
 8002c7e:	e003      	b.n	8002c88 <SystemCoreClockUpdate+0x130>

    default:
      SystemCoreClock = msirange;
 8002c80:	4a0e      	ldr	r2, [pc, #56]	; (8002cbc <SystemCoreClockUpdate+0x164>)
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	6013      	str	r3, [r2, #0]
      break;
 8002c86:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8002c88:	4b0a      	ldr	r3, [pc, #40]	; (8002cb4 <SystemCoreClockUpdate+0x15c>)
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	091b      	lsrs	r3, r3, #4
 8002c8e:	f003 030f 	and.w	r3, r3, #15
 8002c92:	4a0d      	ldr	r2, [pc, #52]	; (8002cc8 <SystemCoreClockUpdate+0x170>)
 8002c94:	5cd3      	ldrb	r3, [r2, r3]
 8002c96:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8002c98:	4b08      	ldr	r3, [pc, #32]	; (8002cbc <SystemCoreClockUpdate+0x164>)
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	fa22 f303 	lsr.w	r3, r2, r3
 8002ca2:	4a06      	ldr	r2, [pc, #24]	; (8002cbc <SystemCoreClockUpdate+0x164>)
 8002ca4:	6013      	str	r3, [r2, #0]
}
 8002ca6:	bf00      	nop
 8002ca8:	371c      	adds	r7, #28
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr
 8002cb2:	bf00      	nop
 8002cb4:	40021000 	.word	0x40021000
 8002cb8:	08002d98 	.word	0x08002d98
 8002cbc:	20000000 	.word	0x20000000
 8002cc0:	00f42400 	.word	0x00f42400
 8002cc4:	007a1200 	.word	0x007a1200
 8002cc8:	08002d80 	.word	0x08002d80

08002ccc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002ccc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d04 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002cd0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002cd2:	e003      	b.n	8002cdc <LoopCopyDataInit>

08002cd4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002cd4:	4b0c      	ldr	r3, [pc, #48]	; (8002d08 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002cd6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002cd8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002cda:	3104      	adds	r1, #4

08002cdc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002cdc:	480b      	ldr	r0, [pc, #44]	; (8002d0c <LoopForever+0xa>)
	ldr	r3, =_edata
 8002cde:	4b0c      	ldr	r3, [pc, #48]	; (8002d10 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002ce0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002ce2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002ce4:	d3f6      	bcc.n	8002cd4 <CopyDataInit>
	ldr	r2, =_sbss
 8002ce6:	4a0b      	ldr	r2, [pc, #44]	; (8002d14 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002ce8:	e002      	b.n	8002cf0 <LoopFillZerobss>

08002cea <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002cea:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002cec:	f842 3b04 	str.w	r3, [r2], #4

08002cf0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002cf0:	4b09      	ldr	r3, [pc, #36]	; (8002d18 <LoopForever+0x16>)
	cmp	r2, r3
 8002cf2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002cf4:	d3f9      	bcc.n	8002cea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002cf6:	f7ff fef9 	bl	8002aec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002cfa:	f000 f811 	bl	8002d20 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002cfe:	f7ff fe99 	bl	8002a34 <main>

08002d02 <LoopForever>:

LoopForever:
    b LoopForever
 8002d02:	e7fe      	b.n	8002d02 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002d04:	2000c000 	.word	0x2000c000
	ldr	r3, =_sidata
 8002d08:	08002dd0 	.word	0x08002dd0
	ldr	r0, =_sdata
 8002d0c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002d10:	20000004 	.word	0x20000004
	ldr	r2, =_sbss
 8002d14:	20000004 	.word	0x20000004
	ldr	r3, = _ebss
 8002d18:	20000074 	.word	0x20000074

08002d1c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002d1c:	e7fe      	b.n	8002d1c <ADC1_IRQHandler>
	...

08002d20 <__libc_init_array>:
 8002d20:	b570      	push	{r4, r5, r6, lr}
 8002d22:	4e0d      	ldr	r6, [pc, #52]	; (8002d58 <__libc_init_array+0x38>)
 8002d24:	4c0d      	ldr	r4, [pc, #52]	; (8002d5c <__libc_init_array+0x3c>)
 8002d26:	1ba4      	subs	r4, r4, r6
 8002d28:	10a4      	asrs	r4, r4, #2
 8002d2a:	2500      	movs	r5, #0
 8002d2c:	42a5      	cmp	r5, r4
 8002d2e:	d109      	bne.n	8002d44 <__libc_init_array+0x24>
 8002d30:	4e0b      	ldr	r6, [pc, #44]	; (8002d60 <__libc_init_array+0x40>)
 8002d32:	4c0c      	ldr	r4, [pc, #48]	; (8002d64 <__libc_init_array+0x44>)
 8002d34:	f000 f818 	bl	8002d68 <_init>
 8002d38:	1ba4      	subs	r4, r4, r6
 8002d3a:	10a4      	asrs	r4, r4, #2
 8002d3c:	2500      	movs	r5, #0
 8002d3e:	42a5      	cmp	r5, r4
 8002d40:	d105      	bne.n	8002d4e <__libc_init_array+0x2e>
 8002d42:	bd70      	pop	{r4, r5, r6, pc}
 8002d44:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002d48:	4798      	blx	r3
 8002d4a:	3501      	adds	r5, #1
 8002d4c:	e7ee      	b.n	8002d2c <__libc_init_array+0xc>
 8002d4e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002d52:	4798      	blx	r3
 8002d54:	3501      	adds	r5, #1
 8002d56:	e7f2      	b.n	8002d3e <__libc_init_array+0x1e>
 8002d58:	08002dc8 	.word	0x08002dc8
 8002d5c:	08002dc8 	.word	0x08002dc8
 8002d60:	08002dc8 	.word	0x08002dc8
 8002d64:	08002dcc 	.word	0x08002dcc

08002d68 <_init>:
 8002d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d6a:	bf00      	nop
 8002d6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d6e:	bc08      	pop	{r3}
 8002d70:	469e      	mov	lr, r3
 8002d72:	4770      	bx	lr

08002d74 <_fini>:
 8002d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d76:	bf00      	nop
 8002d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d7a:	bc08      	pop	{r3}
 8002d7c:	469e      	mov	lr, r3
 8002d7e:	4770      	bx	lr
