#include <isr.h>
#include <ports.h>
#include <kernel.h>
#include <x86.h>
#include <string.h>

#define NB_REGISTERS_PUSHED_BEFORE_CALL 15

stack_t* get_stack(uint64_t id, uint64_t stack);
void breakpoint_handler(stack_t *stack);
void example_i19(stack_t *stack);

isr_t interrupt_handlers[256];
const char* exception_messages[] = {
    "Division By Zero",
    "Debug",
    "Non Maskable Interrupt",
    "Breakpoint",
    "Into Detected Overflow",
    "Out of Bounds",
    "Invalid Opcode",
    "No Coprocessor",

    "Double Fault",
    "Coprocessor Segment Overrun",
    "Bad TSS",
    "Segment Not Present",
    "Stack Fault",
    "General Protection Fault",
    "Page Fault",
    "Unknown Interrupt",

    "Coprocessor Fault",
    "Alignment Check",
    "Machine Check",
    "Reserved",
    "Reserved",
    "Reserved",
    "Reserved",
    "Reserved",

    "Reserved",
    "Reserved",
    "Reserved",
    "Reserved",
    "Reserved",
    "Reserved",
    "Reserved",
    "Reserved"
};

void init_kernel_isr()
{
    memset(interrupt_handlers, 0, 256 * sizeof(isr_t));

    kputs("ISR: init irq ...");

    // start initialization
    outp(PIC1, 0x11);
    outp(PIC2, 0x11);

    // set IRQ base numbers for each PIC
    outp(PIC1_DATA, IRQ_BASE);
    outp(PIC2_DATA, IRQ_BASE + 8);

    // use IRQ number 2 to relay IRQs from the slave PIC
    outp(PIC1_DATA, 0x04);
    outp(PIC2_DATA, 0x02);

    // finish initialization
    outp(PIC1_DATA, 0x01);
    outp(PIC2_DATA, 0x01);

    // mask all IRQs
    outp(PIC1_DATA, 0x00);
    outp(PIC2_DATA, 0x00);

    kputs("ISR: init gates ...");
    set_idt_gate(0, (uint64_t) isr0);
    set_idt_gate(1, (uint64_t) isr1);
    set_idt_gate(2, (uint64_t) isr2);
    set_idt_gate(3, (uint64_t) isr3);
    set_idt_gate(4, (uint64_t) isr4);
    set_idt_gate(5, (uint64_t) isr5);
    set_idt_gate(6, (uint64_t) isr6);
    set_idt_gate(7, (uint64_t) isr7);
    set_idt_gate(8, (uint64_t) isr8);
    set_idt_gate(9, (uint64_t) isr9);
    set_idt_gate(10, (uint64_t) isr10);
    set_idt_gate(11, (uint64_t) isr11);
    set_idt_gate(12, (uint64_t) isr12);
    set_idt_gate(13, (uint64_t) isr13);
    set_idt_gate(14, (uint64_t) isr14);
    set_idt_gate(15, (uint64_t) isr15);
    set_idt_gate(16, (uint64_t) isr16);
    set_idt_gate(17, (uint64_t) isr17);
    set_idt_gate(18, (uint64_t) isr18);
    set_idt_gate(19, (uint64_t) isr19);
    set_idt_gate(20, (uint64_t) isr20);
    set_idt_gate(21, (uint64_t) isr21);
    set_idt_gate(22, (uint64_t) isr22);
    set_idt_gate(23, (uint64_t) isr23);
    set_idt_gate(24, (uint64_t) isr24);
    set_idt_gate(25, (uint64_t) isr25);
    set_idt_gate(26, (uint64_t) isr26);
    set_idt_gate(27, (uint64_t) isr27);
    set_idt_gate(28, (uint64_t) isr28);
    set_idt_gate(29, (uint64_t) isr29);
    set_idt_gate(30, (uint64_t) isr30);
    set_idt_gate(31, (uint64_t) isr31);

    set_idt_gate(IRQ0, (uint64_t) irq0);
    set_idt_gate(IRQ1, (uint64_t) irq1);
    set_idt_gate(IRQ2, (uint64_t) irq2);
    set_idt_gate(IRQ3, (uint64_t) irq3);
    set_idt_gate(IRQ4, (uint64_t) irq4);

    // handlers for isr exceptions
    register_interrupt_handler(EXCEPTION_BP, breakpoint_handler);

    register_interrupt_handler(19, example_i19);


    kputs("ISR: Setting IDT");
    set_idt();
    kputs("ISR: enabling interrupts");
}

void example_i19(stack_t *stack) {
    kprintf(
        "Exception: INT 19\n"
        "  instruction_pointer = 0x%X\n"
        "  code_segment        = 0x%X\n"
        "  cpu_flags           = 0x%X\n"
        "  stack_pointer       = 0x%X\n"
        "  stack_segment       = 0x%X\n",
        stack->instruction_pointer,
        stack->code_segment,
        stack->cpu_flags,
        stack->stack_pointer,
        stack->stack_segment
    );
}

void isr_handler(uint64_t id, uint64_t stack_addr)
{
    stack_t *stack = get_stack(id, stack_addr);

    if (interrupt_handlers[id] != 0) {
        isr_t handler = interrupt_handlers[id];
        handler(get_stack(id, stack_addr));

        return;
    }

    PANIC(
        "Received interrupt: %d - %s\n"
        "  instruction_pointer = 0x%X\n"
        "  code_segment        = 0x%X\n"
        "  cpu_flags           = 0x%X\n"
        "  stack_pointer       = 0x%X\n"
        "  stack_segment       = 0x%X",
        id, exception_messages[id],
        stack->instruction_pointer,
        stack->code_segment,
        stack->cpu_flags,
        stack->stack_pointer,
        stack->stack_segment
    );
    while(1) {}
}

void irq_handler(uint64_t id, uint64_t stack_addr)
{
    if (id >= 40) {
        outp(PIC2, PIC_EOI);
    }

    outp(PIC1, PIC_EOI);

    if (interrupt_handlers[id] != 0) {
        isr_t handler = interrupt_handlers[id];
        handler(get_stack(id, stack_addr));
    }
}

void register_interrupt_handler(uint64_t id, isr_t handler)
{
    interrupt_handlers[id] = handler;
}

stack_t* get_stack(uint64_t id, uint64_t stack_addr)
{
    // cf. https://github.com/0xAX/linux-insides/blob/master/interrupts/interrupts-3.md
    //
    //     +------------+
    // +40 | %SS        |
    // +32 | %RSP       |
    // +24 | %RFLAGS    |
    // +16 | %CS        |
    //  +8 | %RIP       |
    //   0 | ERROR CODE | <-- %RSP
    //     +------------+
    //
    switch (id) {
        case 8:
        case 10:
        case 11:
        case 12:
        case 13:
        case 14:
        case 17:
            // skip error code, so that we always get the same stack_t
            stack_addr += sizeof(uint64_t);
            break;
    }

    return (stack_t*) (stack_addr + (NB_REGISTERS_PUSHED_BEFORE_CALL * sizeof(uint64_t)));
}

void breakpoint_handler(stack_t *stack)
{
    kprintf(
        "Exception: BREAKPOINT\n"
        "  instruction_pointer = 0x%X\n"
        "  code_segment        = 0x%X\n"
        "  cpu_flags           = 0x%X\n"
        "  stack_pointer       = 0x%X\n"
        "  stack_segment       = 0x%X\n",
        stack->instruction_pointer,
        stack->code_segment,
        stack->cpu_flags,
        stack->stack_pointer,
        stack->stack_segment
    );
}
