{"vcs1":{"timestamp_begin":1759288797.991768169, "rt":0.82, "ut":0.35, "st":0.12}}
{"vcselab":{"timestamp_begin":1759288798.868693917, "rt":0.54, "ut":0.18, "st":0.07}}
{"link":{"timestamp_begin":1759288799.454903434, "rt":0.20, "ut":0.09, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759288797.708697954}
{"VCS_COMP_START_TIME": 1759288797.708697954}
{"VCS_COMP_END_TIME": 1759288800.606517475}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog1 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog1 +notimingcheck"}
{"vcs1": {"peak_mem": 370836}}
{"vcselab": {"peak_mem": 229972}}
