// Seed: 2180082074
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input reg id_3,
    input logic id_4,
    input id_5,
    output reg id_6,
    output id_7
);
  always @(posedge 1) begin
    id_7 <= id_2;
    #1 begin
      if (1) begin
        if (1'b0)
          if (1) begin
            SystemTFIdentifier;
            id_7 = 1;
          end else id_6 <= 1;
      end else begin
        id_1 <= id_3;
      end
    end
  end
  logic id_8;
  logic id_9;
  assign id_6 = (id_8) ? 1 : 1'd0;
endmodule
