
duck.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00005b4c  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80007c00  80007c00  00008000  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000290  80007e00  80007e00  00008200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  6 .data         000000e4  00000008  80008090  00008808  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .balign       00000004  000000ec  80008174  000088ec  2**0
                  ALLOC
  8 .bss          00000668  000000f0  000000f0  00000000  2**2
                  ALLOC
  9 .heap         000068a8  00000758  00000758  00000000  2**0
                  ALLOC
 10 .comment      00000030  00000000  00000000  000088ec  2**0
                  CONTENTS, READONLY
 11 .debug_aranges 00001070  00000000  00000000  0000891c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubnames 00002ec3  00000000  00000000  0000998c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   0001f413  00000000  00000000  0000c84f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00003477  00000000  00000000  0002bc62  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000e26b  00000000  00000000  0002f0d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002e58  00000000  00000000  0003d344  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00008bc2  00000000  00000000  0004019c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    00007a54  00000000  00000000  00048d5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macinfo 013fad40  00000000  00000000  000507b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .stack        00001000  00007000  00007000  00000000  2**0
                  ALLOC
 21 .debug_ranges 00001028  00000000  00000000  0144b4f2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:
80002000:	fe cf b6 c4 	sub	pc,pc,-18748

Disassembly of section .text:

80002004 <board_init>:
#if defined (CONF_BOARD_AT45DBX)
#define AT45DBX_MEM_CNT             1
#endif

void board_init(void)
{
80002004:	d4 01       	pushm	lr
	gpio_configure_pin(LED0_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80002006:	30 3b       	mov	r11,3
80002008:	30 7c       	mov	r12,7
8000200a:	f0 1f 00 14 	mcall	80002058 <board_init+0x54>
	gpio_configure_pin(LED1_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
8000200e:	30 3b       	mov	r11,3
80002010:	30 8c       	mov	r12,8
80002012:	f0 1f 00 12 	mcall	80002058 <board_init+0x54>
	gpio_configure_pin(LED2_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80002016:	30 3b       	mov	r11,3
80002018:	31 5c       	mov	r12,21
8000201a:	f0 1f 00 10 	mcall	80002058 <board_init+0x54>
	gpio_configure_pin(LED3_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
8000201e:	30 3b       	mov	r11,3
80002020:	31 6c       	mov	r12,22
80002022:	f0 1f 00 0e 	mcall	80002058 <board_init+0x54>

	gpio_configure_pin(GPIO_PUSH_BUTTON_0,GPIO_DIR_INPUT);
80002026:	30 0b       	mov	r11,0
80002028:	32 2c       	mov	r12,34
8000202a:	f0 1f 00 0c 	mcall	80002058 <board_init+0x54>
	gpio_configure_pin(GPIO_PUSH_BUTTON_1,GPIO_DIR_INPUT);
8000202e:	30 0b       	mov	r11,0
80002030:	32 3c       	mov	r12,35
80002032:	f0 1f 00 0a 	mcall	80002058 <board_init+0x54>
	gpio_configure_pin(GPIO_JOYSTICK_PUSH,GPIO_DIR_INPUT);
80002036:	30 0b       	mov	r11,0
80002038:	30 dc       	mov	r12,13
8000203a:	f0 1f 00 08 	mcall	80002058 <board_init+0x54>
	gpio_configure_pin(GPIO_JOYSTICK_LEFT,GPIO_DIR_INPUT);
8000203e:	30 0b       	mov	r11,0
80002040:	32 6c       	mov	r12,38
80002042:	f0 1f 00 06 	mcall	80002058 <board_init+0x54>
	gpio_configure_pin(GPIO_JOYSTICK_UP,GPIO_DIR_INPUT);
80002046:	30 0b       	mov	r11,0
80002048:	32 7c       	mov	r12,39
8000204a:	f0 1f 00 04 	mcall	80002058 <board_init+0x54>
	gpio_configure_pin(GPIO_JOYSTICK_DOWN,GPIO_DIR_INPUT);
8000204e:	30 0b       	mov	r11,0
80002050:	32 8c       	mov	r12,40
80002052:	f0 1f 00 02 	mcall	80002058 <board_init+0x54>
	// Assign GPIO pins to USB.
	gpio_enable_module(USB_GPIO_MAP,
            sizeof(USB_GPIO_MAP) / sizeof(USB_GPIO_MAP[0]));
#endif
  
}
80002056:	d8 02       	popm	pc
80002058:	80 00       	ld.sh	r0,r0[0x0]
8000205a:	2e 88       	sub	r8,-24

8000205c <LED_On>:
  tLED_DESCRIPTOR *led_descriptor = &LED_DESCRIPTOR[0] - 1;
  volatile avr32_gpio_port_t *led_gpio_port;
  U8 led_shift;

  // Make sure only existing LEDs are specified.
  leds &= (1 << LED_COUNT) - 1;
8000205c:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4

  // Update the saved state of all LEDs with the requested changes.
  Set_bits(LED_State, leds);
80002060:	49 18       	lddpc	r8,800020a4 <LED_On+0x48>
80002062:	70 09       	ld.w	r9,r8[0x0]
80002064:	f9 e9 10 09 	or	r9,r12,r9
80002068:	91 09       	st.w	r8[0x0],r9

  // While there are specified LEDs left to manage...
  while (leds)
8000206a:	58 0c       	cp.w	r12,0
8000206c:	5e 0c       	reteq	r12
8000206e:	48 f8       	lddpc	r8,800020a8 <LED_On+0x4c>
80002070:	21 08       	sub	r8,16
  {
    // Select the next specified LED and turn it on.
    led_shift = 1 + ctz(leds);
80002072:	18 9a       	mov	r10,r12
80002074:	5c 9a       	brev	r10
80002076:	f4 0a 12 00 	clz	r10,r10
8000207a:	2f fa       	sub	r10,-1
    led_descriptor += led_shift;
8000207c:	f4 09 15 04 	lsl	r9,r10,0x4
80002080:	12 08       	add	r8,r9
    led_gpio_port = &AVR32_GPIO.port[led_descriptor->GPIO.PORT];
80002082:	70 09       	ld.w	r9,r8[0x0]
80002084:	a9 69       	lsl	r9,0x8
80002086:	e0 29 f0 00 	sub	r9,61440
    led_gpio_port->ovrc  = led_descriptor->GPIO.PIN_MASK;
8000208a:	70 1b       	ld.w	r11,r8[0x4]
8000208c:	f3 4b 00 58 	st.w	r9[88],r11
    led_gpio_port->oders = led_descriptor->GPIO.PIN_MASK;
80002090:	70 1b       	ld.w	r11,r8[0x4]
80002092:	f3 4b 00 44 	st.w	r9[68],r11
    led_gpio_port->gpers = led_descriptor->GPIO.PIN_MASK;
80002096:	70 1b       	ld.w	r11,r8[0x4]
80002098:	93 1b       	st.w	r9[0x4],r11
    leds >>= led_shift;
8000209a:	f8 0a 0a 4c 	lsr	r12,r12,r10

  // Update the saved state of all LEDs with the requested changes.
  Set_bits(LED_State, leds);

  // While there are specified LEDs left to manage...
  while (leds)
8000209e:	ce a1       	brne	80002072 <LED_On+0x16>
800020a0:	5e fc       	retal	r12
800020a2:	00 00       	add	r0,r0
800020a4:	00 00       	add	r0,r0
800020a6:	00 08       	add	r8,r0
800020a8:	80 00       	ld.sh	r0,r0[0x0]
800020aa:	7e 00       	ld.w	r0,pc[0x0]

800020ac <LED_Off>:
  tLED_DESCRIPTOR *led_descriptor = &LED_DESCRIPTOR[0] - 1;
  volatile avr32_gpio_port_t *led_gpio_port;
  U8 led_shift;

  // Make sure only existing LEDs are specified.
  leds &= (1 << LED_COUNT) - 1;
800020ac:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4

  // Update the saved state of all LEDs with the requested changes.
  Clr_bits(LED_State, leds);
800020b0:	49 28       	lddpc	r8,800020f8 <LED_Off+0x4c>
800020b2:	70 09       	ld.w	r9,r8[0x0]
800020b4:	f8 0a 11 ff 	rsub	r10,r12,-1
800020b8:	f5 e9 00 09 	and	r9,r10,r9
800020bc:	91 09       	st.w	r8[0x0],r9

  // While there are specified LEDs left to manage...
  while (leds)
800020be:	58 0c       	cp.w	r12,0
800020c0:	5e 0c       	reteq	r12
800020c2:	48 f8       	lddpc	r8,800020fc <LED_Off+0x50>
800020c4:	21 08       	sub	r8,16
  {
    // Select the next specified LED and turn it off.
    led_shift = 1 + ctz(leds);
800020c6:	18 9a       	mov	r10,r12
800020c8:	5c 9a       	brev	r10
800020ca:	f4 0a 12 00 	clz	r10,r10
800020ce:	2f fa       	sub	r10,-1
    led_descriptor += led_shift;
800020d0:	f4 09 15 04 	lsl	r9,r10,0x4
800020d4:	12 08       	add	r8,r9
    led_gpio_port = &AVR32_GPIO.port[led_descriptor->GPIO.PORT];
800020d6:	70 09       	ld.w	r9,r8[0x0]
800020d8:	a9 69       	lsl	r9,0x8
800020da:	e0 29 f0 00 	sub	r9,61440
    led_gpio_port->ovrs  = led_descriptor->GPIO.PIN_MASK;
800020de:	70 1b       	ld.w	r11,r8[0x4]
800020e0:	f3 4b 00 54 	st.w	r9[84],r11
    led_gpio_port->oders = led_descriptor->GPIO.PIN_MASK;
800020e4:	70 1b       	ld.w	r11,r8[0x4]
800020e6:	f3 4b 00 44 	st.w	r9[68],r11
    led_gpio_port->gpers = led_descriptor->GPIO.PIN_MASK;
800020ea:	70 1b       	ld.w	r11,r8[0x4]
800020ec:	93 1b       	st.w	r9[0x4],r11
    leds >>= led_shift;
800020ee:	f8 0a 0a 4c 	lsr	r12,r12,r10

  // Update the saved state of all LEDs with the requested changes.
  Clr_bits(LED_State, leds);

  // While there are specified LEDs left to manage...
  while (leds)
800020f2:	ce a1       	brne	800020c6 <LED_Off+0x1a>
800020f4:	5e fc       	retal	r12
800020f6:	00 00       	add	r0,r0
800020f8:	00 00       	add	r0,r0
800020fa:	00 08       	add	r8,r0
800020fc:	80 00       	ld.sh	r0,r0[0x0]
800020fe:	7e 00       	ld.w	r0,pc[0x0]

80002100 <sd_mmc_spi_get_capacity>:
//!         [39]    == data[11] && 0x80
//!
//! @return bit
//!         OK
void sd_mmc_spi_get_capacity(void)
{
80002100:	d4 01       	pushm	lr
  uint8_t  read_bl_len;
  uint8_t  erase_grp_size;
  uint8_t  erase_grp_mult;

  // extract variables from CSD array
  read_bl_len = csd[5] & 0x0F;
80002102:	4b c8       	lddpc	r8,800021f0 <sd_mmc_spi_get_capacity+0xf0>
80002104:	11 dc       	ld.ub	r12,r8[0x5]
  if (card_type == SD_CARD_2_SDHC) {
80002106:	4b c9       	lddpc	r9,800021f4 <sd_mmc_spi_get_capacity+0xf4>
80002108:	13 89       	ld.ub	r9,r9[0x0]
8000210a:	30 3a       	mov	r10,3
8000210c:	f4 09 18 00 	cp.b	r9,r10
80002110:	c1 e1       	brne	8000214c <sd_mmc_spi_get_capacity+0x4c>
    c_size = ((csd[7] & 0x3F) << 16) | (csd[8] << 8) | csd[9];
80002112:	f1 3a 00 08 	ld.ub	r10,r8[8]
80002116:	f1 39 00 09 	ld.ub	r9,r8[9]
8000211a:	f3 ea 10 89 	or	r9,r9,r10<<0x8
8000211e:	11 f8       	ld.ub	r8,r8[0x7]
80002120:	f1 d8 c0 06 	bfextu	r8,r8,0x0,0x6
80002124:	f3 e8 11 08 	or	r8,r9,r8<<0x10
    ++c_size;
80002128:	2f f8       	sub	r8,-1
    capacity = c_size << 19;
8000212a:	f0 0a 15 13 	lsl	r10,r8,0x13
8000212e:	4b 39       	lddpc	r9,800021f8 <sd_mmc_spi_get_capacity+0xf8>
80002130:	93 0a       	st.w	r9[0x0],r10
    capacity_mult = (c_size >> 13) & 0x01FF;
80002132:	f5 d8 c1 a9 	bfextu	r10,r8,0xd,0x9
80002136:	4b 28       	lddpc	r8,800021fc <sd_mmc_spi_get_capacity+0xfc>
80002138:	b0 0a       	st.h	r8[0x0],r10
    sd_mmc_spi_last_block_address = (capacity >> 9) + (capacity_mult << 23) - 1;
8000213a:	72 09       	ld.w	r9,r9[0x0]
8000213c:	90 08       	ld.sh	r8,r8[0x0]
8000213e:	a9 99       	lsr	r9,0x9
80002140:	20 19       	sub	r9,1
80002142:	b7 78       	lsl	r8,0x17
80002144:	10 09       	add	r9,r8
80002146:	4a f8       	lddpc	r8,80002200 <sd_mmc_spi_get_capacity+0x100>
80002148:	91 09       	st.w	r8[0x0],r9
8000214a:	c4 28       	rjmp	800021ce <sd_mmc_spi_get_capacity+0xce>
  } else {
    c_size      = ((csd[6] & 0x03) << 10) + (csd[7] << 2) + ((csd[8] & 0xC0) >> 6);
    c_size_mult = ((csd[9] & 0x03) << 1) + ((csd[10] & 0x80) >> 7);
8000214c:	4a 98       	lddpc	r8,800021f0 <sd_mmc_spi_get_capacity+0xf0>
8000214e:	f1 3a 00 0a 	ld.ub	r10,r8[10]
    sd_mmc_spi_last_block_address = ((uint32_t)(c_size + 1) * (uint32_t)((1 << (c_size_mult + 2)))) - 1;
80002152:	f1 3b 00 08 	ld.ub	r11,r8[8]
80002156:	a7 8b       	lsr	r11,0x6
80002158:	11 fe       	ld.ub	lr,r8[0x7]
8000215a:	f6 0e 00 2b 	add	r11,r11,lr<<0x2
8000215e:	11 ee       	ld.ub	lr,r8[0x6]
80002160:	fd de c0 02 	bfextu	lr,lr,0x0,0x2
80002164:	ab 6e       	lsl	lr,0xa
80002166:	1c 0b       	add	r11,lr
80002168:	2f fb       	sub	r11,-1
8000216a:	f1 38 00 09 	ld.ub	r8,r8[9]
8000216e:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
80002172:	f4 0e 16 07 	lsr	lr,r10,0x7
80002176:	fc 08 00 18 	add	r8,lr,r8<<0x1
8000217a:	2f e8       	sub	r8,-2
8000217c:	f6 08 09 48 	lsl	r8,r11,r8
80002180:	20 18       	sub	r8,1
80002182:	4a 0b       	lddpc	r11,80002200 <sd_mmc_spi_get_capacity+0x100>
80002184:	97 08       	st.w	r11[0x0],r8
    capacity = (1 << read_bl_len) * (sd_mmc_spi_last_block_address + 1);
80002186:	76 0b       	ld.w	r11,r11[0x0]
80002188:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4
8000218c:	f6 cc ff ff 	sub	r12,r11,-1
80002190:	f8 08 09 4c 	lsl	r12,r12,r8
80002194:	49 9b       	lddpc	r11,800021f8 <sd_mmc_spi_get_capacity+0xf8>
80002196:	97 0c       	st.w	r11[0x0],r12
    capacity_mult = 0;
80002198:	30 0c       	mov	r12,0
8000219a:	49 9b       	lddpc	r11,800021fc <sd_mmc_spi_get_capacity+0xfc>
8000219c:	b6 0c       	st.h	r11[0x0],r12
    if (read_bl_len > 9) {  // 9 means 2^9 = 512b
8000219e:	30 9b       	mov	r11,9
800021a0:	f6 08 18 00 	cp.b	r8,r11
800021a4:	e0 88 00 08 	brls	800021b4 <sd_mmc_spi_get_capacity+0xb4>
      sd_mmc_spi_last_block_address <<= (read_bl_len - 9);
800021a8:	49 6b       	lddpc	r11,80002200 <sd_mmc_spi_get_capacity+0x100>
800021aa:	76 0c       	ld.w	r12,r11[0x0]
800021ac:	20 98       	sub	r8,9
800021ae:	f8 08 09 48 	lsl	r8,r12,r8
800021b2:	97 08       	st.w	r11[0x0],r8
    }
  }
  if (card_type == MMC_CARD)
800021b4:	58 09       	cp.w	r9,0
800021b6:	c0 c1       	brne	800021ce <sd_mmc_spi_get_capacity+0xce>
  {
    erase_grp_size = ((csd[10] & 0x7C) >> 2);
800021b8:	f1 da c0 45 	bfextu	r8,r10,0x2,0x5
    erase_grp_mult = ((csd[10] & 0x03) << 3) | ((csd[11] & 0xE0) >> 5);
800021bc:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
800021c0:	48 c9       	lddpc	r9,800021f0 <sd_mmc_spi_get_capacity+0xf0>
800021c2:	f3 39 00 0b 	ld.ub	r9,r9[11]
800021c6:	a3 7a       	lsl	r10,0x3
800021c8:	f5 e9 12 59 	or	r9,r10,r9>>0x5
800021cc:	c0 c8       	rjmp	800021e4 <sd_mmc_spi_get_capacity+0xe4>
  }
  else
  {
    erase_grp_size = ((csd[10] & 0x3F) << 1) + ((csd[11] & 0x80) >> 7);
800021ce:	48 9a       	lddpc	r10,800021f0 <sd_mmc_spi_get_capacity+0xf0>
800021d0:	f5 39 00 0a 	ld.ub	r9,r10[10]
800021d4:	f3 d9 c0 06 	bfextu	r9,r9,0x0,0x6
800021d8:	f5 38 00 0b 	ld.ub	r8,r10[11]
800021dc:	a7 98       	lsr	r8,0x7
800021de:	f0 09 00 18 	add	r8,r8,r9<<0x1
800021e2:	30 09       	mov	r9,0
    erase_grp_mult = 0;
  }
  erase_group_size = (erase_grp_size + 1) * (erase_grp_mult + 1);
800021e4:	2f f9       	sub	r9,-1
800021e6:	2f f8       	sub	r8,-1
800021e8:	b1 39       	mul	r9,r8
800021ea:	48 78       	lddpc	r8,80002204 <sd_mmc_spi_get_capacity+0x104>
800021ec:	b0 09       	st.h	r8[0x0],r9
}
800021ee:	d8 02       	popm	pc
800021f0:	00 00       	add	r0,r0
800021f2:	04 14       	sub	r4,r2
800021f4:	00 00       	add	r0,r0
800021f6:	04 12       	sub	r2,r2
800021f8:	00 00       	add	r0,r0
800021fa:	04 04       	add	r4,r2
800021fc:	00 00       	add	r0,r0
800021fe:	04 08       	add	r8,r2
80002200:	00 00       	add	r0,r0
80002202:	04 0c       	add	r12,r2
80002204:	00 00       	add	r0,r0
80002206:	04 0a       	add	r10,r2

80002208 <sd_mmc_spi_write_close>:
//! page programming.
//!
void sd_mmc_spi_write_close (void)
{

}
80002208:	5e fc       	retal	r12
8000220a:	d7 03       	nop

8000220c <sd_mmc_spi_send_and_read>:
//! @param  data_to_send   byte to send over SPI
//!
//! @return uint8_t
//!   Byte read from the slave
uint8_t sd_mmc_spi_send_and_read(uint8_t data_to_send)
{
8000220c:	d4 01       	pushm	lr
8000220e:	20 1d       	sub	sp,4
   unsigned short data_read;
   spi_write(SD_MMC_SPI, data_to_send);
80002210:	18 9b       	mov	r11,r12
80002212:	fe 7c 24 00 	mov	r12,-56320
80002216:	f0 1f 00 09 	mcall	80002238 <sd_mmc_spi_send_and_read+0x2c>
   if( SPI_ERROR_TIMEOUT == spi_read(SD_MMC_SPI, &data_read) )
8000221a:	fa cb ff fe 	sub	r11,sp,-2
8000221e:	fe 7c 24 00 	mov	r12,-56320
80002222:	f0 1f 00 07 	mcall	8000223c <sd_mmc_spi_send_and_read+0x30>
80002226:	58 1c       	cp.w	r12,1
80002228:	c0 41       	brne	80002230 <sd_mmc_spi_send_and_read+0x24>
8000222a:	e0 6c 00 ff 	mov	r12,255
8000222e:	c0 28       	rjmp	80002232 <sd_mmc_spi_send_and_read+0x26>
     return 0xFF;
   return data_read;
80002230:	1b bc       	ld.ub	r12,sp[0x3]
}
80002232:	2f fd       	sub	sp,-4
80002234:	d8 02       	popm	pc
80002236:	00 00       	add	r0,r0
80002238:	80 00       	ld.sh	r0,r0[0x0]
8000223a:	31 c6       	mov	r6,28
8000223c:	80 00       	ld.sh	r0,r0[0x0]
8000223e:	31 e2       	mov	r2,30

80002240 <sd_mmc_spi_wait_not_busy>:
//! @brief This function waits until the SD/MMC is not busy.
//!
//! @return bit
//!          OK when card is not busy
Bool sd_mmc_spi_wait_not_busy(void)
{
80002240:	d4 21       	pushm	r4-r7,lr
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002242:	30 1b       	mov	r11,1
80002244:	fe 7c 24 00 	mov	r12,-56320
80002248:	f0 1f 00 10 	mcall	80002288 <sd_mmc_spi_wait_not_busy+0x48>
8000224c:	30 07       	mov	r7,0
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
8000224e:	e0 65 00 ff 	mov	r5,255
80002252:	48 f4       	lddpc	r4,8000228c <sd_mmc_spi_wait_not_busy+0x4c>
80002254:	3f f6       	mov	r6,-1
80002256:	c0 b8       	rjmp	8000226c <sd_mmc_spi_wait_not_busy+0x2c>
  {
    retry++;
80002258:	2f f7       	sub	r7,-1
    if (retry == 200000)
8000225a:	e2 57 0d 40 	cp.w	r7,200000
8000225e:	c0 71       	brne	8000226c <sd_mmc_spi_wait_not_busy+0x2c>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002260:	30 1b       	mov	r11,1
80002262:	fe 7c 24 00 	mov	r12,-56320
80002266:	f0 1f 00 0b 	mcall	80002290 <sd_mmc_spi_wait_not_busy+0x50>
8000226a:	d8 2a       	popm	r4-r7,pc,r12=0
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
8000226c:	0a 9c       	mov	r12,r5
8000226e:	f0 1f 00 0a 	mcall	80002294 <sd_mmc_spi_wait_not_busy+0x54>
80002272:	a8 8c       	st.b	r4[0x0],r12
80002274:	ec 0c 18 00 	cp.b	r12,r6
80002278:	cf 01       	brne	80002258 <sd_mmc_spi_wait_not_busy+0x18>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
      return KO;
    }
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
8000227a:	30 1b       	mov	r11,1
8000227c:	fe 7c 24 00 	mov	r12,-56320
80002280:	f0 1f 00 04 	mcall	80002290 <sd_mmc_spi_wait_not_busy+0x50>
80002284:	da 2a       	popm	r4-r7,pc,r12=1
80002286:	00 00       	add	r0,r0
80002288:	80 00       	ld.sh	r0,r0[0x0]
8000228a:	30 92       	mov	r2,9
8000228c:	00 00       	add	r0,r0
8000228e:	04 24       	rsub	r4,r2
80002290:	80 00       	ld.sh	r0,r0[0x0]
80002292:	30 de       	mov	lr,13
80002294:	80 00       	ld.sh	r0,r0[0x0]
80002296:	22 0c       	sub	r12,32

80002298 <sd_mmc_spi_write_open>:
//! @param  pos   Sector address
//!
//! @return bit
//!   The open succeeded      -> OK
Bool sd_mmc_spi_write_open (uint32_t pos)
{
80002298:	d4 01       	pushm	lr
  // Set the global memory ptr at a Byte address.
  gl_ptr_mem = pos << 9; // gl_ptr_mem = pos * 512
8000229a:	a9 7c       	lsl	r12,0x9
8000229c:	48 38       	lddpc	r8,800022a8 <sd_mmc_spi_write_open+0x10>
8000229e:	91 0c       	st.w	r8[0x0],r12

  // wait for MMC not busy
  return sd_mmc_spi_wait_not_busy();
800022a0:	f0 1f 00 03 	mcall	800022ac <sd_mmc_spi_write_open+0x14>
}
800022a4:	d8 02       	popm	pc
800022a6:	00 00       	add	r0,r0
800022a8:	00 00       	add	r0,r0
800022aa:	00 f0       	st.b	--r0,r0
800022ac:	80 00       	ld.sh	r0,r0[0x0]
800022ae:	22 40       	sub	r0,36

800022b0 <sd_mmc_spi_read_close>:

//!
//! @brief This function unselects the current SD_MMC memory.
//!
Bool sd_mmc_spi_read_close (void)
{
800022b0:	d4 01       	pushm	lr
  if (KO == sd_mmc_spi_wait_not_busy())
800022b2:	f0 1f 00 03 	mcall	800022bc <sd_mmc_spi_read_close+0xc>
    return false;
  return true;
}
800022b6:	5f 1c       	srne	r12
800022b8:	d8 02       	popm	pc
800022ba:	00 00       	add	r0,r0
800022bc:	80 00       	ld.sh	r0,r0[0x0]
800022be:	22 40       	sub	r0,36

800022c0 <sd_mmc_spi_read_open>:
//! @param  pos   Sector address
//!
//! @return bit
//!   The open succeeded      -> OK
Bool sd_mmc_spi_read_open (uint32_t pos)
{
800022c0:	d4 01       	pushm	lr
  // Set the global memory ptr at a Byte address.
  gl_ptr_mem = pos << 9;        // gl_ptr_mem = pos * 512
800022c2:	a9 7c       	lsl	r12,0x9
800022c4:	48 38       	lddpc	r8,800022d0 <sd_mmc_spi_read_open+0x10>
800022c6:	91 0c       	st.w	r8[0x0],r12

  // wait for MMC not busy
  return sd_mmc_spi_wait_not_busy();
800022c8:	f0 1f 00 03 	mcall	800022d4 <sd_mmc_spi_read_open+0x14>
}
800022cc:	d8 02       	popm	pc
800022ce:	00 00       	add	r0,r0
800022d0:	00 00       	add	r0,r0
800022d2:	00 f0       	st.b	--r0,r0
800022d4:	80 00       	ld.sh	r0,r0[0x0]
800022d6:	22 40       	sub	r0,36

800022d8 <sd_mmc_spi_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF time out error)
uint8_t sd_mmc_spi_command(uint8_t command, uint32_t arg)
{
800022d8:	eb cd 40 f8 	pushm	r3-r7,lr
800022dc:	18 96       	mov	r6,r12
800022de:	16 97       	mov	r7,r11
  uint8_t retry;

  spi_write(SD_MMC_SPI, 0xFF);            // write dummy byte
800022e0:	e0 6b 00 ff 	mov	r11,255
800022e4:	fe 7c 24 00 	mov	r12,-56320
800022e8:	f0 1f 00 2b 	mcall	80002394 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, command | 0x40);  // send command
800022ec:	0c 9b       	mov	r11,r6
800022ee:	a7 ab       	sbr	r11,0x6
800022f0:	5c 5b       	castu.b	r11
800022f2:	fe 7c 24 00 	mov	r12,-56320
800022f6:	f0 1f 00 28 	mcall	80002394 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>24);         // send parameter
800022fa:	ee 0b 16 18 	lsr	r11,r7,0x18
800022fe:	fe 7c 24 00 	mov	r12,-56320
80002302:	f0 1f 00 25 	mcall	80002394 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>16);
80002306:	ee 0b 16 10 	lsr	r11,r7,0x10
8000230a:	fe 7c 24 00 	mov	r12,-56320
8000230e:	f0 1f 00 22 	mcall	80002394 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>8 );
80002312:	f7 d7 c1 10 	bfextu	r11,r7,0x8,0x10
80002316:	fe 7c 24 00 	mov	r12,-56320
8000231a:	f0 1f 00 1f 	mcall	80002394 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg    );
8000231e:	0e 9b       	mov	r11,r7
80002320:	5c 7b       	castu.h	r11
80002322:	fe 7c 24 00 	mov	r12,-56320
80002326:	f0 1f 00 1c 	mcall	80002394 <sd_mmc_spi_command+0xbc>
  switch(command)
8000232a:	30 08       	mov	r8,0
8000232c:	f0 06 18 00 	cp.b	r6,r8
80002330:	c0 60       	breq	8000233c <sd_mmc_spi_command+0x64>
80002332:	30 88       	mov	r8,8
80002334:	f0 06 18 00 	cp.b	r6,r8
80002338:	c1 01       	brne	80002358 <sd_mmc_spi_command+0x80>
8000233a:	c0 88       	rjmp	8000234a <sd_mmc_spi_command+0x72>
  {
      case MMC_GO_IDLE_STATE:
         spi_write(SD_MMC_SPI, 0x95);
8000233c:	e0 6b 00 95 	mov	r11,149
80002340:	fe 7c 24 00 	mov	r12,-56320
80002344:	f0 1f 00 14 	mcall	80002394 <sd_mmc_spi_command+0xbc>
         break;
80002348:	c0 e8       	rjmp	80002364 <sd_mmc_spi_command+0x8c>
      case MMC_SEND_IF_COND:
         spi_write(SD_MMC_SPI, 0x87);
8000234a:	e0 6b 00 87 	mov	r11,135
8000234e:	fe 7c 24 00 	mov	r12,-56320
80002352:	f0 1f 00 11 	mcall	80002394 <sd_mmc_spi_command+0xbc>
         break;
80002356:	c0 78       	rjmp	80002364 <sd_mmc_spi_command+0x8c>
      default:
         spi_write(SD_MMC_SPI, 0xff);
80002358:	e0 6b 00 ff 	mov	r11,255
8000235c:	fe 7c 24 00 	mov	r12,-56320
80002360:	f0 1f 00 0d 	mcall	80002394 <sd_mmc_spi_command+0xbc>

  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
80002364:	3f f9       	mov	r9,-1
80002366:	48 d8       	lddpc	r8,80002398 <sd_mmc_spi_command+0xc0>
80002368:	b0 89       	st.b	r8[0x0],r9
8000236a:	30 07       	mov	r7,0
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
8000236c:	e0 64 00 ff 	mov	r4,255
80002370:	10 93       	mov	r3,r8
80002372:	12 96       	mov	r6,r9
  {
    retry++;
    if(retry > 10) break;
80002374:	30 b5       	mov	r5,11
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002376:	c0 68       	rjmp	80002382 <sd_mmc_spi_command+0xaa>
  {
    retry++;
80002378:	2f f7       	sub	r7,-1
8000237a:	5c 57       	castu.b	r7
    if(retry > 10) break;
8000237c:	ea 07 18 00 	cp.b	r7,r5
80002380:	c0 80       	breq	80002390 <sd_mmc_spi_command+0xb8>
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002382:	08 9c       	mov	r12,r4
80002384:	f0 1f 00 06 	mcall	8000239c <sd_mmc_spi_command+0xc4>
80002388:	a6 8c       	st.b	r3[0x0],r12
8000238a:	ec 0c 18 00 	cp.b	r12,r6
8000238e:	cf 50       	breq	80002378 <sd_mmc_spi_command+0xa0>
  {
    retry++;
    if(retry > 10) break;
  }
  return r1;
}
80002390:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80002394:	80 00       	ld.sh	r0,r0[0x0]
80002396:	31 c6       	mov	r6,28
80002398:	00 00       	add	r0,r0
8000239a:	04 24       	rsub	r4,r2
8000239c:	80 00       	ld.sh	r0,r0[0x0]
8000239e:	22 0c       	sub	r12,32

800023a0 <sd_mmc_spi_send_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF if time out error)
uint8_t sd_mmc_spi_send_command(uint8_t command, uint32_t arg)
{
800023a0:	eb cd 40 c0 	pushm	r6-r7,lr
800023a4:	18 97       	mov	r7,r12
800023a6:	16 96       	mov	r6,r11
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800023a8:	30 1b       	mov	r11,1
800023aa:	fe 7c 24 00 	mov	r12,-56320
800023ae:	f0 1f 00 09 	mcall	800023d0 <sd_mmc_spi_send_command+0x30>
  r1 = sd_mmc_spi_command(command, arg);
800023b2:	0c 9b       	mov	r11,r6
800023b4:	0e 9c       	mov	r12,r7
800023b6:	f0 1f 00 08 	mcall	800023d4 <sd_mmc_spi_send_command+0x34>
800023ba:	48 87       	lddpc	r7,800023d8 <sd_mmc_spi_send_command+0x38>
800023bc:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800023be:	30 1b       	mov	r11,1
800023c0:	fe 7c 24 00 	mov	r12,-56320
800023c4:	f0 1f 00 06 	mcall	800023dc <sd_mmc_spi_send_command+0x3c>
  return r1;
}
800023c8:	0f 8c       	ld.ub	r12,r7[0x0]
800023ca:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800023ce:	00 00       	add	r0,r0
800023d0:	80 00       	ld.sh	r0,r0[0x0]
800023d2:	30 92       	mov	r2,9
800023d4:	80 00       	ld.sh	r0,r0[0x0]
800023d6:	22 d8       	sub	r8,45
800023d8:	00 00       	add	r0,r0
800023da:	04 24       	rsub	r4,r2
800023dc:	80 00       	ld.sh	r0,r0[0x0]
800023de:	30 de       	mov	lr,13

800023e0 <sd_mmc_spi_check_presence>:
//!
//! @return bit
//!   The memory is present (OK)
//!   The memory does not respond (disconnected) (KO)
Bool sd_mmc_spi_check_presence(void)
{
800023e0:	eb cd 40 fe 	pushm	r1-r7,lr
  uint16_t retry;

  retry = 0;
  if (sd_mmc_spi_init_done == false)
800023e4:	49 a8       	lddpc	r8,8000244c <sd_mmc_spi_check_presence+0x6c>
800023e6:	11 89       	ld.ub	r9,r8[0x0]
800023e8:	30 08       	mov	r8,0
800023ea:	f0 09 18 00 	cp.b	r9,r8
800023ee:	c1 f1       	brne	8000242c <sd_mmc_spi_check_presence+0x4c>
800023f0:	30 07       	mov	r7,0
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
800023f2:	0e 94       	mov	r4,r7
800023f4:	49 73       	lddpc	r3,80002450 <sd_mmc_spi_check_presence+0x70>
800023f6:	30 16       	mov	r6,1
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800023f8:	e0 62 00 ff 	mov	r2,255
800023fc:	fe 71 24 00 	mov	r1,-56320
      retry++;
      if (retry > 10)
80002400:	30 b5       	mov	r5,11
80002402:	c0 c8       	rjmp	8000241a <sd_mmc_spi_check_presence+0x3a>
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002404:	04 9b       	mov	r11,r2
80002406:	02 9c       	mov	r12,r1
80002408:	f0 1f 00 13 	mcall	80002454 <sd_mmc_spi_check_presence+0x74>
      retry++;
8000240c:	2f f7       	sub	r7,-1
8000240e:	5c 87       	casts.h	r7
      if (retry > 10)
80002410:	ea 07 19 00 	cp.h	r7,r5
80002414:	c0 31       	brne	8000241a <sd_mmc_spi_check_presence+0x3a>
80002416:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
  retry = 0;
  if (sd_mmc_spi_init_done == false)
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
8000241a:	08 9b       	mov	r11,r4
8000241c:	08 9c       	mov	r12,r4
8000241e:	f0 1f 00 0f 	mcall	80002458 <sd_mmc_spi_check_presence+0x78>
80002422:	a6 8c       	st.b	r3[0x0],r12
80002424:	ec 0c 18 00 	cp.b	r12,r6
80002428:	ce e1       	brne	80002404 <sd_mmc_spi_check_presence+0x24>
8000242a:	c0 e8       	rjmp	80002446 <sd_mmc_spi_check_presence+0x66>
    return OK;
  }
  else
  {
    // If memory already initialized, send a CRC command (CMD59) (supported only if card is initialized)
    if ((r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0)) == 0x00)
8000242c:	30 0b       	mov	r11,0
8000242e:	33 bc       	mov	r12,59
80002430:	f0 1f 00 0a 	mcall	80002458 <sd_mmc_spi_check_presence+0x78>
80002434:	48 78       	lddpc	r8,80002450 <sd_mmc_spi_check_presence+0x70>
80002436:	b0 8c       	st.b	r8[0x0],r12
80002438:	58 0c       	cp.w	r12,0
8000243a:	c0 60       	breq	80002446 <sd_mmc_spi_check_presence+0x66>
      return OK;
    sd_mmc_spi_init_done = false;
8000243c:	30 09       	mov	r9,0
8000243e:	48 48       	lddpc	r8,8000244c <sd_mmc_spi_check_presence+0x6c>
80002440:	b0 89       	st.b	r8[0x0],r9
80002442:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
    return KO;
80002446:	e3 cf 90 fe 	ldm	sp++,r1-r7,pc,r12=1
8000244a:	00 00       	add	r0,r0
8000244c:	00 00       	add	r0,r0
8000244e:	01 08       	ld.w	r8,r0++
80002450:	00 00       	add	r0,r0
80002452:	04 24       	rsub	r4,r2
80002454:	80 00       	ld.sh	r0,r0[0x0]
80002456:	31 c6       	mov	r6,28
80002458:	80 00       	ld.sh	r0,r0[0x0]
8000245a:	23 a0       	sub	r0,58

8000245c <sd_mmc_spi_write_sector_from_ram>:
//! @return bit
//!   The write succeeded   -> OK
//!   The write failed      -> KO
//!
Bool sd_mmc_spi_write_sector_from_ram(const void *ram)
{
8000245c:	eb cd 40 e0 	pushm	r5-r7,lr
80002460:	18 97       	mov	r7,r12
  const uint8_t *_ram = ram;
  uint16_t i;

  // wait for MMC not busy
  if (KO == sd_mmc_spi_wait_not_busy())
80002462:	f0 1f 00 49 	mcall	80002584 <sd_mmc_spi_write_sector_from_ram+0x128>
80002466:	e0 80 00 8c 	breq	8000257e <sd_mmc_spi_write_sector_from_ram+0x122>
    return KO;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
8000246a:	30 1b       	mov	r11,1
8000246c:	fe 7c 24 00 	mov	r12,-56320
80002470:	f0 1f 00 46 	mcall	80002588 <sd_mmc_spi_write_sector_from_ram+0x12c>

  // issue command
  if(card_type == SD_CARD_2_SDHC) {
80002474:	4c 68       	lddpc	r8,8000258c <sd_mmc_spi_write_sector_from_ram+0x130>
80002476:	11 89       	ld.ub	r9,r8[0x0]
80002478:	30 38       	mov	r8,3
8000247a:	f0 09 18 00 	cp.b	r9,r8
8000247e:	c0 a1       	brne	80002492 <sd_mmc_spi_write_sector_from_ram+0x36>
    r1 = sd_mmc_spi_command(MMC_WRITE_BLOCK, gl_ptr_mem>>9);
80002480:	4c 48       	lddpc	r8,80002590 <sd_mmc_spi_write_sector_from_ram+0x134>
80002482:	70 0b       	ld.w	r11,r8[0x0]
80002484:	a9 9b       	lsr	r11,0x9
80002486:	31 8c       	mov	r12,24
80002488:	f0 1f 00 43 	mcall	80002594 <sd_mmc_spi_write_sector_from_ram+0x138>
8000248c:	4c 38       	lddpc	r8,80002598 <sd_mmc_spi_write_sector_from_ram+0x13c>
8000248e:	b0 8c       	st.b	r8[0x0],r12
80002490:	c0 88       	rjmp	800024a0 <sd_mmc_spi_write_sector_from_ram+0x44>
  } else {
    r1 = sd_mmc_spi_command(MMC_WRITE_BLOCK, gl_ptr_mem);
80002492:	4c 08       	lddpc	r8,80002590 <sd_mmc_spi_write_sector_from_ram+0x134>
80002494:	70 0b       	ld.w	r11,r8[0x0]
80002496:	31 8c       	mov	r12,24
80002498:	f0 1f 00 3f 	mcall	80002594 <sd_mmc_spi_write_sector_from_ram+0x138>
8000249c:	4b f8       	lddpc	r8,80002598 <sd_mmc_spi_write_sector_from_ram+0x13c>
8000249e:	b0 8c       	st.b	r8[0x0],r12
  }

  // check for valid response
  if(r1 != 0x00)
800024a0:	4b e8       	lddpc	r8,80002598 <sd_mmc_spi_write_sector_from_ram+0x13c>
800024a2:	11 89       	ld.ub	r9,r8[0x0]
800024a4:	30 08       	mov	r8,0
800024a6:	f0 09 18 00 	cp.b	r9,r8
800024aa:	c0 80       	breq	800024ba <sd_mmc_spi_write_sector_from_ram+0x5e>
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
800024ac:	30 1b       	mov	r11,1
800024ae:	fe 7c 24 00 	mov	r12,-56320
800024b2:	f0 1f 00 3b 	mcall	8000259c <sd_mmc_spi_write_sector_from_ram+0x140>
800024b6:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
    return KO;
  }
  // send dummy
  spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction
800024ba:	e0 6b 00 ff 	mov	r11,255
800024be:	fe 7c 24 00 	mov	r12,-56320
800024c2:	f0 1f 00 38 	mcall	800025a0 <sd_mmc_spi_write_sector_from_ram+0x144>

  // send data start token
  spi_write(SD_MMC_SPI,MMC_STARTBLOCK_WRITE);
800024c6:	e0 6b 00 fe 	mov	r11,254
800024ca:	fe 7c 24 00 	mov	r12,-56320
800024ce:	f0 1f 00 35 	mcall	800025a0 <sd_mmc_spi_write_sector_from_ram+0x144>
//!
//! @return bit
//!   The write succeeded   -> OK
//!   The write failed      -> KO
//!
Bool sd_mmc_spi_write_sector_from_ram(const void *ram)
800024d2:	ee c6 fe 00 	sub	r6,r7,-512
  // send data start token
  spi_write(SD_MMC_SPI,MMC_STARTBLOCK_WRITE);
  // write data
  for(i=0;i<MMC_SECTOR_SIZE;i++)
  {
    spi_write(SD_MMC_SPI,*_ram++);
800024d6:	fe 75 24 00 	mov	r5,-56320
800024da:	0f 3b       	ld.ub	r11,r7++
800024dc:	0a 9c       	mov	r12,r5
800024de:	f0 1f 00 31 	mcall	800025a0 <sd_mmc_spi_write_sector_from_ram+0x144>
  spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction

  // send data start token
  spi_write(SD_MMC_SPI,MMC_STARTBLOCK_WRITE);
  // write data
  for(i=0;i<MMC_SECTOR_SIZE;i++)
800024e2:	0c 37       	cp.w	r7,r6
800024e4:	cf b1       	brne	800024da <sd_mmc_spi_write_sector_from_ram+0x7e>
  {
    spi_write(SD_MMC_SPI,*_ram++);
  }

  spi_write(SD_MMC_SPI,0xFF);    // send CRC (field required but value ignored)
800024e6:	e0 6b 00 ff 	mov	r11,255
800024ea:	fe 7c 24 00 	mov	r12,-56320
800024ee:	f0 1f 00 2d 	mcall	800025a0 <sd_mmc_spi_write_sector_from_ram+0x144>
  spi_write(SD_MMC_SPI,0xFF);
800024f2:	e0 6b 00 ff 	mov	r11,255
800024f6:	fe 7c 24 00 	mov	r12,-56320
800024fa:	f0 1f 00 2a 	mcall	800025a0 <sd_mmc_spi_write_sector_from_ram+0x144>

  // read data response token
  r1 = sd_mmc_spi_send_and_read(0xFF);
800024fe:	e0 6c 00 ff 	mov	r12,255
80002502:	f0 1f 00 29 	mcall	800025a4 <sd_mmc_spi_write_sector_from_ram+0x148>
80002506:	4a 58       	lddpc	r8,80002598 <sd_mmc_spi_write_sector_from_ram+0x13c>
80002508:	b0 8c       	st.b	r8[0x0],r12
  if( (r1&MMC_DR_MASK) != MMC_DR_ACCEPT)
8000250a:	f9 dc c0 05 	bfextu	r12,r12,0x0,0x5
8000250e:	58 5c       	cp.w	r12,5
80002510:	c1 40       	breq	80002538 <sd_mmc_spi_write_sector_from_ram+0xdc>
  {
    spi_write(SD_MMC_SPI,0xFF);    // send dummy bytes
80002512:	e0 6b 00 ff 	mov	r11,255
80002516:	fe 7c 24 00 	mov	r12,-56320
8000251a:	f0 1f 00 22 	mcall	800025a0 <sd_mmc_spi_write_sector_from_ram+0x144>
    spi_write(SD_MMC_SPI,0xFF);
8000251e:	e0 6b 00 ff 	mov	r11,255
80002522:	fe 7c 24 00 	mov	r12,-56320
80002526:	f0 1f 00 1f 	mcall	800025a0 <sd_mmc_spi_write_sector_from_ram+0x144>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
8000252a:	30 1b       	mov	r11,1
8000252c:	fe 7c 24 00 	mov	r12,-56320
80002530:	f0 1f 00 1b 	mcall	8000259c <sd_mmc_spi_write_sector_from_ram+0x140>
80002534:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
    return KO;         // return ERROR byte
  }

  spi_write(SD_MMC_SPI,0xFF);    // send dummy bytes
80002538:	e0 6b 00 ff 	mov	r11,255
8000253c:	fe 7c 24 00 	mov	r12,-56320
80002540:	f0 1f 00 18 	mcall	800025a0 <sd_mmc_spi_write_sector_from_ram+0x144>
  spi_write(SD_MMC_SPI,0xFF);
80002544:	e0 6b 00 ff 	mov	r11,255
80002548:	fe 7c 24 00 	mov	r12,-56320
8000254c:	f0 1f 00 15 	mcall	800025a0 <sd_mmc_spi_write_sector_from_ram+0x144>

  // release chip select
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002550:	30 1b       	mov	r11,1
80002552:	fe 7c 24 00 	mov	r12,-56320
80002556:	f0 1f 00 12 	mcall	8000259c <sd_mmc_spi_write_sector_from_ram+0x140>
  gl_ptr_mem += 512;        // Update the memory pointer.
8000255a:	48 e8       	lddpc	r8,80002590 <sd_mmc_spi_write_sector_from_ram+0x134>
8000255c:	70 09       	ld.w	r9,r8[0x0]
8000255e:	f2 c9 fe 00 	sub	r9,r9,-512
80002562:	91 09       	st.w	r8[0x0],r9
80002564:	30 07       	mov	r7,0
  // wait card not busy after last programming operation
  i=0;
  while (KO == sd_mmc_spi_wait_not_busy())
  {
    i++;
    if (i == 10)
80002566:	30 a6       	mov	r6,10
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
  gl_ptr_mem += 512;        // Update the memory pointer.

  // wait card not busy after last programming operation
  i=0;
  while (KO == sd_mmc_spi_wait_not_busy())
80002568:	c0 68       	rjmp	80002574 <sd_mmc_spi_write_sector_from_ram+0x118>
  {
    i++;
8000256a:	2f f7       	sub	r7,-1
8000256c:	5c 87       	casts.h	r7
    if (i == 10)
8000256e:	ec 07 19 00 	cp.h	r7,r6
80002572:	c0 60       	breq	8000257e <sd_mmc_spi_write_sector_from_ram+0x122>
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
  gl_ptr_mem += 512;        // Update the memory pointer.

  // wait card not busy after last programming operation
  i=0;
  while (KO == sd_mmc_spi_wait_not_busy())
80002574:	f0 1f 00 04 	mcall	80002584 <sd_mmc_spi_write_sector_from_ram+0x128>
80002578:	cf 90       	breq	8000256a <sd_mmc_spi_write_sector_from_ram+0x10e>
8000257a:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
8000257e:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80002582:	00 00       	add	r0,r0
80002584:	80 00       	ld.sh	r0,r0[0x0]
80002586:	22 40       	sub	r0,36
80002588:	80 00       	ld.sh	r0,r0[0x0]
8000258a:	30 92       	mov	r2,9
8000258c:	00 00       	add	r0,r0
8000258e:	04 12       	sub	r2,r2
80002590:	00 00       	add	r0,r0
80002592:	00 f0       	st.b	--r0,r0
80002594:	80 00       	ld.sh	r0,r0[0x0]
80002596:	22 d8       	sub	r8,45
80002598:	00 00       	add	r0,r0
8000259a:	04 24       	rsub	r4,r2
8000259c:	80 00       	ld.sh	r0,r0[0x0]
8000259e:	30 de       	mov	lr,13
800025a0:	80 00       	ld.sh	r0,r0[0x0]
800025a2:	31 c6       	mov	r6,28
800025a4:	80 00       	ld.sh	r0,r0[0x0]
800025a6:	22 0c       	sub	r12,32

800025a8 <sd_mmc_spi_check_hc>:
//!           SD_CARD      Detected card is SD
//!           ERROR                                  


int sd_mmc_spi_check_hc(void)
{
800025a8:	eb cd 40 c0 	pushm	r6-r7,lr
  unsigned char hc_bit;
  // wait for MMC not busy
  if (KO == sd_mmc_spi_wait_not_busy())
800025ac:	f0 1f 00 1c 	mcall	8000261c <sd_mmc_spi_check_hc+0x74>
800025b0:	c0 31       	brne	800025b6 <sd_mmc_spi_check_hc+0xe>
800025b2:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800025b6:	30 1b       	mov	r11,1
800025b8:	fe 7c 24 00 	mov	r12,-56320
800025bc:	f0 1f 00 19 	mcall	80002620 <sd_mmc_spi_check_hc+0x78>
  r1 = sd_mmc_spi_command(SD_READ_OCR, 0);
800025c0:	30 0b       	mov	r11,0
800025c2:	33 ac       	mov	r12,58
800025c4:	f0 1f 00 18 	mcall	80002624 <sd_mmc_spi_check_hc+0x7c>
800025c8:	49 88       	lddpc	r8,80002628 <sd_mmc_spi_check_hc+0x80>
800025ca:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0) {
800025cc:	58 0c       	cp.w	r12,0
800025ce:	c0 80       	breq	800025de <sd_mmc_spi_check_hc+0x36>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800025d0:	30 1b       	mov	r11,1
800025d2:	fe 7c 24 00 	mov	r12,-56320
800025d6:	f0 1f 00 16 	mcall	8000262c <sd_mmc_spi_check_hc+0x84>
800025da:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;
  }
  hc_bit = sd_mmc_spi_send_and_read(0xFF);
800025de:	e0 6c 00 ff 	mov	r12,255
800025e2:	f0 1f 00 14 	mcall	80002630 <sd_mmc_spi_check_hc+0x88>
800025e6:	18 96       	mov	r6,r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800025e8:	e0 6c 00 ff 	mov	r12,255
800025ec:	f0 1f 00 11 	mcall	80002630 <sd_mmc_spi_check_hc+0x88>
800025f0:	48 e7       	lddpc	r7,80002628 <sd_mmc_spi_check_hc+0x80>
800025f2:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800025f4:	e0 6c 00 ff 	mov	r12,255
800025f8:	f0 1f 00 0e 	mcall	80002630 <sd_mmc_spi_check_hc+0x88>
800025fc:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800025fe:	e0 6c 00 ff 	mov	r12,255
80002602:	f0 1f 00 0c 	mcall	80002630 <sd_mmc_spi_check_hc+0x88>
80002606:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002608:	30 1b       	mov	r11,1
8000260a:	fe 7c 24 00 	mov	r12,-56320
8000260e:	f0 1f 00 08 	mcall	8000262c <sd_mmc_spi_check_hc+0x84>
80002612:	f9 d6 c0 c1 	bfextu	r12,r6,0x6,0x1
  if(hc_bit & 0x40) {
      return SDHC_CARD;
  }
  return 0;
}
80002616:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000261a:	00 00       	add	r0,r0
8000261c:	80 00       	ld.sh	r0,r0[0x0]
8000261e:	22 40       	sub	r0,36
80002620:	80 00       	ld.sh	r0,r0[0x0]
80002622:	30 92       	mov	r2,9
80002624:	80 00       	ld.sh	r0,r0[0x0]
80002626:	22 d8       	sub	r8,45
80002628:	00 00       	add	r0,r0
8000262a:	04 24       	rsub	r4,r2
8000262c:	80 00       	ld.sh	r0,r0[0x0]
8000262e:	30 de       	mov	lr,13
80002630:	80 00       	ld.sh	r0,r0[0x0]
80002632:	22 0c       	sub	r12,32

80002634 <sd_mmc_spi_get_if>:
//!                OK
//!                SD_MMC


int sd_mmc_spi_get_if(void)
{
80002634:	eb cd 40 80 	pushm	r7,lr
  // wait for MMC not busy
  if (KO == sd_mmc_spi_wait_not_busy())
80002638:	f0 1f 00 27 	mcall	800026d4 <sd_mmc_spi_get_if+0xa0>
8000263c:	c0 31       	brne	80002642 <sd_mmc_spi_get_if+0xe>
8000263e:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002642:	30 1b       	mov	r11,1
80002644:	fe 7c 24 00 	mov	r12,-56320
80002648:	f0 1f 00 24 	mcall	800026d8 <sd_mmc_spi_get_if+0xa4>
  r1 = sd_mmc_spi_command(MMC_SEND_IF_COND, 0x000001AA);
8000264c:	e0 6b 01 aa 	mov	r11,426
80002650:	30 8c       	mov	r12,8
80002652:	f0 1f 00 23 	mcall	800026dc <sd_mmc_spi_get_if+0xa8>
80002656:	4a 38       	lddpc	r8,800026e0 <sd_mmc_spi_get_if+0xac>
80002658:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if((r1 & MMC_R1_ILLEGAL_COM) != 0) {
8000265a:	e2 1c 00 04 	andl	r12,0x4,COH
8000265e:	c0 80       	breq	8000266e <sd_mmc_spi_get_if+0x3a>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002660:	30 1b       	mov	r11,1
80002662:	fe 7c 24 00 	mov	r12,-56320
80002666:	f0 1f 00 20 	mcall	800026e4 <sd_mmc_spi_get_if+0xb0>
8000266a:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
    return SD_MMC;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000266e:	e0 6c 00 ff 	mov	r12,255
80002672:	f0 1f 00 1e 	mcall	800026e8 <sd_mmc_spi_get_if+0xb4>
80002676:	49 b7       	lddpc	r7,800026e0 <sd_mmc_spi_get_if+0xac>
80002678:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000267a:	e0 6c 00 ff 	mov	r12,255
8000267e:	f0 1f 00 1b 	mcall	800026e8 <sd_mmc_spi_get_if+0xb4>
80002682:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002684:	e0 6c 00 ff 	mov	r12,255
80002688:	f0 1f 00 18 	mcall	800026e8 <sd_mmc_spi_get_if+0xb4>
8000268c:	ae 8c       	st.b	r7[0x0],r12
  if((r1 & 0x01) == 0) {
8000268e:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80002692:	c0 81       	brne	800026a2 <sd_mmc_spi_get_if+0x6e>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002694:	30 1b       	mov	r11,1
80002696:	fe 7c 24 00 	mov	r12,-56320
8000269a:	f0 1f 00 13 	mcall	800026e4 <sd_mmc_spi_get_if+0xb0>
8000269e:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
800026a2:	e0 6c 00 ff 	mov	r12,255
800026a6:	f0 1f 00 11 	mcall	800026e8 <sd_mmc_spi_get_if+0xb4>
800026aa:	48 e8       	lddpc	r8,800026e0 <sd_mmc_spi_get_if+0xac>
800026ac:	b0 8c       	st.b	r8[0x0],r12
  if(r1 != 0xaa) {
800026ae:	3a a8       	mov	r8,-86
800026b0:	f0 0c 18 00 	cp.b	r12,r8
800026b4:	c0 80       	breq	800026c4 <sd_mmc_spi_get_if+0x90>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800026b6:	30 1b       	mov	r11,1
800026b8:	fe 7c 24 00 	mov	r12,-56320
800026bc:	f0 1f 00 0a 	mcall	800026e4 <sd_mmc_spi_get_if+0xb0>
800026c0:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE; /* wrong test pattern */
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800026c4:	30 1b       	mov	r11,1
800026c6:	fe 7c 24 00 	mov	r12,-56320
800026ca:	f0 1f 00 07 	mcall	800026e4 <sd_mmc_spi_get_if+0xb0>
800026ce:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
800026d2:	00 00       	add	r0,r0
800026d4:	80 00       	ld.sh	r0,r0[0x0]
800026d6:	22 40       	sub	r0,36
800026d8:	80 00       	ld.sh	r0,r0[0x0]
800026da:	30 92       	mov	r2,9
800026dc:	80 00       	ld.sh	r0,r0[0x0]
800026de:	22 d8       	sub	r8,45
800026e0:	00 00       	add	r0,r0
800026e2:	04 24       	rsub	r4,r2
800026e4:	80 00       	ld.sh	r0,r0[0x0]
800026e6:	30 de       	mov	lr,13
800026e8:	80 00       	ld.sh	r0,r0[0x0]
800026ea:	22 0c       	sub	r12,32

800026ec <sd_mmc_spi_read_sector_to_ram>:
//! @return bit
//!   The read succeeded   -> OK
//!   The read failed (bad address, etc.)  -> KO
//!/
Bool sd_mmc_spi_read_sector_to_ram(void *ram)
{
800026ec:	eb cd 40 f8 	pushm	r3-r7,lr
800026f0:	20 1d       	sub	sp,4
800026f2:	18 93       	mov	r3,r12
  uint8_t *_ram = ram;
  uint16_t  i;
  uint16_t  read_time_out;
  unsigned short data_read;
  // wait for MMC not busy
  if (KO == sd_mmc_spi_wait_not_busy())
800026f4:	f0 1f 00 48 	mcall	80002814 <sd_mmc_spi_read_sector_to_ram+0x128>
800026f8:	e0 80 00 8a 	breq	8000280c <sd_mmc_spi_read_sector_to_ram+0x120>
    return KO;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800026fc:	30 1b       	mov	r11,1
800026fe:	fe 7c 24 00 	mov	r12,-56320
80002702:	f0 1f 00 46 	mcall	80002818 <sd_mmc_spi_read_sector_to_ram+0x12c>

  // issue command
  if(card_type == SD_CARD_2_SDHC) {
80002706:	4c 68       	lddpc	r8,8000281c <sd_mmc_spi_read_sector_to_ram+0x130>
80002708:	11 89       	ld.ub	r9,r8[0x0]
8000270a:	30 38       	mov	r8,3
8000270c:	f0 09 18 00 	cp.b	r9,r8
80002710:	c0 a1       	brne	80002724 <sd_mmc_spi_read_sector_to_ram+0x38>
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem>>9);
80002712:	4c 48       	lddpc	r8,80002820 <sd_mmc_spi_read_sector_to_ram+0x134>
80002714:	70 0b       	ld.w	r11,r8[0x0]
80002716:	a9 9b       	lsr	r11,0x9
80002718:	31 1c       	mov	r12,17
8000271a:	f0 1f 00 43 	mcall	80002824 <sd_mmc_spi_read_sector_to_ram+0x138>
8000271e:	4c 38       	lddpc	r8,80002828 <sd_mmc_spi_read_sector_to_ram+0x13c>
80002720:	b0 8c       	st.b	r8[0x0],r12
80002722:	c0 88       	rjmp	80002732 <sd_mmc_spi_read_sector_to_ram+0x46>
  } else {
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem);
80002724:	4b f8       	lddpc	r8,80002820 <sd_mmc_spi_read_sector_to_ram+0x134>
80002726:	70 0b       	ld.w	r11,r8[0x0]
80002728:	31 1c       	mov	r12,17
8000272a:	f0 1f 00 3f 	mcall	80002824 <sd_mmc_spi_read_sector_to_ram+0x138>
8000272e:	4b f8       	lddpc	r8,80002828 <sd_mmc_spi_read_sector_to_ram+0x13c>
80002730:	b0 8c       	st.b	r8[0x0],r12
  }

  // check for valid response
  if (r1 != 0x00)
80002732:	4b e8       	lddpc	r8,80002828 <sd_mmc_spi_read_sector_to_ram+0x13c>
80002734:	11 89       	ld.ub	r9,r8[0x0]
80002736:	30 08       	mov	r8,0
80002738:	f0 09 18 00 	cp.b	r9,r8
8000273c:	c1 20       	breq	80002760 <sd_mmc_spi_read_sector_to_ram+0x74>
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000273e:	30 1b       	mov	r11,1
80002740:	fe 7c 24 00 	mov	r12,-56320
80002744:	f0 1f 00 3a 	mcall	8000282c <sd_mmc_spi_read_sector_to_ram+0x140>
80002748:	30 0c       	mov	r12,0
    return KO;
8000274a:	c6 18       	rjmp	8000280c <sd_mmc_spi_read_sector_to_ram+0x120>

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
  {
     read_time_out--;
8000274c:	20 17       	sub	r7,1
8000274e:	5c 87       	casts.h	r7
     if (read_time_out == 0)   // TIME-OUT
80002750:	c0 e1       	brne	8000276c <sd_mmc_spi_read_sector_to_ram+0x80>
     {
       spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS); // unselect SD_MMC_SPI
80002752:	30 1b       	mov	r11,1
80002754:	fe 7c 24 00 	mov	r12,-56320
80002758:	f0 1f 00 35 	mcall	8000282c <sd_mmc_spi_read_sector_to_ram+0x140>
8000275c:	30 0c       	mov	r12,0
       return KO;
8000275e:	c5 78       	rjmp	8000280c <sd_mmc_spi_read_sector_to_ram+0x120>
80002760:	e0 67 75 30 	mov	r7,30000
    return KO;
  }

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002764:	e0 65 00 ff 	mov	r5,255
80002768:	4b 04       	lddpc	r4,80002828 <sd_mmc_spi_read_sector_to_ram+0x13c>
8000276a:	3f f6       	mov	r6,-1
8000276c:	0a 9c       	mov	r12,r5
8000276e:	f0 1f 00 31 	mcall	80002830 <sd_mmc_spi_read_sector_to_ram+0x144>
80002772:	a8 8c       	st.b	r4[0x0],r12
80002774:	ec 0c 18 00 	cp.b	r12,r6
80002778:	ce a0       	breq	8000274c <sd_mmc_spi_read_sector_to_ram+0x60>
       return KO;
     }
  }

  // check token
  if (r1 != MMC_STARTBLOCK_READ)
8000277a:	3f e8       	mov	r8,-2
8000277c:	f0 0c 18 00 	cp.b	r12,r8
80002780:	c0 e0       	breq	8000279c <sd_mmc_spi_read_sector_to_ram+0xb0>
  {
    spi_write(SD_MMC_SPI,0xFF);
80002782:	e0 6b 00 ff 	mov	r11,255
80002786:	fe 7c 24 00 	mov	r12,-56320
8000278a:	f0 1f 00 2b 	mcall	80002834 <sd_mmc_spi_read_sector_to_ram+0x148>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000278e:	30 1b       	mov	r11,1
80002790:	fe 7c 24 00 	mov	r12,-56320
80002794:	f0 1f 00 26 	mcall	8000282c <sd_mmc_spi_read_sector_to_ram+0x140>
80002798:	30 0c       	mov	r12,0
    return KO;
8000279a:	c3 98       	rjmp	8000280c <sd_mmc_spi_read_sector_to_ram+0x120>
//!   The read succeeded   -> OK
//!   The read failed (bad address, etc.)  -> KO
//!/
Bool sd_mmc_spi_read_sector_to_ram(void *ram)
{
  uint8_t *_ram = ram;
8000279c:	06 97       	mov	r7,r3
//!
//! @return bit
//!   The read succeeded   -> OK
//!   The read failed (bad address, etc.)  -> KO
//!/
Bool sd_mmc_spi_read_sector_to_ram(void *ram)
8000279e:	e6 c5 fe 00 	sub	r5,r3,-512
  }

  // store datablock
  for(i=0;i<MMC_SECTOR_SIZE;i++)
  {
    spi_write(SD_MMC_SPI,0xFF);
800027a2:	e0 64 00 ff 	mov	r4,255
800027a6:	fe 76 24 00 	mov	r6,-56320
    spi_read(SD_MMC_SPI,&data_read);
800027aa:	fa c3 ff fe 	sub	r3,sp,-2
  }

  // store datablock
  for(i=0;i<MMC_SECTOR_SIZE;i++)
  {
    spi_write(SD_MMC_SPI,0xFF);
800027ae:	08 9b       	mov	r11,r4
800027b0:	0c 9c       	mov	r12,r6
800027b2:	f0 1f 00 21 	mcall	80002834 <sd_mmc_spi_read_sector_to_ram+0x148>
    spi_read(SD_MMC_SPI,&data_read);
800027b6:	06 9b       	mov	r11,r3
800027b8:	0c 9c       	mov	r12,r6
800027ba:	f0 1f 00 20 	mcall	80002838 <sd_mmc_spi_read_sector_to_ram+0x14c>
    *_ram++=data_read;
800027be:	9a 18       	ld.sh	r8,sp[0x2]
800027c0:	0e c8       	st.b	r7++,r8
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
    return KO;
  }

  // store datablock
  for(i=0;i<MMC_SECTOR_SIZE;i++)
800027c2:	0a 37       	cp.w	r7,r5
800027c4:	cf 51       	brne	800027ae <sd_mmc_spi_read_sector_to_ram+0xc2>
  {
    spi_write(SD_MMC_SPI,0xFF);
    spi_read(SD_MMC_SPI,&data_read);
    *_ram++=data_read;
  }
  gl_ptr_mem += 512;     // Update the memory pointer.
800027c6:	49 78       	lddpc	r8,80002820 <sd_mmc_spi_read_sector_to_ram+0x134>
800027c8:	70 09       	ld.w	r9,r8[0x0]
800027ca:	f2 c9 fe 00 	sub	r9,r9,-512
800027ce:	91 09       	st.w	r8[0x0],r9

  // load 16-bit CRC (ignored)
  spi_write(SD_MMC_SPI,0xFF);
800027d0:	e0 6b 00 ff 	mov	r11,255
800027d4:	fe 7c 24 00 	mov	r12,-56320
800027d8:	f0 1f 00 17 	mcall	80002834 <sd_mmc_spi_read_sector_to_ram+0x148>
  spi_write(SD_MMC_SPI,0xFF);
800027dc:	e0 6b 00 ff 	mov	r11,255
800027e0:	fe 7c 24 00 	mov	r12,-56320
800027e4:	f0 1f 00 14 	mcall	80002834 <sd_mmc_spi_read_sector_to_ram+0x148>

  // continue delivering some clock cycles
  spi_write(SD_MMC_SPI,0xFF);
800027e8:	e0 6b 00 ff 	mov	r11,255
800027ec:	fe 7c 24 00 	mov	r12,-56320
800027f0:	f0 1f 00 11 	mcall	80002834 <sd_mmc_spi_read_sector_to_ram+0x148>
  spi_write(SD_MMC_SPI,0xFF);
800027f4:	e0 6b 00 ff 	mov	r11,255
800027f8:	fe 7c 24 00 	mov	r12,-56320
800027fc:	f0 1f 00 0e 	mcall	80002834 <sd_mmc_spi_read_sector_to_ram+0x148>

  // release chip select
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002800:	30 1b       	mov	r11,1
80002802:	fe 7c 24 00 	mov	r12,-56320
80002806:	f0 1f 00 0a 	mcall	8000282c <sd_mmc_spi_read_sector_to_ram+0x140>
8000280a:	30 1c       	mov	r12,1

  return OK;   // Read done.
}
8000280c:	2f fd       	sub	sp,-4
8000280e:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80002812:	00 00       	add	r0,r0
80002814:	80 00       	ld.sh	r0,r0[0x0]
80002816:	22 40       	sub	r0,36
80002818:	80 00       	ld.sh	r0,r0[0x0]
8000281a:	30 92       	mov	r2,9
8000281c:	00 00       	add	r0,r0
8000281e:	04 12       	sub	r2,r2
80002820:	00 00       	add	r0,r0
80002822:	00 f0       	st.b	--r0,r0
80002824:	80 00       	ld.sh	r0,r0[0x0]
80002826:	22 d8       	sub	r8,45
80002828:	00 00       	add	r0,r0
8000282a:	04 24       	rsub	r4,r2
8000282c:	80 00       	ld.sh	r0,r0[0x0]
8000282e:	30 de       	mov	lr,13
80002830:	80 00       	ld.sh	r0,r0[0x0]
80002832:	22 0c       	sub	r12,32
80002834:	80 00       	ld.sh	r0,r0[0x0]
80002836:	31 c6       	mov	r6,28
80002838:	80 00       	ld.sh	r0,r0[0x0]
8000283a:	31 e2       	mov	r2,30

8000283c <sd_mmc_spi_get_csd>:
//! @param  buffer to fill
//!
//! @return bit
//!         OK / KO
Bool sd_mmc_spi_get_csd(uint8_t *buffer)
{
8000283c:	eb cd 40 fc 	pushm	r2-r7,lr
80002840:	20 1d       	sub	sp,4
80002842:	18 92       	mov	r2,r12
uint8_t retry;
unsigned short data_read;
  // wait for MMC not busy
  if (KO == sd_mmc_spi_wait_not_busy())
80002844:	f0 1f 00 32 	mcall	8000290c <sd_mmc_spi_get_csd+0xd0>
80002848:	c5 f0       	breq	80002906 <sd_mmc_spi_get_csd+0xca>
    return KO;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
8000284a:	30 1b       	mov	r11,1
8000284c:	fe 7c 24 00 	mov	r12,-56320
80002850:	f0 1f 00 30 	mcall	80002910 <sd_mmc_spi_get_csd+0xd4>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
80002854:	30 0b       	mov	r11,0
80002856:	30 9c       	mov	r12,9
80002858:	f0 1f 00 2f 	mcall	80002914 <sd_mmc_spi_get_csd+0xd8>
8000285c:	4a f8       	lddpc	r8,80002918 <sd_mmc_spi_get_csd+0xdc>
8000285e:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0x00)
80002860:	58 0c       	cp.w	r12,0
80002862:	c0 81       	brne	80002872 <sd_mmc_spi_get_csd+0x36>
80002864:	30 07       	mov	r7,0
    sd_mmc_spi_init_done = false;
    return KO;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
80002866:	e0 64 00 ff 	mov	r4,255
8000286a:	10 93       	mov	r3,r8
8000286c:	3f e6       	mov	r6,-2
  {
    if (retry > 8)
8000286e:	30 95       	mov	r5,9
80002870:	c1 78       	rjmp	8000289e <sd_mmc_spi_get_csd+0x62>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
  // check for valid response
  if(r1 != 0x00)
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002872:	30 1b       	mov	r11,1
80002874:	fe 7c 24 00 	mov	r12,-56320
80002878:	f0 1f 00 29 	mcall	8000291c <sd_mmc_spi_get_csd+0xe0>
    sd_mmc_spi_init_done = false;
8000287c:	30 09       	mov	r9,0
8000287e:	4a 98       	lddpc	r8,80002920 <sd_mmc_spi_get_csd+0xe4>
80002880:	b0 89       	st.b	r8[0x0],r9
80002882:	30 0c       	mov	r12,0
    return KO;
80002884:	c4 18       	rjmp	80002906 <sd_mmc_spi_get_csd+0xca>
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
  {
    if (retry > 8)
80002886:	ea 07 18 00 	cp.b	r7,r5
8000288a:	c0 81       	brne	8000289a <sd_mmc_spi_get_csd+0x5e>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000288c:	30 1b       	mov	r11,1
8000288e:	fe 7c 24 00 	mov	r12,-56320
80002892:	f0 1f 00 23 	mcall	8000291c <sd_mmc_spi_get_csd+0xe0>
80002896:	30 0c       	mov	r12,0
      return KO;
80002898:	c3 78       	rjmp	80002906 <sd_mmc_spi_get_csd+0xca>
    }
    retry++;
8000289a:	2f f7       	sub	r7,-1
8000289c:	5c 57       	castu.b	r7
    sd_mmc_spi_init_done = false;
    return KO;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
8000289e:	08 9c       	mov	r12,r4
800028a0:	f0 1f 00 21 	mcall	80002924 <sd_mmc_spi_get_csd+0xe8>
800028a4:	a6 8c       	st.b	r3[0x0],r12
800028a6:	ec 0c 18 00 	cp.b	r12,r6
800028aa:	ce e1       	brne	80002886 <sd_mmc_spi_get_csd+0x4a>
800028ac:	30 07       	mov	r7,0
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
800028ae:	e0 65 00 ff 	mov	r5,255
800028b2:	fe 76 24 00 	mov	r6,-56320
   spi_read(SD_MMC_SPI,&data_read);
800028b6:	fa c4 ff fe 	sub	r4,sp,-2
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
800028ba:	0a 9b       	mov	r11,r5
800028bc:	0c 9c       	mov	r12,r6
800028be:	f0 1f 00 1b 	mcall	80002928 <sd_mmc_spi_get_csd+0xec>
   spi_read(SD_MMC_SPI,&data_read);
800028c2:	08 9b       	mov	r11,r4
800028c4:	0c 9c       	mov	r12,r6
800028c6:	f0 1f 00 1a 	mcall	8000292c <sd_mmc_spi_get_csd+0xf0>
    buffer[retry] = data_read;
800028ca:	9a 18       	ld.sh	r8,sp[0x2]
800028cc:	e4 07 0b 08 	st.b	r2[r7],r8
800028d0:	2f f7       	sub	r7,-1
      return KO;
    }
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
800028d2:	59 07       	cp.w	r7,16
800028d4:	cf 31       	brne	800028ba <sd_mmc_spi_get_csd+0x7e>
  {
   spi_write(SD_MMC_SPI,0xFF);
   spi_read(SD_MMC_SPI,&data_read);
    buffer[retry] = data_read;
  }
   spi_write(SD_MMC_SPI,0xFF);   // load CRC (not used)
800028d6:	e0 6b 00 ff 	mov	r11,255
800028da:	fe 7c 24 00 	mov	r12,-56320
800028de:	f0 1f 00 13 	mcall	80002928 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);
800028e2:	e0 6b 00 ff 	mov	r11,255
800028e6:	fe 7c 24 00 	mov	r12,-56320
800028ea:	f0 1f 00 10 	mcall	80002928 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction
800028ee:	e0 6b 00 ff 	mov	r11,255
800028f2:	fe 7c 24 00 	mov	r12,-56320
800028f6:	f0 1f 00 0d 	mcall	80002928 <sd_mmc_spi_get_csd+0xec>
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800028fa:	30 1b       	mov	r11,1
800028fc:	fe 7c 24 00 	mov	r12,-56320
80002900:	f0 1f 00 07 	mcall	8000291c <sd_mmc_spi_get_csd+0xe0>
80002904:	30 1c       	mov	r12,1
  return OK;
}
80002906:	2f fd       	sub	sp,-4
80002908:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
8000290c:	80 00       	ld.sh	r0,r0[0x0]
8000290e:	22 40       	sub	r0,36
80002910:	80 00       	ld.sh	r0,r0[0x0]
80002912:	30 92       	mov	r2,9
80002914:	80 00       	ld.sh	r0,r0[0x0]
80002916:	22 d8       	sub	r8,45
80002918:	00 00       	add	r0,r0
8000291a:	04 24       	rsub	r4,r2
8000291c:	80 00       	ld.sh	r0,r0[0x0]
8000291e:	30 de       	mov	lr,13
80002920:	00 00       	add	r0,r0
80002922:	01 08       	ld.w	r8,r0++
80002924:	80 00       	ld.sh	r0,r0[0x0]
80002926:	22 0c       	sub	r12,32
80002928:	80 00       	ld.sh	r0,r0[0x0]
8000292a:	31 c6       	mov	r6,28
8000292c:	80 00       	ld.sh	r0,r0[0x0]
8000292e:	31 e2       	mov	r2,30

80002930 <sd_mmc_spi_internal_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> OK (always)
Bool sd_mmc_spi_internal_init(void)
{
80002930:	d4 31       	pushm	r0-r7,lr
  uint16_t retry;
  int i;
  int if_cond;

  // Start at low frequency
  sd_mmc_opt.baudrate = 400000;
80002932:	fe fb 02 6a 	ld.w	r11,pc[618]
80002936:	e6 68 1a 80 	mov	r8,400000
8000293a:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
8000293c:	fe f8 02 64 	ld.w	r8,pc[612]
80002940:	70 0a       	ld.w	r10,r8[0x0]
80002942:	fe 7c 24 00 	mov	r12,-56320
80002946:	f0 1f 00 98 	mcall	80002ba4 <sd_mmc_spi_internal_init+0x274>

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
8000294a:	30 1b       	mov	r11,1
8000294c:	fe 7c 24 00 	mov	r12,-56320
80002950:	f0 1f 00 96 	mcall	80002ba8 <sd_mmc_spi_internal_init+0x278>
80002954:	30 07       	mov	r7,0
  for(i = 0; i < 10; ++i) {
    spi_write(SD_MMC_SPI,0xFF);
80002956:	e0 66 00 ff 	mov	r6,255
8000295a:	fe 75 24 00 	mov	r5,-56320
8000295e:	0c 9b       	mov	r11,r6
80002960:	0a 9c       	mov	r12,r5
80002962:	f0 1f 00 93 	mcall	80002bac <sd_mmc_spi_internal_init+0x27c>
  sd_mmc_opt.baudrate = 400000;
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
  for(i = 0; i < 10; ++i) {
80002966:	2f f7       	sub	r7,-1
80002968:	58 a7       	cp.w	r7,10
8000296a:	cf a1       	brne	8000295e <sd_mmc_spi_internal_init+0x2e>
    spi_write(SD_MMC_SPI,0xFF);
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000296c:	30 1b       	mov	r11,1
8000296e:	fe 7c 24 00 	mov	r12,-56320
80002972:	f0 1f 00 90 	mcall	80002bb0 <sd_mmc_spi_internal_init+0x280>

  // RESET THE MEMORY CARD
  sd_mmc_spi_init_done = false;
80002976:	30 08       	mov	r8,0
80002978:	fe f9 02 3c 	ld.w	r9,pc[572]
8000297c:	b2 88       	st.b	r9[0x0],r8
  card_type = MMC_CARD;
8000297e:	fe f9 02 3a 	ld.w	r9,pc[570]
80002982:	b2 88       	st.b	r9[0x0],r8
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002984:	30 0b       	mov	r11,0
80002986:	16 9c       	mov	r12,r11
80002988:	f0 1f 00 8d 	mcall	80002bbc <sd_mmc_spi_internal_init+0x28c>
8000298c:	fe f8 02 34 	ld.w	r8,pc[564]
80002990:	b0 8c       	st.b	r8[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002992:	e0 6b 00 ff 	mov	r11,255
80002996:	fe 7c 24 00 	mov	r12,-56320
8000299a:	f0 1f 00 85 	mcall	80002bac <sd_mmc_spi_internal_init+0x27c>
8000299e:	30 17       	mov	r7,1
    // do retry counter
    retry++;
    if(retry > 100)
      return KO;
  }
  while(r1 != 0x01);   // check memory enters idle_state
800029a0:	fe f6 02 20 	ld.w	r6,pc[544]
800029a4:	30 15       	mov	r5,1
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800029a6:	30 03       	mov	r3,0
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800029a8:	e0 62 00 ff 	mov	r2,255
800029ac:	fe 71 24 00 	mov	r1,-56320
    // do retry counter
    retry++;
    if(retry > 100)
800029b0:	36 54       	mov	r4,101
800029b2:	c1 08       	rjmp	800029d2 <sd_mmc_spi_internal_init+0xa2>
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800029b4:	06 9b       	mov	r11,r3
800029b6:	06 9c       	mov	r12,r3
800029b8:	f0 1f 00 81 	mcall	80002bbc <sd_mmc_spi_internal_init+0x28c>
800029bc:	ac 8c       	st.b	r6[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800029be:	04 9b       	mov	r11,r2
800029c0:	02 9c       	mov	r12,r1
800029c2:	f0 1f 00 7b 	mcall	80002bac <sd_mmc_spi_internal_init+0x27c>
    // do retry counter
    retry++;
800029c6:	2f f7       	sub	r7,-1
800029c8:	5c 87       	casts.h	r7
    if(retry > 100)
800029ca:	e8 07 19 00 	cp.h	r7,r4
800029ce:	e0 80 00 e5 	breq	80002b98 <sd_mmc_spi_internal_init+0x268>
      return KO;
  }
  while(r1 != 0x01);   // check memory enters idle_state
800029d2:	0d 88       	ld.ub	r8,r6[0x0]
800029d4:	ea 08 18 00 	cp.b	r8,r5
800029d8:	ce e1       	brne	800029b4 <sd_mmc_spi_internal_init+0x84>

  if_cond = sd_mmc_spi_get_if();
800029da:	f0 1f 00 7b 	mcall	80002bc4 <sd_mmc_spi_internal_init+0x294>
  if(if_cond == -1) {
800029de:	5b fc       	cp.w	r12,-1
800029e0:	e0 80 00 dc 	breq	80002b98 <sd_mmc_spi_internal_init+0x268>
      return KO; // card is bad
  } else if (if_cond == 1) {
800029e4:	58 1c       	cp.w	r12,1
800029e6:	c0 51       	brne	800029f0 <sd_mmc_spi_internal_init+0xc0>
      card_type = SD_CARD_2;
800029e8:	30 29       	mov	r9,2
800029ea:	4f 48       	lddpc	r8,80002bb8 <sd_mmc_spi_internal_init+0x288>
800029ec:	b0 89       	st.b	r8[0x0],r9
800029ee:	c4 c8       	rjmp	80002a86 <sd_mmc_spi_internal_init+0x156>
  } else {
    // IDENTIFICATION OF THE CARD TYPE (SD or MMC)
    // Both cards will accept CMD55 command but only the SD card will respond to ACMD41
    r1 = sd_mmc_spi_send_command(SD_APP_CMD55,0);
800029f0:	30 0b       	mov	r11,0
800029f2:	33 7c       	mov	r12,55
800029f4:	f0 1f 00 72 	mcall	80002bbc <sd_mmc_spi_internal_init+0x28c>
800029f8:	4f 27       	lddpc	r7,80002bc0 <sd_mmc_spi_internal_init+0x290>
800029fa:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
800029fc:	e0 6b 00 ff 	mov	r11,255
80002a00:	fe 7c 24 00 	mov	r12,-56320
80002a04:	f0 1f 00 6a 	mcall	80002bac <sd_mmc_spi_internal_init+0x27c>

    r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002a08:	30 0b       	mov	r11,0
80002a0a:	32 9c       	mov	r12,41
80002a0c:	f0 1f 00 6c 	mcall	80002bbc <sd_mmc_spi_internal_init+0x28c>
80002a10:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
80002a12:	e0 6b 00 ff 	mov	r11,255
80002a16:	fe 7c 24 00 	mov	r12,-56320
80002a1a:	f0 1f 00 65 	mcall	80002bac <sd_mmc_spi_internal_init+0x27c>

    if ((r1&0xFE) == 0) {   // ignore "in_idle_state" flag bit
80002a1e:	0f 88       	ld.ub	r8,r7[0x0]
80002a20:	e2 18 00 fe 	andl	r8,0xfe,COH
80002a24:	c0 51       	brne	80002a2e <sd_mmc_spi_internal_init+0xfe>
      card_type = SD_CARD;    // card has accepted the command, this is a SD card
80002a26:	30 19       	mov	r9,1
80002a28:	4e 48       	lddpc	r8,80002bb8 <sd_mmc_spi_internal_init+0x288>
80002a2a:	b0 89       	st.b	r8[0x0],r9
80002a2c:	c2 d8       	rjmp	80002a86 <sd_mmc_spi_internal_init+0x156>
    } else {
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
80002a2e:	30 09       	mov	r9,0
80002a30:	4e 28       	lddpc	r8,80002bb8 <sd_mmc_spi_internal_init+0x288>
80002a32:	b0 89       	st.b	r8[0x0],r9
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002a34:	30 0b       	mov	r11,0
80002a36:	16 9c       	mov	r12,r11
80002a38:	f0 1f 00 61 	mcall	80002bbc <sd_mmc_spi_internal_init+0x28c>
80002a3c:	4e 18       	lddpc	r8,80002bc0 <sd_mmc_spi_internal_init+0x290>
80002a3e:	b0 8c       	st.b	r8[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002a40:	e0 6b 00 ff 	mov	r11,255
80002a44:	fe 7c 24 00 	mov	r12,-56320
80002a48:	f0 1f 00 59 	mcall	80002bac <sd_mmc_spi_internal_init+0x27c>
80002a4c:	30 17       	mov	r7,1
        // do retry counter
        retry++;
        if(retry > 100)
          return KO;
      }
      while(r1 != 0x01);   // check memory enters idle_state
80002a4e:	4d d6       	lddpc	r6,80002bc0 <sd_mmc_spi_internal_init+0x290>
80002a50:	30 15       	mov	r5,1
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002a52:	30 03       	mov	r3,0
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002a54:	e0 62 00 ff 	mov	r2,255
80002a58:	fe 71 24 00 	mov	r1,-56320
        // do retry counter
        retry++;
        if(retry > 100)
80002a5c:	36 54       	mov	r4,101
80002a5e:	c1 08       	rjmp	80002a7e <sd_mmc_spi_internal_init+0x14e>
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002a60:	06 9b       	mov	r11,r3
80002a62:	06 9c       	mov	r12,r3
80002a64:	f0 1f 00 56 	mcall	80002bbc <sd_mmc_spi_internal_init+0x28c>
80002a68:	ac 8c       	st.b	r6[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002a6a:	04 9b       	mov	r11,r2
80002a6c:	02 9c       	mov	r12,r1
80002a6e:	f0 1f 00 50 	mcall	80002bac <sd_mmc_spi_internal_init+0x27c>
        // do retry counter
        retry++;
80002a72:	2f f7       	sub	r7,-1
80002a74:	5c 87       	casts.h	r7
        if(retry > 100)
80002a76:	e8 07 19 00 	cp.h	r7,r4
80002a7a:	e0 80 00 8f 	breq	80002b98 <sd_mmc_spi_internal_init+0x268>
          return KO;
      }
      while(r1 != 0x01);   // check memory enters idle_state
80002a7e:	0d 88       	ld.ub	r8,r6[0x0]
80002a80:	ea 08 18 00 	cp.b	r8,r5
80002a84:	ce e1       	brne	80002a60 <sd_mmc_spi_internal_init+0x130>
80002a86:	30 07       	mov	r7,0

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
80002a88:	4c c4       	lddpc	r4,80002bb8 <sd_mmc_spi_internal_init+0x288>
80002a8a:	30 15       	mov	r5,1
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
      break;
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002a8c:	0e 93       	mov	r3,r7
80002a8e:	33 70       	mov	r0,55
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002a90:	4c c6       	lddpc	r6,80002bc0 <sd_mmc_spi_internal_init+0x290>
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002a92:	e0 62 00 ff 	mov	r2,255
80002a96:	fe 71 24 00 	mov	r1,-56320

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
80002a9a:	09 88       	ld.ub	r8,r4[0x0]
80002a9c:	ea 08 18 00 	cp.b	r8,r5
80002aa0:	c1 10       	breq	80002ac2 <sd_mmc_spi_internal_init+0x192>
80002aa2:	c0 63       	brcs	80002aae <sd_mmc_spi_internal_init+0x17e>
80002aa4:	30 29       	mov	r9,2
80002aa6:	f2 08 18 00 	cp.b	r8,r9
80002aaa:	c2 91       	brne	80002afc <sd_mmc_spi_internal_init+0x1cc>
80002aac:	c1 98       	rjmp	80002ade <sd_mmc_spi_internal_init+0x1ae>
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
80002aae:	06 9b       	mov	r11,r3
80002ab0:	30 1c       	mov	r12,1
80002ab2:	f0 1f 00 43 	mcall	80002bbc <sd_mmc_spi_internal_init+0x28c>
80002ab6:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002ab8:	04 9b       	mov	r11,r2
80002aba:	02 9c       	mov	r12,r1
80002abc:	f0 1f 00 3c 	mcall	80002bac <sd_mmc_spi_internal_init+0x27c>
      break;
80002ac0:	c1 e8       	rjmp	80002afc <sd_mmc_spi_internal_init+0x1cc>
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002ac2:	06 9b       	mov	r11,r3
80002ac4:	00 9c       	mov	r12,r0
80002ac6:	f0 1f 00 3e 	mcall	80002bbc <sd_mmc_spi_internal_init+0x28c>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002aca:	06 9b       	mov	r11,r3
80002acc:	32 9c       	mov	r12,41
80002ace:	f0 1f 00 3c 	mcall	80002bbc <sd_mmc_spi_internal_init+0x28c>
80002ad2:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002ad4:	04 9b       	mov	r11,r2
80002ad6:	02 9c       	mov	r12,r1
80002ad8:	f0 1f 00 35 	mcall	80002bac <sd_mmc_spi_internal_init+0x27c>
      break;
80002adc:	c1 08       	rjmp	80002afc <sd_mmc_spi_internal_init+0x1cc>
    case SD_CARD_2:
      // set high capacity bit mask
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002ade:	06 9b       	mov	r11,r3
80002ae0:	00 9c       	mov	r12,r0
80002ae2:	f0 1f 00 37 	mcall	80002bbc <sd_mmc_spi_internal_init+0x28c>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0x40000000);
80002ae6:	30 0b       	mov	r11,0
80002ae8:	ea 1b 40 00 	orh	r11,0x4000
80002aec:	32 9c       	mov	r12,41
80002aee:	f0 1f 00 34 	mcall	80002bbc <sd_mmc_spi_internal_init+0x28c>
80002af2:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002af4:	04 9b       	mov	r11,r2
80002af6:	02 9c       	mov	r12,r1
80002af8:	f0 1f 00 2d 	mcall	80002bac <sd_mmc_spi_internal_init+0x27c>
      break;
    }
     // do retry counter
     retry++;
80002afc:	2f f7       	sub	r7,-1
80002afe:	5c 87       	casts.h	r7
     if(retry == 50000)    // measured approx. 500 on several cards
80002b00:	fe 78 c3 50 	mov	r8,-15536
80002b04:	f0 07 19 00 	cp.h	r7,r8
80002b08:	c4 80       	breq	80002b98 <sd_mmc_spi_internal_init+0x268>
        return KO;
  } while (r1);
80002b0a:	0d 89       	ld.ub	r9,r6[0x0]
80002b0c:	30 08       	mov	r8,0
80002b0e:	f0 09 18 00 	cp.b	r9,r8
80002b12:	cc 41       	brne	80002a9a <sd_mmc_spi_internal_init+0x16a>

  // CHECK FOR SDHC
  if(card_type == SD_CARD_2) {
80002b14:	4a 98       	lddpc	r8,80002bb8 <sd_mmc_spi_internal_init+0x288>
80002b16:	11 89       	ld.ub	r9,r8[0x0]
80002b18:	30 28       	mov	r8,2
80002b1a:	f0 09 18 00 	cp.b	r9,r8
80002b1e:	c0 a1       	brne	80002b32 <sd_mmc_spi_internal_init+0x202>
    if_cond = sd_mmc_spi_check_hc();
80002b20:	f0 1f 00 2a 	mcall	80002bc8 <sd_mmc_spi_internal_init+0x298>
    if (if_cond == -1) {
80002b24:	5b fc       	cp.w	r12,-1
80002b26:	c3 90       	breq	80002b98 <sd_mmc_spi_internal_init+0x268>
      return KO;
    } else if (if_cond == 1){
80002b28:	58 1c       	cp.w	r12,1
80002b2a:	c0 41       	brne	80002b32 <sd_mmc_spi_internal_init+0x202>
          card_type = SD_CARD_2_SDHC;
80002b2c:	30 39       	mov	r9,3
80002b2e:	4a 38       	lddpc	r8,80002bb8 <sd_mmc_spi_internal_init+0x288>
80002b30:	b0 89       	st.b	r8[0x0],r9
      }
  }

  // DISABLE CRC TO SIMPLIFY AND SPEED UP COMMUNICATIONS
  r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0);  // disable CRC (should be already initialized on SPI init)
80002b32:	30 0b       	mov	r11,0
80002b34:	33 bc       	mov	r12,59
80002b36:	f0 1f 00 22 	mcall	80002bbc <sd_mmc_spi_internal_init+0x28c>
80002b3a:	4a 27       	lddpc	r7,80002bc0 <sd_mmc_spi_internal_init+0x290>
80002b3c:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002b3e:	e0 6b 00 ff 	mov	r11,255
80002b42:	fe 7c 24 00 	mov	r12,-56320
80002b46:	f0 1f 00 1a 	mcall	80002bac <sd_mmc_spi_internal_init+0x27c>

  // SET BLOCK LENGTH TO 512 BYTES
  r1 = sd_mmc_spi_send_command(MMC_SET_BLOCKLEN, 512);
80002b4a:	e0 6b 02 00 	mov	r11,512
80002b4e:	31 0c       	mov	r12,16
80002b50:	f0 1f 00 1b 	mcall	80002bbc <sd_mmc_spi_internal_init+0x28c>
80002b54:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002b56:	e0 6b 00 ff 	mov	r11,255
80002b5a:	fe 7c 24 00 	mov	r12,-56320
80002b5e:	f0 1f 00 14 	mcall	80002bac <sd_mmc_spi_internal_init+0x27c>
  if (r1 != 0x00)
80002b62:	0f 89       	ld.ub	r9,r7[0x0]
80002b64:	30 08       	mov	r8,0
80002b66:	f0 09 18 00 	cp.b	r9,r8
80002b6a:	c1 71       	brne	80002b98 <sd_mmc_spi_internal_init+0x268>
    return KO;    // card unsupported if block length of 512b is not accepted

  // GET CARD SPECIFIC DATA
  if (KO ==  sd_mmc_spi_get_csd(csd))
80002b6c:	49 8c       	lddpc	r12,80002bcc <sd_mmc_spi_internal_init+0x29c>
80002b6e:	f0 1f 00 19 	mcall	80002bd0 <sd_mmc_spi_internal_init+0x2a0>
80002b72:	c1 30       	breq	80002b98 <sd_mmc_spi_internal_init+0x268>
    return KO;

  // GET CARD CAPACITY and NUMBER OF SECTORS
  sd_mmc_spi_get_capacity();
80002b74:	f0 1f 00 18 	mcall	80002bd4 <sd_mmc_spi_internal_init+0x2a4>
#if (defined SD_MMC_READ_CID) && (SD_MMC_READ_CID == ENABLED)
  if (KO ==  sd_mmc_spi_get_cid(cid))
    return KO;
#endif

  sd_mmc_spi_init_done = true;
80002b78:	30 19       	mov	r9,1
80002b7a:	48 f8       	lddpc	r8,80002bb4 <sd_mmc_spi_internal_init+0x284>
80002b7c:	b0 89       	st.b	r8[0x0],r9

  // Set SPI Speed to MAX
  sd_mmc_opt.baudrate = SD_MMC_SPI_MASTER_SPEED;
80002b7e:	48 8b       	lddpc	r11,80002b9c <sd_mmc_spi_internal_init+0x26c>
80002b80:	e0 68 1b 00 	mov	r8,6912
80002b84:	ea 18 00 b7 	orh	r8,0xb7
80002b88:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
80002b8a:	48 68       	lddpc	r8,80002ba0 <sd_mmc_spi_internal_init+0x270>
80002b8c:	70 0a       	ld.w	r10,r8[0x0]
80002b8e:	fe 7c 24 00 	mov	r12,-56320
80002b92:	f0 1f 00 05 	mcall	80002ba4 <sd_mmc_spi_internal_init+0x274>
80002b96:	da 3a       	popm	r0-r7,pc,r12=1
  return OK;
80002b98:	d8 3a       	popm	r0-r7,pc,r12=0
80002b9a:	00 00       	add	r0,r0
80002b9c:	00 00       	add	r0,r0
80002b9e:	00 f4       	st.b	--r0,r4
80002ba0:	00 00       	add	r0,r0
80002ba2:	01 04       	ld.w	r4,r0++
80002ba4:	80 00       	ld.sh	r0,r0[0x0]
80002ba6:	31 08       	mov	r8,16
80002ba8:	80 00       	ld.sh	r0,r0[0x0]
80002baa:	30 92       	mov	r2,9
80002bac:	80 00       	ld.sh	r0,r0[0x0]
80002bae:	31 c6       	mov	r6,28
80002bb0:	80 00       	ld.sh	r0,r0[0x0]
80002bb2:	30 de       	mov	lr,13
80002bb4:	00 00       	add	r0,r0
80002bb6:	01 08       	ld.w	r8,r0++
80002bb8:	00 00       	add	r0,r0
80002bba:	04 12       	sub	r2,r2
80002bbc:	80 00       	ld.sh	r0,r0[0x0]
80002bbe:	23 a0       	sub	r0,58
80002bc0:	00 00       	add	r0,r0
80002bc2:	04 24       	rsub	r4,r2
80002bc4:	80 00       	ld.sh	r0,r0[0x0]
80002bc6:	26 34       	sub	r4,99
80002bc8:	80 00       	ld.sh	r0,r0[0x0]
80002bca:	25 a8       	sub	r8,90
80002bcc:	00 00       	add	r0,r0
80002bce:	04 14       	sub	r4,r2
80002bd0:	80 00       	ld.sh	r0,r0[0x0]
80002bd2:	28 3c       	sub	r12,-125
80002bd4:	80 00       	ld.sh	r0,r0[0x0]
80002bd6:	21 00       	sub	r0,16

80002bd8 <sd_mmc_spi_mem_check>:
//!
//! @return bit
//!   The memory is ready     -> OK
//!   The memory check failed -> KO
Bool sd_mmc_spi_mem_check(void)
{
80002bd8:	d4 01       	pushm	lr
  if (sd_mmc_spi_check_presence() == OK)
80002bda:	f0 1f 00 09 	mcall	80002bfc <sd_mmc_spi_mem_check+0x24>
80002bde:	30 18       	mov	r8,1
80002be0:	f0 0c 18 00 	cp.b	r12,r8
80002be4:	c0 20       	breq	80002be8 <sd_mmc_spi_mem_check+0x10>
80002be6:	d8 0a       	popm	pc,r12=0
  {
    if (sd_mmc_spi_init_done == false)
80002be8:	48 68       	lddpc	r8,80002c00 <sd_mmc_spi_mem_check+0x28>
80002bea:	11 89       	ld.ub	r9,r8[0x0]
80002bec:	30 08       	mov	r8,0
80002bee:	f0 09 18 00 	cp.b	r9,r8
80002bf2:	c0 20       	breq	80002bf6 <sd_mmc_spi_mem_check+0x1e>
80002bf4:	da 0a       	popm	pc,r12=1
    {
      return sd_mmc_spi_internal_init();
80002bf6:	f0 1f 00 04 	mcall	80002c04 <sd_mmc_spi_mem_check+0x2c>
    }
    else
      return OK;
  }
  return KO;
}
80002bfa:	d8 02       	popm	pc
80002bfc:	80 00       	ld.sh	r0,r0[0x0]
80002bfe:	23 e0       	sub	r0,62
80002c00:	00 00       	add	r0,r0
80002c02:	01 08       	ld.w	r8,r0++
80002c04:	80 00       	ld.sh	r0,r0[0x0]
80002c06:	29 30       	sub	r0,-109

80002c08 <sd_mmc_spi_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> OK (always)
Bool sd_mmc_spi_init(spi_options_t spiOptions, unsigned int pba_hz)
{
80002c08:	eb cd 40 10 	pushm	r4,lr
80002c0c:	fa c4 ff f8 	sub	r4,sp,-8
  // Keep SPI options internally
  sd_mmc_pba_hz = pba_hz;
80002c10:	48 88       	lddpc	r8,80002c30 <sd_mmc_spi_init+0x28>
80002c12:	91 0c       	st.w	r8[0x0],r12
  memcpy( &sd_mmc_opt, &spiOptions, sizeof(spi_options_t) );
80002c14:	48 88       	lddpc	r8,80002c34 <sd_mmc_spi_init+0x2c>
80002c16:	e8 ea 00 00 	ld.d	r10,r4[0]
80002c1a:	f0 eb 00 00 	st.d	r8[0],r10
80002c1e:	e8 ea 00 08 	ld.d	r10,r4[8]
80002c22:	f0 eb 00 08 	st.d	r8[8],r10

  // Initialize the SD/MMC controller.
  return sd_mmc_spi_internal_init();
80002c26:	f0 1f 00 05 	mcall	80002c38 <sd_mmc_spi_init+0x30>
}
80002c2a:	e3 cd 80 10 	ldm	sp++,r4,pc
80002c2e:	00 00       	add	r0,r0
80002c30:	00 00       	add	r0,r0
80002c32:	01 04       	ld.w	r4,r0++
80002c34:	00 00       	add	r0,r0
80002c36:	00 f4       	st.b	--r0,r4
80002c38:	80 00       	ld.sh	r0,r0[0x0]
80002c3a:	29 30       	sub	r0,-109

80002c3c <sd_mmc_spi_wr_protect>:
//! @return false  -> the memory is not write-protected (always)
//!/
Bool  sd_mmc_spi_wr_protect(void)
{
   return false;
}
80002c3c:	5e fd       	retal	0

80002c3e <sd_mmc_spi_removal>:
//!/
Bool  sd_mmc_spi_removal(void)
{
  return false;
//  return ((OK == sd_mmc_spi_check_presence()) ? false : true);
}
80002c3e:	5e fd       	retal	0

80002c40 <sd_mmc_spi_test_unit_ready>:
}



Ctrl_status sd_mmc_spi_test_unit_ready(void)
{
80002c40:	d4 01       	pushm	lr
  Sd_mmc_spi_access_signal_on();
  switch (sd_mmc_spi_presence_status)
80002c42:	49 b8       	lddpc	r8,80002cac <sd_mmc_spi_test_unit_ready+0x6c>
80002c44:	11 88       	ld.ub	r8,r8[0x0]
80002c46:	30 19       	mov	r9,1
80002c48:	f2 08 18 00 	cp.b	r8,r9
80002c4c:	c1 70       	breq	80002c7a <sd_mmc_spi_test_unit_ready+0x3a>
80002c4e:	c0 63       	brcs	80002c5a <sd_mmc_spi_test_unit_ready+0x1a>
80002c50:	30 29       	mov	r9,2
80002c52:	f2 08 18 00 	cp.b	r8,r9
80002c56:	c2 61       	brne	80002ca2 <sd_mmc_spi_test_unit_ready+0x62>
80002c58:	c2 08       	rjmp	80002c98 <sd_mmc_spi_test_unit_ready+0x58>
  {
    case SD_MMC_REMOVED:
      sd_mmc_spi_init_done = false;
80002c5a:	30 09       	mov	r9,0
80002c5c:	49 58       	lddpc	r8,80002cb0 <sd_mmc_spi_test_unit_ready+0x70>
80002c5e:	b0 89       	st.b	r8[0x0],r9
      if (OK == sd_mmc_spi_mem_check())
80002c60:	f0 1f 00 15 	mcall	80002cb4 <sd_mmc_spi_test_unit_ready+0x74>
80002c64:	30 18       	mov	r8,1
80002c66:	f0 0c 18 00 	cp.b	r12,r8
80002c6a:	c0 30       	breq	80002c70 <sd_mmc_spi_test_unit_ready+0x30>
80002c6c:	30 2c       	mov	r12,2
80002c6e:	d8 02       	popm	pc
      {
        sd_mmc_spi_presence_status = SD_MMC_INSERTED;
80002c70:	30 19       	mov	r9,1
80002c72:	48 f8       	lddpc	r8,80002cac <sd_mmc_spi_test_unit_ready+0x6c>
80002c74:	b0 89       	st.b	r8[0x0],r9
80002c76:	30 3c       	mov	r12,3
        Sd_mmc_spi_access_signal_off();
        return CTRL_BUSY;
80002c78:	d8 02       	popm	pc
      }
      Sd_mmc_spi_access_signal_off();
      return CTRL_NO_PRESENT;

    case SD_MMC_INSERTED:
      if (OK != sd_mmc_spi_mem_check())
80002c7a:	f0 1f 00 0f 	mcall	80002cb4 <sd_mmc_spi_test_unit_ready+0x74>
80002c7e:	30 18       	mov	r8,1
80002c80:	f0 0c 18 00 	cp.b	r12,r8
80002c84:	c0 21       	brne	80002c88 <sd_mmc_spi_test_unit_ready+0x48>
80002c86:	d8 0a       	popm	pc,r12=0
      {
        sd_mmc_spi_presence_status = SD_MMC_REMOVING;
80002c88:	30 29       	mov	r9,2
80002c8a:	48 98       	lddpc	r8,80002cac <sd_mmc_spi_test_unit_ready+0x6c>
80002c8c:	b0 89       	st.b	r8[0x0],r9
        sd_mmc_spi_init_done = false;
80002c8e:	30 09       	mov	r9,0
80002c90:	48 88       	lddpc	r8,80002cb0 <sd_mmc_spi_test_unit_ready+0x70>
80002c92:	b0 89       	st.b	r8[0x0],r9
80002c94:	30 3c       	mov	r12,3
        Sd_mmc_spi_access_signal_off();
        return CTRL_BUSY;
80002c96:	d8 02       	popm	pc
      }
      Sd_mmc_spi_access_signal_off();
      return CTRL_GOOD;

    case SD_MMC_REMOVING:
      sd_mmc_spi_presence_status = SD_MMC_REMOVED;
80002c98:	30 09       	mov	r9,0
80002c9a:	48 58       	lddpc	r8,80002cac <sd_mmc_spi_test_unit_ready+0x6c>
80002c9c:	b0 89       	st.b	r8[0x0],r9
80002c9e:	30 2c       	mov	r12,2
      Sd_mmc_spi_access_signal_off();
      return CTRL_NO_PRESENT;
80002ca0:	d8 02       	popm	pc

    default:
      sd_mmc_spi_presence_status = SD_MMC_REMOVED;
80002ca2:	30 09       	mov	r9,0
80002ca4:	48 28       	lddpc	r8,80002cac <sd_mmc_spi_test_unit_ready+0x6c>
80002ca6:	b0 89       	st.b	r8[0x0],r9
80002ca8:	30 3c       	mov	r12,3
    }
    else
      return CTRL_NO_PRESENT;
  }
*/
}
80002caa:	d8 02       	popm	pc
80002cac:	00 00       	add	r0,r0
80002cae:	00 0c       	add	r12,r0
80002cb0:	00 00       	add	r0,r0
80002cb2:	01 08       	ld.w	r8,r0++
80002cb4:	80 00       	ld.sh	r0,r0[0x0]
80002cb6:	2b d8       	sub	r8,-67

80002cb8 <sd_mmc_spi_mem_init>:

//_____ D E C L A R A T I O N ______________________________________________


void sd_mmc_spi_mem_init(void)
{
80002cb8:	d4 01       	pushm	lr
  sd_mmc_spi_internal_init();        // Restart Init of SD/MMC card after previous first init
80002cba:	f0 1f 00 02 	mcall	80002cc0 <sd_mmc_spi_mem_init+0x8>
}
80002cbe:	d8 02       	popm	pc
80002cc0:	80 00       	ld.sh	r0,r0[0x0]
80002cc2:	29 30       	sub	r0,-109

80002cc4 <sd_mmc_spi_ram_2_mem>:
//! @return                Ctrl_status
//!   It is ready      ->    CTRL_GOOD
//!   An error occurs  ->    CTRL_FAIL
//!
Ctrl_status    sd_mmc_spi_ram_2_mem(uint32_t addr, const void *ram)
{
80002cc4:	eb cd 40 c0 	pushm	r6-r7,lr
80002cc8:	18 96       	mov	r6,r12
80002cca:	16 97       	mov	r7,r11
   Sd_mmc_spi_access_signal_on();
   sd_mmc_spi_check_presence();
80002ccc:	f0 1f 00 12 	mcall	80002d14 <sd_mmc_spi_ram_2_mem+0x50>

   if (sd_mmc_spi_init_done == false)
80002cd0:	49 28       	lddpc	r8,80002d18 <sd_mmc_spi_ram_2_mem+0x54>
80002cd2:	11 89       	ld.ub	r9,r8[0x0]
80002cd4:	30 08       	mov	r8,0
80002cd6:	f0 09 18 00 	cp.b	r9,r8
80002cda:	c0 31       	brne	80002ce0 <sd_mmc_spi_ram_2_mem+0x1c>
   {
      sd_mmc_spi_mem_init();
80002cdc:	f0 1f 00 10 	mcall	80002d1c <sd_mmc_spi_ram_2_mem+0x58>
   }

   if (sd_mmc_spi_init_done == true)
80002ce0:	48 e8       	lddpc	r8,80002d18 <sd_mmc_spi_ram_2_mem+0x54>
80002ce2:	11 89       	ld.ub	r9,r8[0x0]
80002ce4:	30 18       	mov	r8,1
80002ce6:	f0 09 18 00 	cp.b	r9,r8
80002cea:	c0 40       	breq	80002cf2 <sd_mmc_spi_ram_2_mem+0x2e>
80002cec:	30 2c       	mov	r12,2
80002cee:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
   {
     sd_mmc_spi_write_open(addr);
80002cf2:	0c 9c       	mov	r12,r6
80002cf4:	f0 1f 00 0b 	mcall	80002d20 <sd_mmc_spi_ram_2_mem+0x5c>
     if (KO == sd_mmc_spi_write_sector_from_ram(ram))
80002cf8:	0e 9c       	mov	r12,r7
80002cfa:	f0 1f 00 0b 	mcall	80002d24 <sd_mmc_spi_ram_2_mem+0x60>
80002cfe:	c0 61       	brne	80002d0a <sd_mmc_spi_ram_2_mem+0x46>
     {
       sd_mmc_spi_write_close();
80002d00:	f0 1f 00 0a 	mcall	80002d28 <sd_mmc_spi_ram_2_mem+0x64>
80002d04:	30 2c       	mov	r12,2
       Sd_mmc_spi_access_signal_off();
       return CTRL_NO_PRESENT;
80002d06:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
     }
     sd_mmc_spi_write_close();
80002d0a:	f0 1f 00 08 	mcall	80002d28 <sd_mmc_spi_ram_2_mem+0x64>
80002d0e:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
80002d12:	00 00       	add	r0,r0
80002d14:	80 00       	ld.sh	r0,r0[0x0]
80002d16:	23 e0       	sub	r0,62
80002d18:	00 00       	add	r0,r0
80002d1a:	01 08       	ld.w	r8,r0++
80002d1c:	80 00       	ld.sh	r0,r0[0x0]
80002d1e:	2c b8       	sub	r8,-53
80002d20:	80 00       	ld.sh	r0,r0[0x0]
80002d22:	22 98       	sub	r8,41
80002d24:	80 00       	ld.sh	r0,r0[0x0]
80002d26:	24 5c       	sub	r12,69
80002d28:	80 00       	ld.sh	r0,r0[0x0]
80002d2a:	22 08       	sub	r8,32

80002d2c <sd_mmc_spi_mem_2_ram>:
//------------ Standard functions for read/write 1 sector to 1 sector ram buffer -----------------

#if ACCESS_MEM_TO_RAM == ENABLED

Ctrl_status sd_mmc_spi_mem_2_ram(uint32_t addr, void *ram)
{
80002d2c:	eb cd 40 c0 	pushm	r6-r7,lr
80002d30:	18 97       	mov	r7,r12
80002d32:	16 96       	mov	r6,r11
   Sd_mmc_spi_access_signal_on();
   sd_mmc_spi_check_presence();
80002d34:	f0 1f 00 11 	mcall	80002d78 <sd_mmc_spi_mem_2_ram+0x4c>

   if (sd_mmc_spi_init_done == false)
80002d38:	49 18       	lddpc	r8,80002d7c <sd_mmc_spi_mem_2_ram+0x50>
80002d3a:	11 89       	ld.ub	r9,r8[0x0]
80002d3c:	30 08       	mov	r8,0
80002d3e:	f0 09 18 00 	cp.b	r9,r8
80002d42:	c0 31       	brne	80002d48 <sd_mmc_spi_mem_2_ram+0x1c>
   {
      sd_mmc_spi_mem_init();
80002d44:	f0 1f 00 0f 	mcall	80002d80 <sd_mmc_spi_mem_2_ram+0x54>
   }

   if (sd_mmc_spi_init_done != true)
80002d48:	48 d8       	lddpc	r8,80002d7c <sd_mmc_spi_mem_2_ram+0x50>
80002d4a:	11 89       	ld.ub	r9,r8[0x0]
80002d4c:	30 18       	mov	r8,1
80002d4e:	f0 09 18 00 	cp.b	r9,r8
80002d52:	c0 40       	breq	80002d5a <sd_mmc_spi_mem_2_ram+0x2e>
80002d54:	30 2c       	mov	r12,2
80002d56:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
     return CTRL_NO_PRESENT;

   if( !sd_mmc_spi_read_open(addr) )
80002d5a:	0e 9c       	mov	r12,r7
80002d5c:	f0 1f 00 0a 	mcall	80002d84 <sd_mmc_spi_mem_2_ram+0x58>
80002d60:	c0 a0       	breq	80002d74 <sd_mmc_spi_mem_2_ram+0x48>
     goto sd_mmc_spi_mem_2_ram_fail;

   if( !sd_mmc_spi_read_sector_to_ram(ram))
80002d62:	0c 9c       	mov	r12,r6
80002d64:	f0 1f 00 09 	mcall	80002d88 <sd_mmc_spi_mem_2_ram+0x5c>
80002d68:	c0 60       	breq	80002d74 <sd_mmc_spi_mem_2_ram+0x48>
     goto sd_mmc_spi_mem_2_ram_fail;

   if( !sd_mmc_spi_read_close() )
80002d6a:	f0 1f 00 09 	mcall	80002d8c <sd_mmc_spi_mem_2_ram+0x60>
80002d6e:	5f 0c       	sreq	r12
80002d70:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002d74:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
80002d78:	80 00       	ld.sh	r0,r0[0x0]
80002d7a:	23 e0       	sub	r0,62
80002d7c:	00 00       	add	r0,r0
80002d7e:	01 08       	ld.w	r8,r0++
80002d80:	80 00       	ld.sh	r0,r0[0x0]
80002d82:	2c b8       	sub	r8,-53
80002d84:	80 00       	ld.sh	r0,r0[0x0]
80002d86:	22 c0       	sub	r0,44
80002d88:	80 00       	ld.sh	r0,r0[0x0]
80002d8a:	26 ec       	sub	r12,110
80002d8c:	80 00       	ld.sh	r0,r0[0x0]
80002d8e:	22 b0       	sub	r0,43

80002d90 <sd_mmc_spi_read_capacity>:
}



Ctrl_status sd_mmc_spi_read_capacity(uint32_t *nb_sector)
{
80002d90:	eb cd 40 80 	pushm	r7,lr
80002d94:	18 97       	mov	r7,r12
//   sd_mmc_spi_check_presence();   // ommited because creates interferences with "sd_mmc_spi_test_unit_ready()" function
   Sd_mmc_spi_access_signal_on();

   if (sd_mmc_spi_init_done == false)
80002d96:	48 c8       	lddpc	r8,80002dc4 <sd_mmc_spi_read_capacity+0x34>
80002d98:	11 89       	ld.ub	r9,r8[0x0]
80002d9a:	30 08       	mov	r8,0
80002d9c:	f0 09 18 00 	cp.b	r9,r8
80002da0:	c0 31       	brne	80002da6 <sd_mmc_spi_read_capacity+0x16>
   {
      sd_mmc_spi_mem_init();
80002da2:	f0 1f 00 0a 	mcall	80002dc8 <sd_mmc_spi_read_capacity+0x38>
   }

   if (sd_mmc_spi_init_done == true)
80002da6:	48 88       	lddpc	r8,80002dc4 <sd_mmc_spi_read_capacity+0x34>
80002da8:	11 89       	ld.ub	r9,r8[0x0]
80002daa:	30 18       	mov	r8,1
80002dac:	f0 09 18 00 	cp.b	r9,r8
80002db0:	c0 40       	breq	80002db8 <sd_mmc_spi_read_capacity+0x28>
80002db2:	30 2c       	mov	r12,2
80002db4:	e3 cd 80 80 	ldm	sp++,r7,pc
   {
     *nb_sector = sd_mmc_spi_last_block_address+1;
80002db8:	48 58       	lddpc	r8,80002dcc <sd_mmc_spi_read_capacity+0x3c>
80002dba:	70 08       	ld.w	r8,r8[0x0]
80002dbc:	2f f8       	sub	r8,-1
80002dbe:	8f 08       	st.w	r7[0x0],r8
80002dc0:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80002dc4:	00 00       	add	r0,r0
80002dc6:	01 08       	ld.w	r8,r0++
80002dc8:	80 00       	ld.sh	r0,r0[0x0]
80002dca:	2c b8       	sub	r8,-53
80002dcc:	00 00       	add	r0,r0
80002dce:	04 0c       	add	r12,r2

80002dd0 <flashc_set_wait_state>:
}


void flashc_set_wait_state(unsigned int wait_state)
{
  u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
80002dd0:	fe 68 14 00 	mov	r8,-125952
80002dd4:	70 09       	ld.w	r9,r8[0x0]
  u_avr32_flashc_fcr.FCR.fws = wait_state;
80002dd6:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
  AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
80002dda:	91 09       	st.w	r8[0x0],r9
}
80002ddc:	5e fc       	retal	r12
80002dde:	d7 03       	nop

80002de0 <flashc_set_bus_freq>:


void flashc_set_bus_freq(unsigned int cpu_f_hz)
{
80002de0:	d4 01       	pushm	lr
  if(cpu_f_hz >= AVR32_FLASHC_FWS_0_MAX_FREQ)
80002de2:	e0 68 8a 3f 	mov	r8,35391
80002de6:	ea 18 01 f7 	orh	r8,0x1f7
80002dea:	10 3c       	cp.w	r12,r8
80002dec:	e0 88 00 06 	brls	80002df8 <flashc_set_bus_freq+0x18>
  {
    // Set 1 WS.
    flashc_set_wait_state(1);
80002df0:	30 1c       	mov	r12,1
80002df2:	f0 1f 00 04 	mcall	80002e00 <flashc_set_bus_freq+0x20>
80002df6:	d8 02       	popm	pc
  }
  else
  {
    // Set 0 WS.
    flashc_set_wait_state(0);
80002df8:	30 0c       	mov	r12,0
80002dfa:	f0 1f 00 02 	mcall	80002e00 <flashc_set_bus_freq+0x20>
80002dfe:	d8 02       	popm	pc
80002e00:	80 00       	ld.sh	r0,r0[0x0]
80002e02:	2d d0       	sub	r0,-35

80002e04 <gpio_enable_module_pin>:
}


int gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
  volatile avr32_gpio_port_t *gpio_port = &GPIO.port[pin >> 5];
80002e04:	f8 08 16 05 	lsr	r8,r12,0x5
80002e08:	a9 68       	lsl	r8,0x8
80002e0a:	e0 28 f0 00 	sub	r8,61440

  // Enable the correct function.
  switch (function)
80002e0e:	58 1b       	cp.w	r11,1
80002e10:	c0 d0       	breq	80002e2a <gpio_enable_module_pin+0x26>
80002e12:	c0 63       	brcs	80002e1e <gpio_enable_module_pin+0x1a>
80002e14:	58 2b       	cp.w	r11,2
80002e16:	c1 00       	breq	80002e36 <gpio_enable_module_pin+0x32>
80002e18:	58 3b       	cp.w	r11,3
80002e1a:	c1 40       	breq	80002e42 <gpio_enable_module_pin+0x3e>
80002e1c:	5e ff       	retal	1
  {
  case 0: // A function.
    gpio_port->pmr0c = 1 << (pin & 0x1F);
80002e1e:	30 19       	mov	r9,1
80002e20:	f2 0c 09 49 	lsl	r9,r9,r12
80002e24:	91 69       	st.w	r8[0x18],r9
    gpio_port->pmr1c = 1 << (pin & 0x1F);
80002e26:	91 a9       	st.w	r8[0x28],r9
#if defined(AVR32_GPIO_210_H_INCLUDED) || defined(AVR32_GPIO_211_H_INCLUDED) || defined(AVR32_GPIO_212_H_INCLUDED)
    gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
    break;
80002e28:	c1 28       	rjmp	80002e4c <gpio_enable_module_pin+0x48>

  case 1: // B function.
    gpio_port->pmr0s = 1 << (pin & 0x1F);
80002e2a:	30 19       	mov	r9,1
80002e2c:	f2 0c 09 49 	lsl	r9,r9,r12
80002e30:	91 59       	st.w	r8[0x14],r9
    gpio_port->pmr1c = 1 << (pin & 0x1F);
80002e32:	91 a9       	st.w	r8[0x28],r9
#if defined(AVR32_GPIO_210_H_INCLUDED) || defined(AVR32_GPIO_211_H_INCLUDED) || defined(AVR32_GPIO_212_H_INCLUDED)
    gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
    break;
80002e34:	c0 c8       	rjmp	80002e4c <gpio_enable_module_pin+0x48>

  case 2: // C function.
    gpio_port->pmr0c = 1 << (pin & 0x1F);
80002e36:	30 19       	mov	r9,1
80002e38:	f2 0c 09 49 	lsl	r9,r9,r12
80002e3c:	91 69       	st.w	r8[0x18],r9
    gpio_port->pmr1s = 1 << (pin & 0x1F);
80002e3e:	91 99       	st.w	r8[0x24],r9
#if defined(AVR32_GPIO_210_H_INCLUDED) || defined(AVR32_GPIO_211_H_INCLUDED) || defined(AVR32_GPIO_212_H_INCLUDED)
    gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
    break;
80002e40:	c0 68       	rjmp	80002e4c <gpio_enable_module_pin+0x48>

  case 3: // D function.
    gpio_port->pmr0s = 1 << (pin & 0x1F);
80002e42:	30 19       	mov	r9,1
80002e44:	f2 0c 09 49 	lsl	r9,r9,r12
80002e48:	91 59       	st.w	r8[0x14],r9
    gpio_port->pmr1s = 1 << (pin & 0x1F);
80002e4a:	91 99       	st.w	r8[0x24],r9
  default:
    return GPIO_INVALID_ARGUMENT;
  }

  // Disable GPIO control.
  gpio_port->gperc = 1 << (pin & 0x1F);
80002e4c:	30 19       	mov	r9,1
80002e4e:	f2 0c 09 4c 	lsl	r12,r9,r12
80002e52:	91 2c       	st.w	r8[0x8],r12
80002e54:	5e fd       	retal	0
80002e56:	d7 03       	nop

80002e58 <gpio_enable_module>:
 */
//! @{


int gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80002e58:	d4 21       	pushm	r4-r7,lr
80002e5a:	18 97       	mov	r7,r12
80002e5c:	16 94       	mov	r4,r11
  int status = GPIO_SUCCESS;
  uint32_t i;

  for (i = 0; i < size; i++)
80002e5e:	58 0b       	cp.w	r11,0
80002e60:	c0 31       	brne	80002e66 <gpio_enable_module+0xe>
80002e62:	30 05       	mov	r5,0
80002e64:	c0 d8       	rjmp	80002e7e <gpio_enable_module+0x26>
80002e66:	30 06       	mov	r6,0
80002e68:	0c 95       	mov	r5,r6
  {
    status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
80002e6a:	0f 9b       	ld.ub	r11,r7[0x1]
80002e6c:	0f 8c       	ld.ub	r12,r7[0x0]
80002e6e:	f0 1f 00 06 	mcall	80002e84 <gpio_enable_module+0x2c>
80002e72:	18 45       	or	r5,r12
    gpiomap++;
80002e74:	2f e7       	sub	r7,-2
int gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
  int status = GPIO_SUCCESS;
  uint32_t i;

  for (i = 0; i < size; i++)
80002e76:	2f f6       	sub	r6,-1
80002e78:	0c 34       	cp.w	r4,r6
80002e7a:	fe 9b ff f8 	brhi	80002e6a <gpio_enable_module+0x12>
    status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
    gpiomap++;
  }

  return status;
}
80002e7e:	0a 9c       	mov	r12,r5
80002e80:	d8 22       	popm	r4-r7,pc
80002e82:	00 00       	add	r0,r0
80002e84:	80 00       	ld.sh	r0,r0[0x0]
80002e86:	2e 04       	sub	r4,-32

80002e88 <gpio_configure_pin>:

#endif

void gpio_configure_pin(uint32_t pin, uint32_t flags)
{  
  volatile avr32_gpio_port_t *gpio_port = &GPIO.port[pin >> 5];  
80002e88:	f8 08 16 05 	lsr	r8,r12,0x5
80002e8c:	a9 68       	lsl	r8,0x8
80002e8e:	e0 28 f0 00 	sub	r8,61440
    if (flags & GPIO_PULL_DOWN)
            gpio_port->pders = 1 << (pin & 0x1F);
    else
            gpio_port->pderc = 1 << (pin & 0x1F);
#endif    
    if (flags & GPIO_PULL_UP)
80002e92:	16 99       	mov	r9,r11
80002e94:	e2 19 00 04 	andl	r9,0x4,COH
80002e98:	c0 70       	breq	80002ea6 <gpio_configure_pin+0x1e>
            gpio_port->puers = 1 << (pin & 0x1F);
80002e9a:	30 19       	mov	r9,1
80002e9c:	f2 0c 09 49 	lsl	r9,r9,r12
80002ea0:	f1 49 00 74 	st.w	r8[116],r9
80002ea4:	c0 68       	rjmp	80002eb0 <gpio_configure_pin+0x28>
    else
            gpio_port->puerc = 1 << (pin & 0x1F);
80002ea6:	30 19       	mov	r9,1
80002ea8:	f2 0c 09 49 	lsl	r9,r9,r12
80002eac:	f1 49 00 78 	st.w	r8[120],r9
            else
                    gpio_port->odcr1c = 1 << (pin & 0x1F);
#endif

    /* Select interrupt level for group */
    if (flags & GPIO_INTERRUPT) {
80002eb0:	16 99       	mov	r9,r11
80002eb2:	e2 19 00 80 	andl	r9,0x80,COH
80002eb6:	c2 40       	breq	80002efe <gpio_configure_pin+0x76>
            if (flags & GPIO_BOTHEDGES)
80002eb8:	16 99       	mov	r9,r11
80002eba:	e2 19 01 80 	andl	r9,0x180,COH
80002ebe:	c0 90       	breq	80002ed0 <gpio_configure_pin+0x48>
            {
                   gpio_port->imr0c = 1 << (pin & 0x1F);
80002ec0:	30 19       	mov	r9,1
80002ec2:	f2 0c 09 49 	lsl	r9,r9,r12
80002ec6:	f1 49 00 a8 	st.w	r8[168],r9
                   gpio_port->imr1c = 1 << (pin & 0x1F);
80002eca:	f1 49 00 b8 	st.w	r8[184],r9
80002ece:	c1 88       	rjmp	80002efe <gpio_configure_pin+0x76>
            }
            else if (flags & GPIO_RISING)
80002ed0:	16 99       	mov	r9,r11
80002ed2:	e2 19 02 80 	andl	r9,0x280,COH
80002ed6:	c0 90       	breq	80002ee8 <gpio_configure_pin+0x60>
            {
                   gpio_port->imr0s = 1 << (pin & 0x1F);
80002ed8:	30 19       	mov	r9,1
80002eda:	f2 0c 09 49 	lsl	r9,r9,r12
80002ede:	f1 49 00 a4 	st.w	r8[164],r9
                   gpio_port->imr1c = 1 << (pin & 0x1F);
80002ee2:	f1 49 00 b8 	st.w	r8[184],r9
80002ee6:	c0 c8       	rjmp	80002efe <gpio_configure_pin+0x76>
            }
            else if (flags & GPIO_FALLING)
80002ee8:	16 99       	mov	r9,r11
80002eea:	e2 19 03 80 	andl	r9,0x380,COH
80002eee:	c0 80       	breq	80002efe <gpio_configure_pin+0x76>
            {
                   gpio_port->imr0c = 1 << (pin & 0x1F);
80002ef0:	30 19       	mov	r9,1
80002ef2:	f2 0c 09 49 	lsl	r9,r9,r12
80002ef6:	f1 49 00 a8 	st.w	r8[168],r9
                   gpio_port->imr1s = 1 << (pin & 0x1F);
80002efa:	f1 49 00 b4 	st.w	r8[180],r9
            }
    }

    /* Select direction and initial pin state */
    if (flags & GPIO_DIR_OUTPUT) {
80002efe:	f3 db c0 01 	bfextu	r9,r11,0x0,0x1
80002f02:	c1 50       	breq	80002f2c <gpio_configure_pin+0xa4>
            if (flags & GPIO_INIT_HIGH)
80002f04:	e2 1b 00 02 	andl	r11,0x2,COH
80002f08:	c0 70       	breq	80002f16 <gpio_configure_pin+0x8e>
                    gpio_port->ovrs = 1 << (pin & 0x1F);
80002f0a:	30 19       	mov	r9,1
80002f0c:	f2 0c 09 49 	lsl	r9,r9,r12
80002f10:	f1 49 00 54 	st.w	r8[84],r9
80002f14:	c0 68       	rjmp	80002f20 <gpio_configure_pin+0x98>
            else
                    gpio_port->ovrc = 1 << (pin & 0x1F);
80002f16:	30 19       	mov	r9,1
80002f18:	f2 0c 09 49 	lsl	r9,r9,r12
80002f1c:	f1 49 00 58 	st.w	r8[88],r9
            gpio_port->oders = 1 << (pin & 0x1F);
80002f20:	30 19       	mov	r9,1
80002f22:	f2 0c 09 49 	lsl	r9,r9,r12
80002f26:	f1 49 00 44 	st.w	r8[68],r9
80002f2a:	c0 68       	rjmp	80002f36 <gpio_configure_pin+0xae>
    } else {
            gpio_port->oderc = 1 << (pin & 0x1F);
80002f2c:	30 19       	mov	r9,1
80002f2e:	f2 0c 09 49 	lsl	r9,r9,r12
80002f32:	f1 49 00 48 	st.w	r8[72],r9
    }

    /* Enable GPIO */
    gpio_port->gpers = 1 << (pin & 0x1F);
80002f36:	30 19       	mov	r9,1
80002f38:	f2 0c 09 4c 	lsl	r12,r9,r12
80002f3c:	91 1c       	st.w	r8[0x4],r12
}
80002f3e:	5e fc       	retal	r12

80002f40 <gpio_get_pin_value>:
    gpio_port->gpers = mask;
}

int gpio_get_pin_value(uint32_t pin)
{
  volatile avr32_gpio_port_t *gpio_port = &GPIO.port[pin >> 5];
80002f40:	f8 08 16 05 	lsr	r8,r12,0x5
80002f44:	a9 68       	lsl	r8,0x8
80002f46:	e0 28 f0 00 	sub	r8,61440
  return (gpio_port->pvr >> (pin & 0x1F)) & 1;
80002f4a:	71 88       	ld.w	r8,r8[0x60]
80002f4c:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
80002f50:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80002f54:	5e fc       	retal	r12

80002f56 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80002f56:	c0 08       	rjmp	80002f56 <_unhandled_interrupt>

80002f58 <INTC_register_interrupt>:


void INTC_register_interrupt(__int_handler handler, unsigned int irq, unsigned int int_level)
{
  // Determine the group of the IRQ.
  unsigned int int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80002f58:	f6 08 16 05 	lsr	r8,r11,0x5

  // Store in _int_line_handler_table_x the pointer to the interrupt handler, so
  // that _get_interrupt_handler can retrieve it when the interrupt is vectored.
  _int_handler_table[int_grp]._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP] = handler;
80002f5c:	48 99       	lddpc	r9,80002f80 <INTC_register_interrupt+0x28>
80002f5e:	f2 08 00 39 	add	r9,r9,r8<<0x3
80002f62:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
80002f66:	72 19       	ld.w	r9,r9[0x4]
80002f68:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
  // Program the corresponding IPRX register to set the interrupt priority level
  // and the interrupt vector offset that will be fetched by the core interrupt
  // system.
  // NOTE: The _intx functions are intermediate assembly functions between the
  // core interrupt system and the user interrupt handler.
  AVR32_INTC.ipr[int_grp] = ipr_val[int_level & (AVR32_INTC_IPR_INTLEVEL_MASK >> AVR32_INTC_IPR_INTLEVEL_OFFSET)];
80002f6c:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
80002f70:	48 59       	lddpc	r9,80002f84 <INTC_register_interrupt+0x2c>
80002f72:	f2 0a 03 2a 	ld.w	r10,r9[r10<<0x2]
80002f76:	fe 79 08 00 	mov	r9,-63488
80002f7a:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
}
80002f7e:	5e fc       	retal	r12
80002f80:	80 00       	ld.sh	r0,r0[0x0]
80002f82:	7e 40       	ld.w	r0,pc[0x10]
80002f84:	80 00       	ld.sh	r0,r0[0x0]
80002f86:	7d 3c       	ld.w	r12,lr[0x4c]

80002f88 <INTC_init_interrupts>:
{
  Set_system_register(AVR32_EVBA, (int)&_evba );
}

void INTC_init_interrupts(void)
{
80002f88:	d4 21       	pushm	r4-r7,lr
}

//! Init EVBA address. This sequence might also be done in the utils/startup/startup_uc3.S file.
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int)&_evba );
80002f8a:	49 18       	lddpc	r8,80002fcc <INTC_init_interrupts+0x44>
80002f8c:	e3 b8 00 01 	mtsr	0x4,r8
80002f90:	49 0e       	lddpc	lr,80002fd0 <INTC_init_interrupts+0x48>
80002f92:	30 07       	mov	r7,0
80002f94:	0e 94       	mov	r4,r7
  {
    // For all interrupt request lines of each group,
    for (int_req = 0; int_req < _int_handler_table[int_grp].num_irqs; int_req++)
    {
      // Assign _unhandled_interrupt as default interrupt handler.
      _int_handler_table[int_grp]._int_line_handler_table[int_req] = &_unhandled_interrupt;
80002f96:	49 0c       	lddpc	r12,80002fd4 <INTC_init_interrupts+0x4c>
    }

    // Set the interrupt group priority register to its default value.
    // By default, all interrupt groups are linked to the interrupt priority
    // level 0 and to the interrupt vector _int0.
    AVR32_INTC.ipr[int_grp] = ipr_val[AVR32_INTC_INT0];
80002f98:	49 08       	lddpc	r8,80002fd8 <INTC_init_interrupts+0x50>
80002f9a:	70 05       	ld.w	r5,r8[0x0]
80002f9c:	fe 76 08 00 	mov	r6,-63488
80002fa0:	c1 08       	rjmp	80002fc0 <INTC_init_interrupts+0x38>
}

//! Init EVBA address. This sequence might also be done in the utils/startup/startup_uc3.S file.
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int)&_evba );
80002fa2:	08 98       	mov	r8,r4
  {
    // For all interrupt request lines of each group,
    for (int_req = 0; int_req < _int_handler_table[int_grp].num_irqs; int_req++)
    {
      // Assign _unhandled_interrupt as default interrupt handler.
      _int_handler_table[int_grp]._int_line_handler_table[int_req] = &_unhandled_interrupt;
80002fa4:	7c 1b       	ld.w	r11,lr[0x4]

  // For all interrupt groups,
  for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
  {
    // For all interrupt request lines of each group,
    for (int_req = 0; int_req < _int_handler_table[int_grp].num_irqs; int_req++)
80002fa6:	7c 0a       	ld.w	r10,lr[0x0]
    {
      // Assign _unhandled_interrupt as default interrupt handler.
      _int_handler_table[int_grp]._int_line_handler_table[int_req] = &_unhandled_interrupt;
80002fa8:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12

  // For all interrupt groups,
  for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
  {
    // For all interrupt request lines of each group,
    for (int_req = 0; int_req < _int_handler_table[int_grp].num_irqs; int_req++)
80002fac:	2f f8       	sub	r8,-1
80002fae:	10 3a       	cp.w	r10,r8
80002fb0:	fe 9b ff fc 	brhi	80002fa8 <INTC_init_interrupts+0x20>
    }

    // Set the interrupt group priority register to its default value.
    // By default, all interrupt groups are linked to the interrupt priority
    // level 0 and to the interrupt vector _int0.
    AVR32_INTC.ipr[int_grp] = ipr_val[AVR32_INTC_INT0];
80002fb4:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
  unsigned int int_grp, int_req;

  INTC_init_evba();

  // For all interrupt groups,
  for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80002fb8:	2f f7       	sub	r7,-1
80002fba:	2f 8e       	sub	lr,-8
80002fbc:	59 27       	cp.w	r7,18
80002fbe:	c0 50       	breq	80002fc8 <INTC_init_interrupts+0x40>
  {
    // For all interrupt request lines of each group,
    for (int_req = 0; int_req < _int_handler_table[int_grp].num_irqs; int_req++)
80002fc0:	7c 08       	ld.w	r8,lr[0x0]
80002fc2:	58 08       	cp.w	r8,0
80002fc4:	ce f1       	brne	80002fa2 <INTC_init_interrupts+0x1a>
80002fc6:	cf 7b       	rjmp	80002fb4 <INTC_init_interrupts+0x2c>
80002fc8:	d8 22       	popm	r4-r7,pc
80002fca:	00 00       	add	r0,r0
80002fcc:	80 00       	ld.sh	r0,r0[0x0]
80002fce:	7c 00       	ld.w	r0,lr[0x0]
80002fd0:	80 00       	ld.sh	r0,r0[0x0]
80002fd2:	7e 40       	ld.w	r0,pc[0x10]
80002fd4:	80 00       	ld.sh	r0,r0[0x0]
80002fd6:	2f 56       	sub	r6,-11
80002fd8:	80 00       	ld.sh	r0,r0[0x0]
80002fda:	7d 3c       	ld.w	r12,lr[0x4c]

80002fdc <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(unsigned int int_level)
{
  // ICR3 is mapped first, ICR0 last.
  // Code in exception.S puts int_level in R12 which is used by AVR32-GCC to
  // pass a single argument to a function.
  unsigned int int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80002fdc:	fe 78 08 00 	mov	r8,-63488
80002fe0:	e0 69 00 83 	mov	r9,131
80002fe4:	f2 0c 01 0c 	sub	r12,r9,r12
80002fe8:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
  unsigned int int_req = AVR32_INTC.irr[int_grp];
80002fec:	f2 ca ff c0 	sub	r10,r9,-64
80002ff0:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
  // exception.S will provide the interrupt handler with a clean interrupt stack
  // frame, with nothing more pushed onto the stack. The interrupt handler must
  // manage the `rete' instruction, what can be done thanks to pure assembly,
  // inline assembly or the `__attribute__((__interrupt__))' C function
  // attribute.
  return (int_req) ? _int_handler_table[int_grp]._int_line_handler_table[32 - clz(int_req) - 1] : NULL;
80002ff4:	58 08       	cp.w	r8,0
80002ff6:	c0 21       	brne	80002ffa <_get_interrupt_handler+0x1e>
80002ff8:	5e fd       	retal	0
80002ffa:	f0 08 12 00 	clz	r8,r8
80002ffe:	48 5a       	lddpc	r10,80003010 <_get_interrupt_handler+0x34>
80003000:	f4 09 00 39 	add	r9,r10,r9<<0x3
80003004:	f0 08 11 1f 	rsub	r8,r8,31
80003008:	72 19       	ld.w	r9,r9[0x4]
8000300a:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
}
8000300e:	5e fc       	retal	r12
80003010:	80 00       	ld.sh	r0,r0[0x0]
80003012:	7e 40       	ld.w	r0,pc[0x10]

80003014 <getBaudDiv>:
#endif


int16_t getBaudDiv(const unsigned int baudrate, uint32_t pba_hz)
{
  int baudDiv = (pba_hz + baudrate / 2) / baudrate;
80003014:	f8 08 16 01 	lsr	r8,r12,0x1
80003018:	10 0b       	add	r11,r8
8000301a:	f6 0c 0d 0a 	divu	r10,r11,r12
8000301e:	14 9c       	mov	r12,r10

  if (baudDiv <= 0 || baudDiv > 255) {
80003020:	f4 c8 00 01 	sub	r8,r10,1
    return -1;
  }

  return baudDiv;
80003024:	5c 8c       	casts.h	r12

int16_t getBaudDiv(const unsigned int baudrate, uint32_t pba_hz)
{
  int baudDiv = (pba_hz + baudrate / 2) / baudrate;

  if (baudDiv <= 0 || baudDiv > 255) {
80003026:	e0 48 00 ff 	cp.w	r8,255
8000302a:	5e 3c       	retlo	r12
8000302c:	5e 2e       	reths	-1

8000302e <spi_initMaster>:

spi_status_t spi_initMaster(volatile avr32_spi_t *spi, const spi_options_t *options)
{
  u_avr32_spi_mr_t u_avr32_spi_mr;

  if (options->modfdis > 1) {
8000302e:	f7 39 00 0d 	ld.ub	r9,r11[13]
80003032:	30 18       	mov	r8,1
80003034:	f0 09 18 00 	cp.b	r9,r8
80003038:	e0 88 00 04 	brls	80003040 <spi_initMaster+0x12>
8000303c:	30 2c       	mov	r12,2
8000303e:	5e fc       	retal	r12
    return SPI_ERROR_ARGUMENT;
  }

  // Reset.
  spi->cr = AVR32_SPI_CR_SWRST_MASK;
80003040:	e0 68 00 80 	mov	r8,128
80003044:	99 08       	st.w	r12[0x0],r8

  // Master Mode.
  u_avr32_spi_mr.mr = spi->mr;
80003046:	78 18       	ld.w	r8,r12[0x4]
  u_avr32_spi_mr.MR.mstr = 1;
80003048:	30 19       	mov	r9,1
8000304a:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
  u_avr32_spi_mr.MR.modfdis = options->modfdis;
8000304e:	f7 39 00 0d 	ld.ub	r9,r11[13]
80003052:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
  u_avr32_spi_mr.MR.llb = 0;
80003056:	30 09       	mov	r9,0
80003058:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
  u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
8000305c:	30 fa       	mov	r10,15
8000305e:	f1 da d2 04 	bfins	r8,r10,0x10,0x4
  spi->mr = u_avr32_spi_mr.mr;
80003062:	99 18       	st.w	r12[0x4],r8
80003064:	5e f9       	retal	r9

80003066 <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
                               unsigned char variable_ps,
                               unsigned char pcs_decode,
                               unsigned char delay)
{
80003066:	d4 01       	pushm	lr
  u_avr32_spi_mr_t u_avr32_spi_mr;

  if (variable_ps > 1 ||
80003068:	30 18       	mov	r8,1
8000306a:	f0 0b 18 00 	cp.b	r11,r8
8000306e:	5f be       	srhi	lr
80003070:	f0 0a 18 00 	cp.b	r10,r8
80003074:	5f b8       	srhi	r8
80003076:	fd e8 10 08 	or	r8,lr,r8
8000307a:	c0 30       	breq	80003080 <spi_selectionMode+0x1a>
8000307c:	30 2c       	mov	r12,2
8000307e:	d8 02       	popm	pc
      pcs_decode > 1) {
    return SPI_ERROR_ARGUMENT;
  }

  u_avr32_spi_mr.mr = spi->mr;
80003080:	78 18       	ld.w	r8,r12[0x4]
  u_avr32_spi_mr.MR.ps = variable_ps;
80003082:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
  u_avr32_spi_mr.MR.pcsdec = pcs_decode;
80003086:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
  u_avr32_spi_mr.MR.dlybcs = delay;
8000308a:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
  spi->mr = u_avr32_spi_mr.mr;
8000308e:	99 18       	st.w	r12[0x4],r8
80003090:	d8 0a       	popm	pc,r12=0

80003092 <spi_selectChip>:
#ifdef FREERTOS_USED
  while (pdFALSE == xSemaphoreTake(xSPIMutex, 20));
#endif

  // Assert all lines; no peripheral is selected.
  spi->mr |= AVR32_SPI_MR_PCS_MASK;
80003092:	78 18       	ld.w	r8,r12[0x4]
80003094:	ea 18 00 0f 	orh	r8,0xf
80003098:	99 18       	st.w	r12[0x4],r8

  if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
8000309a:	78 18       	ld.w	r8,r12[0x4]
8000309c:	e2 18 00 04 	andl	r8,0x4,COH
800030a0:	c0 f0       	breq	800030be <spi_selectChip+0x2c>
    // The signal is decoded; allow up to 15 chips.
    if (chip > 14) {
800030a2:	30 e8       	mov	r8,14
800030a4:	f0 0b 18 00 	cp.b	r11,r8
800030a8:	e0 8b 00 19 	brhi	800030da <spi_selectChip+0x48>
      return SPI_ERROR_ARGUMENT;
    }

    spi->mr &= ~AVR32_SPI_MR_PCS_MASK | (chip << AVR32_SPI_MR_PCS_OFFSET);
800030ac:	78 18       	ld.w	r8,r12[0x4]
800030ae:	b1 6b       	lsl	r11,0x10
800030b0:	ea 1b ff f0 	orh	r11,0xfff0
800030b4:	e8 1b ff ff 	orl	r11,0xffff
800030b8:	10 6b       	and	r11,r8
800030ba:	99 1b       	st.w	r12[0x4],r11
800030bc:	5e fd       	retal	0
  } else {
    if (chip > 3) {
800030be:	30 38       	mov	r8,3
800030c0:	f0 0b 18 00 	cp.b	r11,r8
800030c4:	e0 8b 00 0b 	brhi	800030da <spi_selectChip+0x48>
      return SPI_ERROR_ARGUMENT;
    }

    spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
800030c8:	78 18       	ld.w	r8,r12[0x4]
800030ca:	2f 0b       	sub	r11,-16
800030cc:	30 19       	mov	r9,1
800030ce:	f2 0b 09 4b 	lsl	r11,r9,r11
800030d2:	5c db       	com	r11
800030d4:	10 6b       	and	r11,r8
800030d6:	99 1b       	st.w	r12[0x4],r11
800030d8:	5e fd       	retal	0
800030da:	30 2c       	mov	r12,2
  }

  return SPI_OK;
}
800030dc:	5e fc       	retal	r12

800030de <spi_unselectChip>:


spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, unsigned char chip)
{
800030de:	e0 68 3a 98 	mov	r8,15000
  unsigned int timeout = SPI_TIMEOUT;

  while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
800030e2:	c0 58       	rjmp	800030ec <spi_unselectChip+0xe>
    if (!timeout--) {
800030e4:	58 08       	cp.w	r8,0
800030e6:	c0 21       	brne	800030ea <spi_unselectChip+0xc>
800030e8:	5e ff       	retal	1
800030ea:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, unsigned char chip)
{
  unsigned int timeout = SPI_TIMEOUT;

  while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
800030ec:	78 49       	ld.w	r9,r12[0x10]
800030ee:	e2 19 02 00 	andl	r9,0x200,COH
800030f2:	cf 90       	breq	800030e4 <spi_unselectChip+0x6>
      return SPI_ERROR_TIMEOUT;
    }
  }

  // Assert all lines; no peripheral is selected.
  spi->mr |= AVR32_SPI_MR_PCS_MASK;
800030f4:	78 18       	ld.w	r8,r12[0x4]
800030f6:	ea 18 00 0f 	orh	r8,0xf
800030fa:	99 18       	st.w	r12[0x4],r8

  // Last transfer, so deassert the current NPCS if CSAAT is set.
  spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
800030fc:	30 08       	mov	r8,0
800030fe:	ea 18 01 00 	orh	r8,0x100
80003102:	99 08       	st.w	r12[0x0],r8
80003104:	5e fd       	retal	0
80003106:	d7 03       	nop

80003108 <spi_setupChipReg>:


spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
                              const spi_options_t *options,
                              uint32_t pba_hz)
{
80003108:	eb cd 40 f8 	pushm	r3-r7,lr
8000310c:	18 95       	mov	r5,r12
8000310e:	16 97       	mov	r7,r11
  u_avr32_spi_csr_t u_avr32_spi_csr;

  if (options->spi_mode > 3 ||
80003110:	f7 36 00 0c 	ld.ub	r6,r11[12]
80003114:	30 38       	mov	r8,3
80003116:	f0 06 18 00 	cp.b	r6,r8
8000311a:	e0 8b 00 4d 	brhi	800031b4 <spi_setupChipReg+0xac>
      options->stay_act > 1 ||
8000311e:	f7 34 00 0b 	ld.ub	r4,r11[11]
                              const spi_options_t *options,
                              uint32_t pba_hz)
{
  u_avr32_spi_csr_t u_avr32_spi_csr;

  if (options->spi_mode > 3 ||
80003122:	30 18       	mov	r8,1
80003124:	f0 04 18 00 	cp.b	r4,r8
80003128:	e0 8b 00 46 	brhi	800031b4 <spi_setupChipReg+0xac>
      options->stay_act > 1 ||
      options->bits < 8 || options->bits > 16) {
8000312c:	f7 33 00 08 	ld.ub	r3,r11[8]
                              const spi_options_t *options,
                              uint32_t pba_hz)
{
  u_avr32_spi_csr_t u_avr32_spi_csr;

  if (options->spi_mode > 3 ||
80003130:	30 78       	mov	r8,7
80003132:	f0 03 18 00 	cp.b	r3,r8
80003136:	e0 88 00 3f 	brls	800031b4 <spi_setupChipReg+0xac>
8000313a:	31 08       	mov	r8,16
8000313c:	f0 03 18 00 	cp.b	r3,r8
80003140:	e0 8b 00 3a 	brhi	800031b4 <spi_setupChipReg+0xac>
      options->stay_act > 1 ||
      options->bits < 8 || options->bits > 16) {
    return SPI_ERROR_ARGUMENT;
  }

  int baudDiv = getBaudDiv(options->baudrate, pba_hz);
80003144:	14 9b       	mov	r11,r10
80003146:	6e 1c       	ld.w	r12,r7[0x4]
80003148:	f0 1f 00 1d 	mcall	800031bc <spi_setupChipReg+0xb4>

  if (baudDiv < 0) {
8000314c:	c3 45       	brlt	800031b4 <spi_setupChipReg+0xac>
    return SPI_ERROR_ARGUMENT;
  }

  // Will use CSR0 offsets; these are the same for CSR0 to CSR3.
  u_avr32_spi_csr.csr = 0;
8000314e:	30 08       	mov	r8,0
  u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
80003150:	ec 09 16 01 	lsr	r9,r6,0x1
80003154:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
  u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
80003158:	ec 16 00 01 	eorl	r6,0x1
8000315c:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
  u_avr32_spi_csr.CSR.csaat  = options->stay_act;
80003160:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
  u_avr32_spi_csr.CSR.bits   = options->bits - 8;
80003164:	20 83       	sub	r3,8
80003166:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
  u_avr32_spi_csr.CSR.scbr   = baudDiv;
8000316a:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
  u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
8000316e:	ef 39 00 09 	ld.ub	r9,r7[9]
80003172:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
  u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
80003176:	ef 39 00 0a 	ld.ub	r9,r7[10]
8000317a:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

  switch(options->reg) {
8000317e:	0f 89       	ld.ub	r9,r7[0x0]
80003180:	30 1a       	mov	r10,1
80003182:	f4 09 18 00 	cp.b	r9,r10
80003186:	c0 e0       	breq	800031a2 <spi_setupChipReg+0x9a>
80003188:	c0 a3       	brcs	8000319c <spi_setupChipReg+0x94>
8000318a:	30 2a       	mov	r10,2
8000318c:	f4 09 18 00 	cp.b	r9,r10
80003190:	c0 c0       	breq	800031a8 <spi_setupChipReg+0xa0>
80003192:	30 3a       	mov	r10,3
80003194:	f4 09 18 00 	cp.b	r9,r10
80003198:	c0 e1       	brne	800031b4 <spi_setupChipReg+0xac>
8000319a:	c0 a8       	rjmp	800031ae <spi_setupChipReg+0xa6>
    case 0:
      spi->csr0 = u_avr32_spi_csr.csr;
8000319c:	8b c8       	st.w	r5[0x30],r8
8000319e:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
      break;
    case 1:
      spi->csr1 = u_avr32_spi_csr.csr;
800031a2:	8b d8       	st.w	r5[0x34],r8
800031a4:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
      break;
    case 2:
      spi->csr2 = u_avr32_spi_csr.csr;
800031a8:	8b e8       	st.w	r5[0x38],r8
800031aa:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
      break;
    case 3:
      spi->csr3 = u_avr32_spi_csr.csr;
800031ae:	8b f8       	st.w	r5[0x3c],r8
800031b0:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
      break;
800031b4:	30 2c       	mov	r12,2
    }
  }
#endif

  return SPI_OK;
}
800031b6:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800031ba:	00 00       	add	r0,r0
800031bc:	80 00       	ld.sh	r0,r0[0x0]
800031be:	30 14       	mov	r4,1

800031c0 <spi_enable>:


void spi_enable(volatile avr32_spi_t *spi)
{
  spi->cr = AVR32_SPI_CR_SPIEN_MASK;
800031c0:	30 18       	mov	r8,1
800031c2:	99 08       	st.w	r12[0x0],r8
}
800031c4:	5e fc       	retal	r12

800031c6 <spi_write>:
  return ((spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0);
}


spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
800031c6:	e0 68 3a 98 	mov	r8,15000
  unsigned int timeout = SPI_TIMEOUT;

  while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
800031ca:	c0 58       	rjmp	800031d4 <spi_write+0xe>
    if (!timeout--) {
800031cc:	58 08       	cp.w	r8,0
800031ce:	c0 21       	brne	800031d2 <spi_write+0xc>
800031d0:	5e ff       	retal	1
800031d2:	20 18       	sub	r8,1

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
  unsigned int timeout = SPI_TIMEOUT;

  while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
800031d4:	78 49       	ld.w	r9,r12[0x10]
800031d6:	e2 19 00 02 	andl	r9,0x2,COH
800031da:	cf 90       	breq	800031cc <spi_write+0x6>
    if (!timeout--) {
      return SPI_ERROR_TIMEOUT;
    }
  }

  spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
800031dc:	5c 7b       	castu.h	r11
800031de:	99 3b       	st.w	r12[0xc],r11
800031e0:	5e fd       	retal	0

800031e2 <spi_read>:
  return ((spi->sr & AVR32_SPI_SR_RDRF_MASK) != 0);
}


spi_status_t spi_read(volatile avr32_spi_t *spi, unsigned short *data)
{
800031e2:	e0 68 3a 98 	mov	r8,15000
  unsigned int timeout = SPI_TIMEOUT;

  while ((spi->sr & (AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) !=
800031e6:	c0 58       	rjmp	800031f0 <spi_read+0xe>
         (AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) {
    if (!timeout--) {
800031e8:	58 08       	cp.w	r8,0
800031ea:	c0 21       	brne	800031ee <spi_read+0xc>
800031ec:	5e ff       	retal	1
800031ee:	20 18       	sub	r8,1

spi_status_t spi_read(volatile avr32_spi_t *spi, unsigned short *data)
{
  unsigned int timeout = SPI_TIMEOUT;

  while ((spi->sr & (AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) !=
800031f0:	78 49       	ld.w	r9,r12[0x10]
800031f2:	e2 19 02 01 	andl	r9,0x201,COH
800031f6:	e0 49 02 01 	cp.w	r9,513
800031fa:	cf 71       	brne	800031e8 <spi_read+0x6>
    if (!timeout--) {
      return SPI_ERROR_TIMEOUT;
    }
  }

  *data = spi->rdr >> AVR32_SPI_RDR_RD_OFFSET;
800031fc:	78 28       	ld.w	r8,r12[0x8]
800031fe:	b6 08       	st.h	r11[0x0],r8
80003200:	5e fd       	retal	0

80003202 <udd_set_address>:
}


void udd_set_address(uint8_t address)
{
	udd_disable_address();
80003202:	fe 68 00 00 	mov	r8,-131072
80003206:	70 09       	ld.w	r9,r8[0x0]
80003208:	a7 d9       	cbr	r9,0x7
8000320a:	91 09       	st.w	r8[0x0],r9
	udd_configure_address(address);
8000320c:	70 09       	ld.w	r9,r8[0x0]
8000320e:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
80003212:	e0 19 ff 80 	andl	r9,0xff80
80003216:	f9 e9 10 09 	or	r9,r12,r9
8000321a:	91 09       	st.w	r8[0x0],r9
	udd_enable_address();
8000321c:	70 09       	ld.w	r9,r8[0x0]
8000321e:	a7 b9       	sbr	r9,0x7
80003220:	91 09       	st.w	r8[0x0],r9
}
80003222:	5e fc       	retal	r12

80003224 <udd_getaddress>:


uint8_t udd_getaddress(void)
{
	return udd_get_configured_address();
80003224:	fe 68 00 00 	mov	r8,-131072
80003228:	70 0c       	ld.w	r12,r8[0x0]
}
8000322a:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
8000322e:	5e fc       	retal	r12

80003230 <udd_get_frame_number>:


uint16_t udd_get_frame_number(void)
{
	return udd_frame_number();
80003230:	fe 68 00 00 	mov	r8,-131072
80003234:	70 8c       	ld.w	r12,r8[0x20]
}
80003236:	f9 dc c0 6b 	bfextu	r12,r12,0x3,0xb
8000323a:	5e fc       	retal	r12

8000323c <udd_set_setup_payload>:
}


void udd_set_setup_payload( uint8_t *payload,	uint16_t payload_size )
{
	udd_g_ctrlreq.payload = payload;
8000323c:	48 28       	lddpc	r8,80003244 <udd_set_setup_payload+0x8>
8000323e:	91 2c       	st.w	r8[0x8],r12
	udd_g_ctrlreq.payload_size = payload_size;
80003240:	b0 6b       	st.h	r8[0xc],r11
}
80003242:	5e fc       	retal	r12
80003244:	00 00       	add	r0,r0
80003246:	04 28       	rsub	r8,r2

80003248 <udd_ep_is_halted>:
}


bool udd_ep_is_halted(udd_ep_id_t ep)
{
	return Is_udd_endpoint_stall_requested(ep & USB_EP_ADDR_MASK);
80003248:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4
8000324c:	a3 68       	lsl	r8,0x2
8000324e:	e0 38 fe 40 	sub	r8,130624
80003252:	70 0c       	ld.w	r12,r8[0x0]
}
80003254:	f9 dc c2 61 	bfextu	r12,r12,0x13,0x1
80003258:	5e fc       	retal	r12
8000325a:	d7 03       	nop

8000325c <udd_ep_clear_halt>:
	return true;
}


bool udd_ep_clear_halt(udd_ep_id_t ep)
{
8000325c:	d4 01       	pushm	lr
	udd_ep_job_t *ptr_job;

	ep &= USB_EP_ADDR_MASK;
8000325e:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4
	if (USB_DEVICE_MAX_EP < ep)
80003262:	30 18       	mov	r8,1
80003264:	f0 0c 18 00 	cp.b	r12,r8
80003268:	e0 88 00 03 	brls	8000326e <udd_ep_clear_halt+0x12>
8000326c:	d8 0a       	popm	pc,r12=0
		return false;
	ptr_job = &udd_ep_job[ep - 1];
8000326e:	f8 c8 00 01 	sub	r8,r12,1
80003272:	a5 68       	lsl	r8,0x4
80003274:	49 29       	lddpc	r9,800032bc <udd_ep_clear_halt+0x60>
80003276:	f2 08 00 08 	add	r8,r9,r8

	if (Is_udd_endpoint_stall_requested(ep)	// Endpoint stalled
8000327a:	a3 6c       	lsl	r12,0x2
8000327c:	fe 6a 01 c0 	mov	r10,-130624
80003280:	f8 0a 00 09 	add	r9,r12,r10
80003284:	72 09       	ld.w	r9,r9[0x0]
80003286:	e6 19 00 08 	andh	r9,0x8,COH
8000328a:	c0 51       	brne	80003294 <udd_ep_clear_halt+0x38>
			|| ptr_job->stall_requested) {	// Endpoint stall is requested
8000328c:	70 09       	ld.w	r9,r8[0x0]
8000328e:	e6 19 40 00 	andh	r9,0x4000,COH
80003292:	c1 40       	breq	800032ba <udd_ep_clear_halt+0x5e>
		// Remove request to stall
		ptr_job->stall_requested = false;
80003294:	70 09       	ld.w	r9,r8[0x0]
80003296:	30 0a       	mov	r10,0
80003298:	f3 da d3 c1 	bfins	r9,r10,0x1e,0x1
8000329c:	91 09       	st.w	r8[0x0],r9
		// Remove stall
		udd_disable_stall_handshake(ep);
8000329e:	e0 3c fd e0 	sub	r12,130528
800032a2:	e8 69 00 00 	mov	r9,524288
800032a6:	99 09       	st.w	r12[0x0],r9
		// If a job is register on clear halt action
		// then execute callback
		if (ptr_job->busy == true) {
800032a8:	70 09       	ld.w	r9,r8[0x0]
800032aa:	58 09       	cp.w	r9,0
800032ac:	c0 74       	brge	800032ba <udd_ep_clear_halt+0x5e>
			ptr_job->busy = false;
800032ae:	f3 da d3 e1 	bfins	r9,r10,0x1f,0x1
800032b2:	91 09       	st.w	r8[0x0],r9
			ptr_job->call_nohalt();
800032b4:	70 38       	ld.w	r8,r8[0xc]
800032b6:	5d 18       	icall	r8
800032b8:	da 0a       	popm	pc,r12=1
800032ba:	da 0a       	popm	pc,r12=1
800032bc:	00 00       	add	r0,r0
800032be:	01 b4       	ld.ub	r4,r0[0x3]

800032c0 <udd_ctrl_stall_data>:


static void udd_ctrl_stall_data(void)
{
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
800032c0:	30 59       	mov	r9,5
800032c2:	48 58       	lddpc	r8,800032d4 <udd_ctrl_stall_data+0x14>
800032c4:	91 09       	st.w	r8[0x0],r9
	udd_enable_stall_handshake(0);
800032c6:	e8 69 00 00 	mov	r9,524288
800032ca:	fe 68 01 f0 	mov	r8,-130576
800032ce:	91 09       	st.w	r8[0x0],r9
}
800032d0:	5e fc       	retal	r12
800032d2:	00 00       	add	r0,r0
800032d4:	00 00       	add	r0,r0
800032d6:	01 c8       	ld.ub	r8,r0[0x4]

800032d8 <udd_ctrl_endofrequest>:
	cpu_irq_restore(flags);
}


static void udd_ctrl_endofrequest(void)
{
800032d8:	d4 01       	pushm	lr
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
800032da:	48 48       	lddpc	r8,800032e8 <udd_ctrl_endofrequest+0x10>
800032dc:	70 48       	ld.w	r8,r8[0x10]
800032de:	58 08       	cp.w	r8,0
800032e0:	c0 20       	breq	800032e4 <udd_ctrl_endofrequest+0xc>
		udd_g_ctrlreq.callback();
800032e2:	5d 18       	icall	r8
800032e4:	d8 02       	popm	pc
800032e6:	00 00       	add	r0,r0
800032e8:	00 00       	add	r0,r0
800032ea:	04 28       	rsub	r8,r2

800032ec <udd_ep_finish_job>:
	udd_ep_finish_job(&udd_ep_job[ep - 1], true);
}


static void udd_ep_finish_job(udd_ep_job_t * ptr_job, bool b_abort)
{
800032ec:	d4 01       	pushm	lr
800032ee:	16 99       	mov	r9,r11
	if (ptr_job->busy == false)
800032f0:	78 08       	ld.w	r8,r12[0x0]
800032f2:	58 08       	cp.w	r8,0
800032f4:	c0 b4       	brge	8000330a <udd_ep_finish_job+0x1e>
		return;	// No on-going job
	ptr_job->busy = false;
800032f6:	30 0a       	mov	r10,0
800032f8:	f1 da d3 e1 	bfins	r8,r10,0x1f,0x1
800032fc:	99 08       	st.w	r12[0x0],r8
	if (NULL == ptr_job->call_trans)
800032fe:	78 38       	ld.w	r8,r12[0xc]
80003300:	58 08       	cp.w	r8,0
80003302:	c0 40       	breq	8000330a <udd_ep_finish_job+0x1e>
		return;	// No callback linked to job
	ptr_job->call_trans((b_abort) ? UDD_EP_TRANSFER_ABORT :
80003304:	78 2b       	ld.w	r11,r12[0x8]
80003306:	12 9c       	mov	r12,r9
80003308:	5d 18       	icall	r8
8000330a:	d8 02       	popm	pc

8000330c <udd_ep_abort_job>:
	}
}


static void udd_ep_abort_job(udd_ep_id_t ep)
{
8000330c:	d4 01       	pushm	lr
	ep &= USB_EP_ADDR_MASK;
	// Abort job on endpoint
	udd_ep_finish_job(&udd_ep_job[ep - 1], true);
8000330e:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4
80003312:	20 18       	sub	r8,1
80003314:	a5 68       	lsl	r8,0x4
80003316:	30 1b       	mov	r11,1
80003318:	48 3c       	lddpc	r12,80003324 <udd_ep_abort_job+0x18>
8000331a:	10 0c       	add	r12,r8
8000331c:	f0 1f 00 03 	mcall	80003328 <udd_ep_abort_job+0x1c>
}
80003320:	d8 02       	popm	pc
80003322:	00 00       	add	r0,r0
80003324:	00 00       	add	r0,r0
80003326:	01 b4       	ld.ub	r4,r0[0x3]
80003328:	80 00       	ld.sh	r0,r0[0x0]
8000332a:	32 ec       	mov	r12,46

8000332c <udd_ep_set_halt>:
	return Is_udd_endpoint_stall_requested(ep & USB_EP_ADDR_MASK);
}


bool udd_ep_set_halt(udd_ep_id_t ep)
{
8000332c:	d4 01       	pushm	lr
	uint8_t index = ep & USB_EP_ADDR_MASK;
8000332e:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4

	if (USB_DEVICE_MAX_EP < index)
80003332:	30 19       	mov	r9,1
80003334:	f2 08 18 00 	cp.b	r8,r9
80003338:	e0 88 00 03 	brls	8000333e <udd_ep_set_halt+0x12>
8000333c:	d8 0a       	popm	pc,r12=0
		return false;
	if (Is_udd_bank_interrupt_enabled(index)) {
8000333e:	f0 09 15 02 	lsl	r9,r8,0x2
80003342:	fe 6b 01 c0 	mov	r11,-130624
80003346:	f2 0b 00 0a 	add	r10,r9,r11
8000334a:	74 0a       	ld.w	r10,r10[0x0]
8000334c:	e2 1a 10 00 	andl	r10,0x1000,COH
80003350:	c0 c0       	breq	80003368 <udd_ep_set_halt+0x3c>
		// Wait end of transfer (= no busy bank) before stall endpoint
		udd_ep_job[index - 1].stall_requested = true;
80003352:	20 18       	sub	r8,1
80003354:	a5 68       	lsl	r8,0x4
80003356:	48 b9       	lddpc	r9,80003380 <udd_ep_set_halt+0x54>
80003358:	f2 08 00 08 	add	r8,r9,r8
8000335c:	70 09       	ld.w	r9,r8[0x0]
8000335e:	30 1a       	mov	r10,1
80003360:	f3 da d3 c1 	bfins	r9,r10,0x1e,0x1
80003364:	91 09       	st.w	r8[0x0],r9
80003366:	c0 98       	rjmp	80003378 <udd_ep_set_halt+0x4c>
	} else {
		// Stall endpoint
		udd_enable_stall_handshake(index);
80003368:	e0 39 fe 10 	sub	r9,130576
8000336c:	e8 68 00 00 	mov	r8,524288
80003370:	93 08       	st.w	r9[0x0],r8
		udd_reset_data_toggle(index);
80003372:	e4 68 00 00 	mov	r8,262144
80003376:	93 08       	st.w	r9[0x0],r8
	}
	udd_ep_abort_job(ep);
80003378:	f0 1f 00 03 	mcall	80003384 <udd_ep_set_halt+0x58>
8000337c:	da 0a       	popm	pc,r12=1
8000337e:	00 00       	add	r0,r0
80003380:	00 00       	add	r0,r0
80003382:	01 b4       	ld.ub	r4,r0[0x3]
80003384:	80 00       	ld.sh	r0,r0[0x0]
80003386:	33 0c       	mov	r12,48

80003388 <udd_ep_free>:
	return true;
}


void udd_ep_free(udd_ep_id_t ep)
{
80003388:	d4 01       	pushm	lr
	udd_disable_endpoint(ep & USB_EP_ADDR_MASK);
8000338a:	fe 69 00 00 	mov	r9,-131072
8000338e:	72 7b       	ld.w	r11,r9[0x1c]
80003390:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4
80003394:	30 1a       	mov	r10,1
80003396:	f4 08 09 4a 	lsl	r10,r10,r8
8000339a:	5c da       	com	r10
8000339c:	16 6a       	and	r10,r11
8000339e:	93 7a       	st.w	r9[0x1c],r10
	udd_unallocate_memory(ep & USB_EP_ADDR_MASK);
800033a0:	a3 68       	lsl	r8,0x2
800033a2:	e0 38 ff 00 	sub	r8,130816
800033a6:	70 09       	ld.w	r9,r8[0x0]
800033a8:	a1 d9       	cbr	r9,0x1
800033aa:	91 09       	st.w	r8[0x0],r9
	udd_ep_abort_job(ep);
800033ac:	f0 1f 00 02 	mcall	800033b4 <udd_ep_free+0x2c>
}
800033b0:	d8 02       	popm	pc
800033b2:	00 00       	add	r0,r0
800033b4:	80 00       	ld.sh	r0,r0[0x0]
800033b6:	33 0c       	mov	r12,48

800033b8 <udd_ep_alloc>:


#if (0!=USB_DEVICE_MAX_EP)
bool udd_ep_alloc(udd_ep_id_t ep, uint8_t bmAttributes,
		uint16_t MaxEndpointSize)
{
800033b8:	eb cd 40 e0 	pushm	r5-r7,lr
	bool b_dir_in;
	uint16_t ep_allocated;
	uint8_t bank, i;

	b_dir_in = ep & USB_EP_DIR_IN;
	ep = ep & USB_EP_ADDR_MASK;
800033bc:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4

	if (ep > USB_DEVICE_MAX_EP)
800033c0:	30 19       	mov	r9,1
800033c2:	f2 08 18 00 	cp.b	r8,r9
800033c6:	e0 8b 00 78 	brhi	800034b6 <udd_ep_alloc+0xfe>
		return false;
	if (Is_udd_endpoint_enabled(ep))
800033ca:	fe 69 00 00 	mov	r9,-131072
800033ce:	72 7e       	ld.w	lr,r9[0x1c]
800033d0:	30 19       	mov	r9,1
800033d2:	f2 08 09 49 	lsl	r9,r9,r8
800033d6:	f3 ee 00 0e 	and	lr,r9,lr
800033da:	c6 e1       	brne	800034b6 <udd_ep_alloc+0xfe>
		return false;

	// Bank choise
	switch(bmAttributes&USB_EP_TYPE_MASK) {
800033dc:	fd db c0 02 	bfextu	lr,r11,0x0,0x2
800033e0:	58 1e       	cp.w	lr,1
800033e2:	c6 a5       	brlt	800034b6 <udd_ep_alloc+0xfe>
800033e4:	58 2e       	cp.w	lr,2
800033e6:	e0 8a 00 06 	brle	800033f2 <udd_ep_alloc+0x3a>
800033ea:	58 3e       	cp.w	lr,3
800033ec:	c6 51       	brne	800034b6 <udd_ep_alloc+0xfe>
800033ee:	30 06       	mov	r6,0
800033f0:	c0 28       	rjmp	800033f4 <udd_ep_alloc+0x3c>
800033f2:	30 16       	mov	r6,1
	Assert(MaxEndpointSize < 1024);
	Assert((MaxEndpointSize == 1023) || !(MaxEndpointSize & (MaxEndpointSize - 1)));
	Assert(MaxEndpointSize >= 8);
		   
	// Set configuration of new endpoint
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
800033f4:	f0 0e 15 02 	lsl	lr,r8,0x2
800033f8:	e0 3e ff 00 	sub	lr,130816
800033fc:	7c 07       	ld.w	r7,lr[0x0]
800033fe:	5c 7a       	castu.h	r10
80003400:	30 85       	mov	r5,8
80003402:	f4 05 0c 4a 	max	r10,r10,r5
80003406:	e0 65 04 00 	mov	r5,1024
8000340a:	f4 05 0d 4a 	min	r10,r10,r5
8000340e:	a1 7a       	lsl	r10,0x1
80003410:	20 1a       	sub	r10,1
80003412:	f4 0a 12 00 	clz	r10,r10
80003416:	f9 dc c0 e1 	bfextu	r12,r12,0x7,0x1
8000341a:	ab 7b       	lsl	r11,0xb
8000341c:	e2 1b 18 00 	andl	r11,0x1800,COH
80003420:	f7 ec 10 8c 	or	r12,r11,r12<<0x8
80003424:	f4 0b 11 1c 	rsub	r11,r10,28
80003428:	f9 eb 10 4b 	or	r11,r12,r11<<0x4
8000342c:	f7 e6 10 2b 	or	r11,r11,r6<<0x2
80003430:	e2 1b 19 7c 	andl	r11,0x197c,COH
80003434:	0e 9a       	mov	r10,r7
80003436:	e0 1a e6 83 	andl	r10,0xe683
8000343a:	f7 ea 10 0a 	or	r10,r11,r10
8000343e:	9d 0a       	st.w	lr[0x0],r10
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;
80003440:	f9 d9 b0 10 	bfexts	r12,r9,0x0,0x10

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
80003444:	58 08       	cp.w	r8,0
80003446:	c1 21       	brne	8000346a <udd_ep_alloc+0xb2>
		if (Is_udd_endpoint_enabled(i)) {
80003448:	fe 69 00 00 	mov	r9,-131072
8000344c:	72 79       	ld.w	r9,r9[0x1c]
8000344e:	e2 19 00 02 	andl	r9,0x2,COH
80003452:	c0 c0       	breq	8000346a <udd_ep_alloc+0xb2>
			ep_allocated |= 1 << i;
80003454:	a1 bc       	sbr	r12,0x1
			udd_disable_endpoint(i);
80003456:	fe 69 00 00 	mov	r9,-131072
8000345a:	72 7a       	ld.w	r10,r9[0x1c]
8000345c:	a1 da       	cbr	r10,0x1
8000345e:	93 7a       	st.w	r9[0x1c],r10
			udd_unallocate_memory(i);
80003460:	fe 69 01 04 	mov	r9,-130812
80003464:	72 0a       	ld.w	r10,r9[0x0]
80003466:	a1 da       	cbr	r10,0x1
80003468:	93 0a       	st.w	r9[0x0],r10
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
		if (ep_allocated & (1 << i)) {
8000346a:	5c 7c       	castu.h	r12
			udd_allocate_memory(i);
			udd_enable_endpoint(i);
8000346c:	fe 6e 00 00 	mov	lr,-131072
80003470:	30 16       	mov	r6,1
			udd_unallocate_memory(i);
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
80003472:	30 17       	mov	r7,1
		if (ep_allocated & (1 << i)) {
80003474:	f8 08 08 49 	asr	r9,r12,r8
80003478:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
8000347c:	c1 50       	breq	800034a6 <udd_ep_alloc+0xee>
			udd_allocate_memory(i);
8000347e:	f0 09 15 02 	lsl	r9,r8,0x2
80003482:	fe 65 01 00 	mov	r5,-130816
80003486:	f2 05 00 0b 	add	r11,r9,r5
8000348a:	76 05       	ld.w	r5,r11[0x0]
8000348c:	a1 b5       	sbr	r5,0x1
8000348e:	97 05       	st.w	r11[0x0],r5
			udd_enable_endpoint(i);
80003490:	7c 7b       	ld.w	r11,lr[0x1c]
80003492:	ec 08 09 4a 	lsl	r10,r6,r8
80003496:	16 4a       	or	r10,r11
80003498:	9d 7a       	st.w	lr[0x1c],r10
			if (!Is_udd_endpoint_configured(i))
8000349a:	e0 39 fe d0 	sub	r9,130768
8000349e:	72 09       	ld.w	r9,r9[0x0]
800034a0:	e6 19 00 04 	andh	r9,0x4,COH
800034a4:	c0 90       	breq	800034b6 <udd_ep_alloc+0xfe>
			udd_unallocate_memory(i);
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
800034a6:	2f f8       	sub	r8,-1
800034a8:	5c 58       	castu.b	r8
800034aa:	ee 08 18 00 	cp.b	r8,r7
800034ae:	fe 98 ff e3 	brls	80003474 <udd_ep_alloc+0xbc>
800034b2:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
800034b6:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800034ba:	d7 03       	nop

800034bc <udd_sleep_mode>:
 * 
 * \param b_enable   true to authorize powerdown mode
 */
static void udd_sleep_mode(bool b_idle)
{
	if (!b_idle && udd_b_idle) {
800034bc:	58 0c       	cp.w	r12,0
800034be:	c1 11       	brne	800034e0 <udd_sleep_mode+0x24>
800034c0:	49 18       	lddpc	r8,80003504 <udd_sleep_mode+0x48>
800034c2:	11 89       	ld.ub	r9,r8[0x0]
800034c4:	30 08       	mov	r8,0
800034c6:	f0 09 18 00 	cp.b	r9,r8
800034ca:	c1 a0       	breq	800034fe <udd_sleep_mode+0x42>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800034cc:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
800034d0:	d3 03       	ssrf	0x10
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
800034d2:	48 e8       	lddpc	r8,80003508 <udd_sleep_mode+0x4c>
800034d4:	11 9a       	ld.ub	r10,r8[0x1]
800034d6:	2f fa       	sub	r10,-1
800034d8:	b0 9a       	st.b	r8[0x1],r10
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
800034da:	e3 b9 00 00 	mtsr	0x0,r9
#endif
	barrier();
800034de:	c1 08       	rjmp	800034fe <udd_sleep_mode+0x42>
		sleepmgr_lock_mode(USBB_SLEEP_MODE_USB_IDLE);
	}
	if (b_idle && !udd_b_idle) {
800034e0:	48 98       	lddpc	r8,80003504 <udd_sleep_mode+0x48>
800034e2:	11 89       	ld.ub	r9,r8[0x0]
800034e4:	30 08       	mov	r8,0
800034e6:	f0 09 18 00 	cp.b	r9,r8
800034ea:	c0 a1       	brne	800034fe <udd_sleep_mode+0x42>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800034ec:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
800034f0:	d3 03       	ssrf	0x10
	Assert(sleepmgr_locks[mode]);

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
800034f2:	48 68       	lddpc	r8,80003508 <udd_sleep_mode+0x4c>
800034f4:	11 9a       	ld.ub	r10,r8[0x1]
800034f6:	20 1a       	sub	r10,1
800034f8:	b0 9a       	st.b	r8[0x1],r10
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
800034fa:	e3 b9 00 00 	mtsr	0x0,r9
		sleepmgr_unlock_mode(USBB_SLEEP_MODE_USB_IDLE);
	}
	udd_b_idle = b_idle;
800034fe:	48 28       	lddpc	r8,80003504 <udd_sleep_mode+0x48>
80003500:	b0 8c       	st.b	r8[0x0],r12
}
80003502:	5e fc       	retal	r12
80003504:	00 00       	add	r0,r0
80003506:	01 c4       	ld.ub	r4,r0[0x4]
80003508:	00 00       	add	r0,r0
8000350a:	07 50       	ld.sh	r0,--r3

8000350c <udd_ctrl_init>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000350c:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80003510:	d3 03       	ssrf	0x10
	// In case of abort of IN Data Phase:
	// No need to abort IN transfer (rise TXINI), 
	// because it is automatically done by hardware when a Setup packet is received.
	// But the interrupt must be disabled to don't generate interrupt TXINI 
	// after SETUP reception.
	udd_disable_in_send_interrupt(0);
80003512:	30 1a       	mov	r10,1
80003514:	fe 69 02 20 	mov	r9,-130528
80003518:	93 0a       	st.w	r9[0x0],r10
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
8000351a:	e3 b8 00 00 	mtsr	0x0,r8
	cpu_irq_restore(flags);
	// In case of OUT ZLP event is no processed before Setup event occurs
	udd_ack_out_received(0);
8000351e:	30 29       	mov	r9,2
80003520:	fe 68 01 60 	mov	r8,-130720
80003524:	91 09       	st.w	r8[0x0],r9

	udd_g_ctrlreq.callback = NULL;
80003526:	48 59       	lddpc	r9,80003538 <udd_ctrl_init+0x2c>
80003528:	30 08       	mov	r8,0
8000352a:	93 48       	st.w	r9[0x10],r8
	udd_g_ctrlreq.over_under_run = NULL;
8000352c:	93 58       	st.w	r9[0x14],r8
	udd_g_ctrlreq.payload_size = 0;
8000352e:	b2 68       	st.h	r9[0xc],r8
	udd_ep_control_state = UDD_EPCTRL_SETUP;
80003530:	48 39       	lddpc	r9,8000353c <udd_ctrl_init+0x30>
80003532:	93 08       	st.w	r9[0x0],r8
}
80003534:	5e fc       	retal	r12
80003536:	00 00       	add	r0,r0
80003538:	00 00       	add	r0,r0
8000353a:	04 28       	rsub	r8,r2
8000353c:	00 00       	add	r0,r0
8000353e:	01 c8       	ld.ub	r8,r0[0x4]

80003540 <udd_ctrl_send_zlp_in>:

static void udd_ctrl_send_zlp_in(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
80003540:	30 39       	mov	r9,3
80003542:	48 a8       	lddpc	r8,80003568 <udd_ctrl_send_zlp_in+0x28>
80003544:	91 09       	st.w	r8[0x0],r9

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003546:	e1 bb 00 00 	mfsr	r11,0x0
	cpu_irq_disable();
8000354a:	d3 03       	ssrf	0x10
	// Validate and send empty IN packet on control endpoint
	flags = cpu_irq_save();
	// Send ZLP on IN endpoint
	udd_ack_in_send(0);
8000354c:	fe 6a 01 60 	mov	r10,-130720
80003550:	30 19       	mov	r9,1
80003552:	95 09       	st.w	r10[0x0],r9
	udd_enable_in_send_interrupt(0);
80003554:	fe 68 01 f0 	mov	r8,-130576
80003558:	91 09       	st.w	r8[0x0],r9
	// To detect a protocol error, enable nak interrupt on data OUT phase
	udd_ack_nak_out(0);
8000355a:	30 89       	mov	r9,8
8000355c:	95 09       	st.w	r10[0x0],r9
	udd_enable_nak_out_interrupt(0);
8000355e:	91 09       	st.w	r8[0x0],r9
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80003560:	e3 bb 00 00 	mtsr	0x0,r11
	cpu_irq_restore(flags);
}
80003564:	5e fc       	retal	r12
80003566:	00 00       	add	r0,r0
80003568:	00 00       	add	r0,r0
8000356a:	01 c8       	ld.ub	r8,r0[0x4]

8000356c <udd_reset_ep_ctrl>:

static void udd_reset_ep_ctrl(void)
{
	irqflags_t flags;
	// Reset USB address to 0
	udd_configure_address(0);
8000356c:	fe 68 00 00 	mov	r8,-131072
80003570:	70 09       	ld.w	r9,r8[0x0]
80003572:	e0 19 ff 80 	andl	r9,0xff80
80003576:	91 09       	st.w	r8[0x0],r9
	udd_enable_address();
80003578:	70 09       	ld.w	r9,r8[0x0]
8000357a:	a7 b9       	sbr	r9,0x7
8000357c:	91 09       	st.w	r8[0x0],r9
	// Alloc and configure control endpoint
	udd_configure_endpoint(0,
8000357e:	fe 69 01 00 	mov	r9,-130816
80003582:	72 0b       	ld.w	r11,r9[0x0]
80003584:	30 8a       	mov	r10,8
80003586:	f4 0a 0c 4a 	max	r10,r10,r10
8000358a:	e0 6c 04 00 	mov	r12,1024
8000358e:	f4 0c 0d 4a 	min	r10,r10,r12
80003592:	a1 7a       	lsl	r10,0x1
80003594:	20 1a       	sub	r10,1
80003596:	f4 0a 12 00 	clz	r10,r10
8000359a:	f4 0a 11 1c 	rsub	r10,r10,28
8000359e:	a5 6a       	lsl	r10,0x4
800035a0:	e2 1a 19 7c 	andl	r10,0x197c,COH
800035a4:	e0 1b e6 83 	andl	r11,0xe683
800035a8:	16 4a       	or	r10,r11
800035aa:	93 0a       	st.w	r9[0x0],r10
			USB_EP_TYPE_CONTROL,
			0,
			USB_DEVICE_EP_CTRL_SIZE, AVR32_USBB_UECFG0_EPBK_SINGLE);

	udd_allocate_memory(0);
800035ac:	72 0a       	ld.w	r10,r9[0x0]
800035ae:	a1 ba       	sbr	r10,0x1
800035b0:	93 0a       	st.w	r9[0x0],r10
	udd_enable_endpoint(0);
800035b2:	70 79       	ld.w	r9,r8[0x1c]
800035b4:	a1 a9       	sbr	r9,0x0
800035b6:	91 79       	st.w	r8[0x1c],r9

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800035b8:	e1 ba 00 00 	mfsr	r10,0x0
	cpu_irq_disable();
800035bc:	d3 03       	ssrf	0x10
	flags = cpu_irq_save();
	udd_enable_setup_received_interrupt(0);
800035be:	fe 69 01 f0 	mov	r9,-130576
800035c2:	30 4b       	mov	r11,4
800035c4:	93 0b       	st.w	r9[0x0],r11
	udd_enable_out_received_interrupt(0);
800035c6:	30 2b       	mov	r11,2
800035c8:	93 0b       	st.w	r9[0x0],r11
	udd_enable_endpoint_interrupt(0);
800035ca:	e0 69 10 00 	mov	r9,4096
800035ce:	91 69       	st.w	r8[0x18],r9
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
800035d0:	e3 ba 00 00 	mtsr	0x0,r10
	cpu_irq_restore(flags);
}
800035d4:	5e fc       	retal	r12
800035d6:	d7 03       	nop

800035d8 <udd_attach>:
	cpu_irq_restore(flags);
}


void udd_attach(void)
{
800035d8:	eb cd 40 c0 	pushm	r6-r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800035dc:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
800035e0:	d3 03       	ssrf	0x10
	irqflags_t flags;
	flags = cpu_irq_save();

	// At startup the USB bus state is unknown, 
	// therefore the state is considered IDLE to not miss any USB event
	udd_sleep_mode(true);
800035e2:	30 1c       	mov	r12,1
800035e4:	f0 1f 00 17 	mcall	80003640 <udd_attach+0x68>
	otg_unfreeze_clock();
800035e8:	fe 68 00 00 	mov	r8,-131072
800035ec:	f0 f9 08 00 	ld.w	r9,r8[2048]
800035f0:	af c9       	cbr	r9,0xe
800035f2:	f1 49 08 00 	st.w	r8[2048],r9
	// and the UTMI clock is disabled in suspend mode. Thereby, the utmi clock
	// can't be checked when USB line is not attached or in suspend mode 
	// But it is not a issue, because the clock source is the OSC
#else
	// Check USB clock because the source can be a PLL
	while( !Is_clock_usable() );
800035f6:	f0 f9 08 04 	ld.w	r9,r8[2052]
800035fa:	e2 19 40 00 	andl	r9,0x4000,COH
800035fe:	cf c0       	breq	800035f6 <udd_attach+0x1e>
#endif
	// Authorize attach if VBus is present
	udd_attach_device();
80003600:	fe 67 00 00 	mov	r7,-131072
80003604:	6e 08       	ld.w	r8,r7[0x0]
80003606:	a9 c8       	cbr	r8,0x8
80003608:	8f 08       	st.w	r7[0x0],r8

	// (RESET_AND_WAKEUP)
	// After the attach and the first USB suspend, the following USB Reset time can be inferior to CPU restart clock time.
	// Thus, the USB Reset state is not detected and endpoint control is not allocated
	// In this case, a Reset is do automatically after attach.
	udc_reset();	// Reset USB Device Stack Core
8000360a:	f0 1f 00 0f 	mcall	80003644 <udd_attach+0x6c>
	udd_reset_ep_ctrl();	// Reset endpoint control
8000360e:	f0 1f 00 0f 	mcall	80003648 <udd_attach+0x70>
	udd_ctrl_init();	// Reset endpoint control management
80003612:	f0 1f 00 0f 	mcall	8000364c <udd_attach+0x74>

	// Enable USB line events
	udd_enable_reset_interrupt();
80003616:	30 8b       	mov	r11,8
80003618:	8f 6b       	st.w	r7[0x18],r11
	udd_enable_suspend_interrupt();
8000361a:	30 19       	mov	r9,1
8000361c:	8f 69       	st.w	r7[0x18],r9
	udd_enable_wake_up_interrupt();
8000361e:	31 08       	mov	r8,16
80003620:	8f 68       	st.w	r7[0x18],r8
#ifdef UDC_SOF_EVENT
	udd_enable_sof_interrupt();
80003622:	30 4a       	mov	r10,4
80003624:	8f 6a       	st.w	r7[0x18],r10
#endif
	// Reset following interupts flag
	udd_ack_reset();
80003626:	8f 2b       	st.w	r7[0x8],r11
	udd_ack_sof();
80003628:	8f 2a       	st.w	r7[0x8],r10
#if UC3A3
   // With UTMI, the first suspend is detected but must be cleared to reoccur interrupt
   udd_ack_suspend();
#else
   // The first suspend interrupt is not detected else raise it
   udd_raise_suspend();
8000362a:	8f 39       	st.w	r7[0xc],r9
#endif
	udd_ack_wake_up();
8000362c:	8f 28       	st.w	r7[0x8],r8
	otg_freeze_clock();
8000362e:	ee f8 08 00 	ld.w	r8,r7[2048]
80003632:	af a8       	sbr	r8,0xe
80003634:	ef 48 08 00 	st.w	r7[2048],r8
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80003638:	e3 b6 00 00 	mtsr	0x0,r6
	cpu_irq_restore(flags);
}
8000363c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003640:	80 00       	ld.sh	r0,r0[0x0]
80003642:	34 bc       	mov	r12,75
80003644:	80 00       	ld.sh	r0,r0[0x0]
80003646:	71 10       	ld.w	r0,r8[0x44]
80003648:	80 00       	ld.sh	r0,r0[0x0]
8000364a:	35 6c       	mov	r12,86
8000364c:	80 00       	ld.sh	r0,r0[0x0]
8000364e:	35 0c       	mov	r12,80

80003650 <udd_ctrl_in_sent>:
	}
}


static void udd_ctrl_in_sent(void)
{
80003650:	eb cd 40 80 	pushm	r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003654:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80003658:	d3 03       	ssrf	0x10
	uint8_t i;
	uint8_t *ptr_dest, *ptr_src;
	irqflags_t flags;

	flags = cpu_irq_save();
	udd_disable_in_send_interrupt(0);
8000365a:	30 1a       	mov	r10,1
8000365c:	fe 69 02 20 	mov	r9,-130528
80003660:	93 0a       	st.w	r9[0x0],r10
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80003662:	e3 b8 00 00 	mtsr	0x0,r8
	cpu_irq_restore(flags);

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
80003666:	4c 38       	lddpc	r8,80003770 <udd_ctrl_in_sent+0x120>
80003668:	70 08       	ld.w	r8,r8[0x0]
8000366a:	58 38       	cp.w	r8,3
8000366c:	c0 71       	brne	8000367a <udd_ctrl_in_sent+0x2a>
		// ZLP on IN is sent, then valid end of setup request
		udd_ctrl_endofrequest();
8000366e:	f0 1f 00 42 	mcall	80003774 <udd_ctrl_in_sent+0x124>
		// Reinitializes control endpoint management
		udd_ctrl_init();
80003672:	f0 1f 00 42 	mcall	80003778 <udd_ctrl_in_sent+0x128>
		return;
80003676:	e3 cd 80 80 	ldm	sp++,r7,pc
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_IN);

	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
8000367a:	4c 18       	lddpc	r8,8000377c <udd_ctrl_in_sent+0x12c>
8000367c:	90 68       	ld.sh	r8,r8[0xc]
8000367e:	4c 19       	lddpc	r9,80003780 <udd_ctrl_in_sent+0x130>
80003680:	92 07       	ld.sh	r7,r9[0x0]
80003682:	f0 07 01 07 	sub	r7,r8,r7
80003686:	5c 87       	casts.h	r7
	if (0 == nb_remain) {
80003688:	c3 b1       	brne	800036fe <udd_ctrl_in_sent+0xae>
		// All content of current buffer payload are sent
		if (!udd_ctrl_payload_need_in_zlp) {
8000368a:	4b f9       	lddpc	r9,80003784 <udd_ctrl_in_sent+0x134>
8000368c:	13 8a       	ld.ub	r10,r9[0x0]
8000368e:	30 09       	mov	r9,0
80003690:	f2 0a 18 00 	cp.b	r10,r9
80003694:	c1 21       	brne	800036b8 <udd_ctrl_in_sent+0x68>

static void udd_ctrl_send_zlp_out(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
80003696:	30 49       	mov	r9,4
80003698:	4b 68       	lddpc	r8,80003770 <udd_ctrl_in_sent+0x120>
8000369a:	91 09       	st.w	r8[0x0],r9

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000369c:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
800036a0:	d3 03       	ssrf	0x10
	// No action is necessary to accept OUT ZLP
	// because the buffer of control endpoint is already free

	// To detect a protocol error, enable nak interrupt on data IN phase
	flags = cpu_irq_save();
	udd_ack_nak_in(0);
800036a2:	31 08       	mov	r8,16
800036a4:	fe 6a 01 60 	mov	r10,-130720
800036a8:	95 08       	st.w	r10[0x0],r8
	udd_enable_nak_in_interrupt(0);
800036aa:	fe 6a 01 f0 	mov	r10,-130576
800036ae:	95 08       	st.w	r10[0x0],r8
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
800036b0:	e3 b9 00 00 	mtsr	0x0,r9
		// All content of current buffer payload are sent
		if (!udd_ctrl_payload_need_in_zlp) {
			// It is the end of data phase, because the last data packet is a short packet
			// then generate an OUT ZLP for handshake phase.
			udd_ctrl_send_zlp_out();
			return;
800036b4:	e3 cd 80 80 	ldm	sp++,r7,pc
		}
		if ((udd_g_ctrlreq.req.wLength > (udd_ctrl_prev_payload_nb_trans
800036b8:	4b 19       	lddpc	r9,8000377c <udd_ctrl_in_sent+0x12c>
800036ba:	92 b9       	ld.uh	r9,r9[0x6]
800036bc:	5c 78       	castu.h	r8
800036be:	4b 3a       	lddpc	r10,80003788 <udd_ctrl_in_sent+0x138>
800036c0:	94 8a       	ld.uh	r10,r10[0x0]
800036c2:	14 08       	add	r8,r10
800036c4:	10 39       	cp.w	r9,r8
800036c6:	e0 89 00 08 	brgt	800036d6 <udd_ctrl_in_sent+0x86>
								+
								udd_g_ctrlreq.
								payload_size))
				|| (!udd_g_ctrlreq.over_under_run)
800036ca:	4a d8       	lddpc	r8,8000377c <udd_ctrl_in_sent+0x12c>
800036cc:	70 5c       	ld.w	r12,r8[0x14]
			// It is the end of data phase, because the last data packet is a short packet
			// then generate an OUT ZLP for handshake phase.
			udd_ctrl_send_zlp_out();
			return;
		}
		if ((udd_g_ctrlreq.req.wLength > (udd_ctrl_prev_payload_nb_trans
800036ce:	58 0c       	cp.w	r12,0
800036d0:	c0 30       	breq	800036d6 <udd_ctrl_in_sent+0x86>
800036d2:	5d 1c       	icall	r12
800036d4:	c0 51       	brne	800036de <udd_ctrl_in_sent+0x8e>
								udd_g_ctrlreq.
								payload_size))
				|| (!udd_g_ctrlreq.over_under_run)
				|| (!udd_g_ctrlreq.over_under_run())) {
			// Underrun or data packet complette than send zlp on IN (note don't change DataToggle)
			udd_ctrl_payload_need_in_zlp = false;
800036d6:	30 09       	mov	r9,0
800036d8:	4a b8       	lddpc	r8,80003784 <udd_ctrl_in_sent+0x134>
800036da:	b0 89       	st.b	r8[0x0],r9
			// It is the end of data phase, because the last data packet is a short packet
			// then generate an OUT ZLP for handshake phase.
			udd_ctrl_send_zlp_out();
			return;
		}
		if ((udd_g_ctrlreq.req.wLength > (udd_ctrl_prev_payload_nb_trans
800036dc:	c1 18       	rjmp	800036fe <udd_ctrl_in_sent+0xae>
			udd_ctrl_payload_need_in_zlp = false;
			// nb_remain==0 allows to send a IN ZLP
		} else {
			// A new payload buffer is given
			// Update number of total data sending by previous playlaod buffer
			udd_ctrl_prev_payload_nb_trans +=
800036de:	4a b9       	lddpc	r9,80003788 <udd_ctrl_in_sent+0x138>
800036e0:	4a 88       	lddpc	r8,80003780 <udd_ctrl_in_sent+0x130>
800036e2:	90 0b       	ld.sh	r11,r8[0x0]
800036e4:	92 0a       	ld.sh	r10,r9[0x0]
800036e6:	f6 0a 00 0a 	add	r10,r11,r10
800036ea:	b2 0a       	st.h	r9[0x0],r10
					udd_ctrl_payload_nb_trans;
			// Update maangement of current playoad transfer
			udd_ctrl_payload_nb_trans = 0;
800036ec:	30 09       	mov	r9,0
800036ee:	b0 09       	st.h	r8[0x0],r9
			nb_remain = udd_g_ctrlreq.payload_size;
800036f0:	4a 38       	lddpc	r8,8000377c <udd_ctrl_in_sent+0x12c>
800036f2:	90 67       	ld.sh	r7,r8[0xc]
			// Compute if an IN ZLP must be send after IN data
			udd_ctrl_payload_need_in_zlp =
800036f4:	f1 d7 c0 03 	bfextu	r8,r7,0x0,0x3
800036f8:	5f 09       	sreq	r9
800036fa:	4a 38       	lddpc	r8,80003784 <udd_ctrl_in_sent+0x134>
800036fc:	b0 89       	st.b	r8[0x0],r9
	if (nb_remain > USB_DEVICE_EP_CTRL_SIZE) {
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
	}
	// Fill buffer of endpoint control
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
800036fe:	4a 08       	lddpc	r8,8000377c <udd_ctrl_in_sent+0x12c>
80003700:	70 2a       	ld.w	r10,r8[0x8]
80003702:	4a 08       	lddpc	r8,80003780 <udd_ctrl_in_sent+0x130>
80003704:	90 09       	ld.sh	r9,r8[0x0]

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003706:	e1 bb 00 00 	mfsr	r11,0x0
	cpu_irq_disable();
8000370a:	d3 03       	ssrf	0x10
	// a next setup reception in same endpoint 0 DPRAM.
	// Thereby, an OUT ZLP reception must check before IN data write 
	// and if no OUT ZLP is recevied the data must be written quickly (800us)
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
	if (Is_udd_out_received(0)) {
8000370c:	fe 68 01 30 	mov	r8,-130768
80003710:	70 08       	ld.w	r8,r8[0x0]
80003712:	e2 18 00 02 	andl	r8,0x2,COH
80003716:	c0 91       	brne	80003728 <udd_ctrl_in_sent+0xd8>
80003718:	30 88       	mov	r8,8
8000371a:	f0 07 19 00 	cp.h	r7,r8
8000371e:	f9 b7 0b 08 	movhi	r7,8
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return;	// Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
80003722:	58 07       	cp.w	r7,0
80003724:	c0 91       	brne	80003736 <udd_ctrl_in_sent+0xe6>
80003726:	c1 58       	rjmp	80003750 <udd_ctrl_in_sent+0x100>
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80003728:	e3 bb 00 00 	mtsr	0x0,r11
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
	if (Is_udd_out_received(0)) {
		// IN DATA phase aborted by OUT ZLP
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
8000372c:	30 49       	mov	r9,4
8000372e:	49 18       	lddpc	r8,80003770 <udd_ctrl_in_sent+0x120>
80003730:	91 09       	st.w	r8[0x0],r9
		return;	// Exit of IN DATA phase
80003732:	e3 cd 80 80 	ldm	sp++,r7,pc
	if (nb_remain > USB_DEVICE_EP_CTRL_SIZE) {
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
	}
	// Fill buffer of endpoint control
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
80003736:	5c 79       	castu.h	r9
80003738:	f4 09 00 09 	add	r9,r10,r9
8000373c:	30 08       	mov	r8,0
8000373e:	ea 18 d0 00 	orh	r8,0xd000
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return;	// Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
		*ptr_dest++ = *ptr_src++;
80003742:	13 3a       	ld.ub	r10,r9++
80003744:	10 ca       	st.b	r8++,r10
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return;	// Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
80003746:	f5 d8 c0 08 	bfextu	r10,r8,0x0,0x8
8000374a:	ee 0a 19 00 	cp.h	r10,r7
8000374e:	cf a3       	brcs	80003742 <udd_ctrl_in_sent+0xf2>
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_nb_trans += nb_remain;
80003750:	48 c8       	lddpc	r8,80003780 <udd_ctrl_in_sent+0x130>
80003752:	90 09       	ld.sh	r9,r8[0x0]
80003754:	f2 07 00 07 	add	r7,r9,r7
80003758:	b0 07       	st.h	r8[0x0],r7

	// Validate and send the data available in the control endpoint buffer
	udd_ack_in_send(0);
8000375a:	30 18       	mov	r8,1
8000375c:	fe 69 01 60 	mov	r9,-130720
80003760:	93 08       	st.w	r9[0x0],r8
	udd_enable_in_send_interrupt(0);
80003762:	fe 69 01 f0 	mov	r9,-130576
80003766:	93 08       	st.w	r9[0x0],r8
80003768:	e3 bb 00 00 	mtsr	0x0,r11
#endif
	barrier();
8000376c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003770:	00 00       	add	r0,r0
80003772:	01 c8       	ld.ub	r8,r0[0x4]
80003774:	80 00       	ld.sh	r0,r0[0x0]
80003776:	32 d8       	mov	r8,45
80003778:	80 00       	ld.sh	r0,r0[0x0]
8000377a:	35 0c       	mov	r12,80
8000377c:	00 00       	add	r0,r0
8000377e:	04 28       	rsub	r8,r2
80003780:	00 00       	add	r0,r0
80003782:	01 c6       	ld.ub	r6,r0[0x4]
80003784:	00 00       	add	r0,r0
80003786:	01 cc       	ld.ub	r12,r0[0x4]
80003788:	00 00       	add	r0,r0
8000378a:	01 b0       	ld.ub	r0,r0[0x3]

8000378c <udd_enable>:
	return true;
}


void udd_enable(void)
{
8000378c:	eb cd 40 c0 	pushm	r6-r7,lr
	irqflags_t flags;
	sysclk_enable_usb();
80003790:	f0 1f 00 37 	mcall	8000386c <udd_enable+0xe0>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003794:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80003798:	d3 03       	ssrf	0x10

	flags = cpu_irq_save();

	//** Enable USB hardware
	otg_disable();
8000379a:	fe 67 00 00 	mov	r7,-131072
8000379e:	ee f8 08 00 	ld.w	r8,r7[2048]
800037a2:	af d8       	cbr	r8,0xf
800037a4:	ef 48 08 00 	st.w	r7[2048],r8
	(void)Is_otg_enabled();
800037a8:	ee f8 08 00 	ld.w	r8,r7[2048]
	// Check UID pin state before enter in USB device mode
	if (!Is_otg_id_device())
		return FALSE;
#else
	// Here, only the Device mode is possible, then link USBB interrupt to UDD interrupt
	irq_register_handler(udd_interrupt, AVR32_USBB_IRQ, UDD_USB_INT_LEVEL);
800037ac:	30 0a       	mov	r10,0
800037ae:	e0 6b 02 20 	mov	r11,544
800037b2:	4b 0c       	lddpc	r12,80003870 <udd_enable+0xe4>
800037b4:	f0 1f 00 30 	mcall	80003874 <udd_enable+0xe8>
	otg_force_device_mode();
800037b8:	ee f8 08 00 	ld.w	r8,r7[2048]
800037bc:	b9 b8       	sbr	r8,0x19
800037be:	ef 48 08 00 	st.w	r7[2048],r8
800037c2:	ee f8 08 00 	ld.w	r8,r7[2048]
800037c6:	b9 c8       	cbr	r8,0x18
800037c8:	ef 48 08 00 	st.w	r7[2048],r8
#endif
	otg_disable_pad();
800037cc:	ee f8 08 00 	ld.w	r8,r7[2048]
800037d0:	ad c8       	cbr	r8,0xc
800037d2:	ef 48 08 00 	st.w	r7[2048],r8
	otg_enable_pad();
800037d6:	ee f8 08 00 	ld.w	r8,r7[2048]
800037da:	ad a8       	sbr	r8,0xc
800037dc:	ef 48 08 00 	st.w	r7[2048],r8
	otg_enable();
800037e0:	ee f8 08 00 	ld.w	r8,r7[2048]
800037e4:	af b8       	sbr	r8,0xf
800037e6:	ef 48 08 00 	st.w	r7[2048],r8
	otg_unfreeze_clock();
800037ea:	ee f8 08 00 	ld.w	r8,r7[2048]
800037ee:	af c8       	cbr	r8,0xe
800037f0:	ef 48 08 00 	st.w	r7[2048],r8
	(void)Is_otg_clock_frozen();
800037f4:	ee f8 08 00 	ld.w	r8,r7[2048]
	// For parts with high speed feature, the "USABLE" clock is the UTMI clock,
	// and the UTMI clock is disabled in suspend mode. Thereby, the utmi clock
	// can't be checked when USB line is not attached or in suspend mode 
#else
	// Check USB clock
	while( !Is_clock_usable() );
800037f8:	0e 99       	mov	r9,r7
800037fa:	f2 f8 08 04 	ld.w	r8,r9[2052]
800037fe:	e2 18 40 00 	andl	r8,0x4000,COH
80003802:	cf c0       	breq	800037fa <udd_enable+0x6e>

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
80003804:	49 d8       	lddpc	r8,80003878 <udd_enable+0xec>
80003806:	70 0a       	ld.w	r10,r8[0x0]
80003808:	30 09       	mov	r9,0
		udd_ep_job[i].stall_requested = false;
8000380a:	f5 da c0 1f 	bfextu	r10,r10,0x0,0x1f
8000380e:	f5 d9 d3 c1 	bfins	r10,r9,0x1e,0x1
80003812:	91 0a       	st.w	r8[0x0],r10

	// Set the USB speed requested by configuration file
#ifdef USB_DEVICE_LOW_SPEED
	udd_low_speed_enable();
#else
	udd_low_speed_disable();
80003814:	fe 68 00 00 	mov	r8,-131072
80003818:	70 0a       	ld.w	r10,r8[0x0]
8000381a:	ad ca       	cbr	r10,0xc
8000381c:	91 0a       	st.w	r8[0x0],r10
#  ifdef USB_DEVICE_HS_SUPPORT
	udd_high_speed_enable();
#  else
	udd_high_speed_disable();
8000381e:	70 0a       	ld.w	r10,r8[0x0]
80003820:	e8 1a 0c 00 	orl	r10,0xc00
80003824:	91 0a       	st.w	r8[0x0],r10
#  endif
#endif
	udd_enable_vbus_interrupt();
80003826:	f0 fa 08 00 	ld.w	r10,r8[2048]
8000382a:	a1 ba       	sbr	r10,0x1
8000382c:	f1 4a 08 00 	st.w	r8[2048],r10
	otg_freeze_clock();
80003830:	f0 fa 08 00 	ld.w	r10,r8[2048]
80003834:	af aa       	sbr	r10,0xe
80003836:	f1 4a 08 00 	st.w	r8[2048],r10
	// Always authorize asynchrone USB interrupts to exit of sleep mode
	AVR32_PM.AWEN.usb_waken = 1;
8000383a:	fe 78 0c 00 	mov	r8,-62464
8000383e:	f0 fa 01 44 	ld.w	r10,r8[324]
80003842:	30 1b       	mov	r11,1
80003844:	f5 db d0 01 	bfins	r10,r11,0x0,0x1
80003848:	f1 4a 01 44 	st.w	r8[324],r10

#ifndef UDD_NO_SLEEP_MGR
	// Initialize the sleep mode authorized for the USB suspend mode
	udd_b_idle = false;
8000384c:	48 c8       	lddpc	r8,8000387c <udd_enable+0xf0>
8000384e:	b0 89       	st.b	r8[0x0],r9

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003850:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80003854:	d3 03       	ssrf	0x10
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
80003856:	48 b8       	lddpc	r8,80003880 <udd_enable+0xf4>
80003858:	11 ba       	ld.ub	r10,r8[0x3]
8000385a:	2f fa       	sub	r10,-1
8000385c:	b0 ba       	st.b	r8[0x3],r10
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
8000385e:	e3 b9 00 00 	mtsr	0x0,r9
80003862:	e3 b6 00 00 	mtsr	0x0,r6
	sleepmgr_lock_mode(USBB_SLEEP_MODE_USB_SUSPEND);
#endif

	cpu_irq_restore(flags);
}
80003866:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000386a:	00 00       	add	r0,r0
8000386c:	80 00       	ld.sh	r0,r0[0x0]
8000386e:	6a 4c       	ld.w	r12,r5[0x10]
80003870:	80 00       	ld.sh	r0,r0[0x0]
80003872:	39 90       	mov	r0,-103
80003874:	80 00       	ld.sh	r0,r0[0x0]
80003876:	2f 58       	sub	r8,-11
80003878:	00 00       	add	r0,r0
8000387a:	01 b4       	ld.ub	r4,r0[0x3]
8000387c:	00 00       	add	r0,r0
8000387e:	01 c4       	ld.ub	r4,r0[0x4]
80003880:	00 00       	add	r0,r0
80003882:	07 50       	ld.sh	r0,--r3

80003884 <udd_ep_run>:


bool udd_ep_run(udd_ep_id_t ep, bool b_shortpacket,
		uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
80003884:	eb cd 40 fc 	pushm	r2-r7,lr
	uint32_t udd_dma_ctrl = 0;
	udd_ep_job_t *ptr_job;
	irqflags_t flags;

	b_dir_in = (USB_EP_DIR_IN == (ep & USB_EP_DIR_IN));
	ep &= USB_EP_ADDR_MASK;
80003888:	fd dc c0 04 	bfextu	lr,r12,0x0,0x4
	if (USB_DEVICE_MAX_EP < ep)
8000388c:	30 17       	mov	r7,1
8000388e:	ee 0e 18 00 	cp.b	lr,r7
80003892:	e0 8b 00 74 	brhi	8000397a <udd_ep_run+0xf6>
		return false;

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];

	if ((!Is_udd_endpoint_enabled(ep))
80003896:	fe 67 00 00 	mov	r7,-131072
8000389a:	6e 76       	ld.w	r6,r7[0x1c]
8000389c:	1c 95       	mov	r5,lr
8000389e:	30 17       	mov	r7,1
800038a0:	ee 0e 09 47 	lsl	r7,r7,lr
800038a4:	0c 67       	and	r7,r6
800038a6:	c6 a0       	breq	8000397a <udd_ep_run+0xf6>
			|| Is_udd_endpoint_stall_requested(ep)
800038a8:	fc 07 15 02 	lsl	r7,lr,0x2
800038ac:	fe 64 01 c0 	mov	r4,-130624
800038b0:	ee 04 00 06 	add	r6,r7,r4
800038b4:	6c 06       	ld.w	r6,r6[0x0]
		return false;

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];

	if ((!Is_udd_endpoint_enabled(ep))
800038b6:	e6 16 00 08 	andh	r6,0x8,COH
800038ba:	c6 01       	brne	8000397a <udd_ep_run+0xf6>
	ep &= USB_EP_ADDR_MASK;
	if (USB_DEVICE_MAX_EP < ep)
		return false;

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];
800038bc:	fc c6 00 01 	sub	r6,lr,1
800038c0:	a5 66       	lsl	r6,0x4
800038c2:	4b 34       	lddpc	r4,8000398c <udd_ep_run+0x108>
800038c4:	e8 06 00 06 	add	r6,r4,r6

	if ((!Is_udd_endpoint_enabled(ep))
			|| Is_udd_endpoint_stall_requested(ep)
			|| ptr_job->stall_requested)
800038c8:	6c 04       	ld.w	r4,r6[0x0]
800038ca:	e6 14 40 00 	andh	r4,0x4000,COH
800038ce:	c5 61       	brne	8000397a <udd_ep_run+0xf6>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800038d0:	e1 b3 00 00 	mfsr	r3,0x0
	cpu_irq_disable();
800038d4:	d3 03       	ssrf	0x10
		return false;	// Endpoint is halted

	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
800038d6:	6c 04       	ld.w	r4,r6[0x0]
800038d8:	58 04       	cp.w	r4,0
800038da:	c0 54       	brge	800038e4 <udd_ep_run+0x60>
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
800038dc:	e3 b3 00 00 	mtsr	0x0,r3
#endif
	barrier();
800038e0:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
	bool b_dir_in;
	uint32_t udd_dma_ctrl = 0;
	udd_ep_job_t *ptr_job;
	irqflags_t flags;

	b_dir_in = (USB_EP_DIR_IN == (ep & USB_EP_DIR_IN));
800038e4:	f9 dc c0 e8 	bfextu	r12,r12,0x7,0x8
	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
		cpu_irq_restore(flags);
		return false;	// Job already on going
	}
	ptr_job->busy = true;
800038e8:	6c 04       	ld.w	r4,r6[0x0]
800038ea:	30 12       	mov	r2,1
800038ec:	e9 d2 d3 e1 	bfins	r4,r2,0x1f,0x1
800038f0:	8d 04       	st.w	r6[0x0],r4
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
800038f2:	e3 b3 00 00 	mtsr	0x0,r3
	cpu_irq_restore(flags);

	// The USBB supports a maximum transfer size of 64KB
	if (0x10000 <= buf_size) {
800038f6:	e0 49 ff ff 	cp.w	r9,65535
800038fa:	e0 88 00 07 	brls	80003908 <udd_ep_run+0x84>
		// Transfer size = 64KB
		ptr_job->buf_size = 0x10000;
800038fe:	e0 79 00 00 	mov	r9,65536
80003902:	8d 29       	st.w	r6[0x8],r9
80003904:	30 09       	mov	r9,0
80003906:	c1 18       	rjmp	80003928 <udd_ep_run+0xa4>
		buf_size = 0;
	} else {
		ptr_job->buf_size = buf_size;
80003908:	8d 29       	st.w	r6[0x8],r9
		if (b_dir_in && (0 != buf_size % udd_get_endpoint_size(ep))) {
8000390a:	58 0c       	cp.w	r12,0
8000390c:	c0 e0       	breq	80003928 <udd_ep_run+0xa4>
8000390e:	fe 63 01 00 	mov	r3,-130816
80003912:	ee 03 00 04 	add	r4,r7,r3
80003916:	68 04       	ld.w	r4,r4[0x0]
80003918:	e9 d4 c0 83 	bfextu	r4,r4,0x4,0x3
8000391c:	30 83       	mov	r3,8
8000391e:	e6 04 09 44 	lsl	r4,r3,r4
80003922:	20 14       	sub	r4,1
80003924:	12 64       	and	r4,r9
80003926:	c2 c1       	brne	8000397e <udd_ep_run+0xfa>
			// Force short packet option to send a shortpacket on IN,
			// else the DMA transfer is accepted and interrupt DMA valid but nothing is sent.
			b_shortpacket = true;
		}
	}
	ptr_job->buf = buf;
80003928:	8d 1a       	st.w	r6[0x4],r10
	ptr_job->call_trans = callback;
8000392a:	8d 38       	st.w	r6[0xc],r8

	// Start USB DMA to fill or read fifo of the selected endpoint
	udd_endpoint_dma_set_addr(ep, (U32) buf);
8000392c:	a5 6e       	lsl	lr,0x4
8000392e:	e0 3e fd 00 	sub	lr,130304
80003932:	9d 1a       	st.w	lr[0x4],r10
	if (b_shortpacket) {
80003934:	58 0b       	cp.w	r11,0
80003936:	c0 31       	brne	8000393c <udd_ep_run+0xb8>
80003938:	30 08       	mov	r8,0
8000393a:	c0 68       	rjmp	80003946 <udd_ep_run+0xc2>
		if (b_dir_in) {
8000393c:	58 0c       	cp.w	r12,0
8000393e:	c0 31       	brne	80003944 <udd_ep_run+0xc0>
80003940:	31 48       	mov	r8,20
80003942:	c0 28       	rjmp	80003946 <udd_ep_run+0xc2>
80003944:	30 88       	mov	r8,8
			udd_dma_ctrl = AVR32_USBB_UDDMA1_CONTROL_EOT_IRQ_EN_MASK
					|
					AVR32_USBB_UDDMA1_CONTROL_BUFF_CLOSE_IN_EN_MASK;
		}
	}
	udd_dma_ctrl |= (buf_size <<
80003946:	e8 18 00 21 	orl	r8,0x21
			AVR32_USBB_UDDMA1_CONTROL_CH_BYTE_LENGTH_OFFSET)
			& AVR32_USBB_UDDMA1_CONTROL_CH_BYTE_LENGTH_MASK;
	udd_dma_ctrl |= AVR32_USBB_UDDMA1_CONTROL_EOBUFF_IRQ_EN_MASK |
8000394a:	f1 e9 11 09 	or	r9,r8,r9<<0x10
			AVR32_USBB_UDDMA1_CONTROL_CH_EN_MASK;
	udd_enable_endpoint_bank_autoswitch(ep);
8000394e:	e0 37 ff 00 	sub	r7,130816
80003952:	6e 08       	ld.w	r8,r7[0x0]
80003954:	a9 b8       	sbr	r8,0x9
80003956:	8f 08       	st.w	r7[0x0],r8
	udd_endpoint_dma_set_control(ep, udd_dma_ctrl);
80003958:	9d 29       	st.w	lr[0x8],r9

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000395a:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
8000395e:	d3 03       	ssrf	0x10
	flags = cpu_irq_save();
	udd_enable_endpoint_dma_interrupt(ep);
80003960:	20 15       	sub	r5,1
80003962:	30 09       	mov	r9,0
80003964:	ea 19 02 00 	orh	r9,0x200
80003968:	f2 05 09 45 	lsl	r5,r9,r5
8000396c:	fe 69 00 00 	mov	r9,-131072
80003970:	93 65       	st.w	r9[0x18],r5
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80003972:	e3 b8 00 00 	mtsr	0x0,r8
#endif
	barrier();
80003976:	e3 cf 90 fc 	ldm	sp++,r2-r7,pc,r12=1
	cpu_irq_restore(flags);

	return true;
8000397a:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
			// Force short packet option to send a shortpacket on IN,
			// else the DMA transfer is accepted and interrupt DMA valid but nothing is sent.
			b_shortpacket = true;
		}
	}
	ptr_job->buf = buf;
8000397e:	8d 1a       	st.w	r6[0x4],r10
	ptr_job->call_trans = callback;
80003980:	8d 38       	st.w	r6[0xc],r8

	// Start USB DMA to fill or read fifo of the selected endpoint
	udd_endpoint_dma_set_addr(ep, (U32) buf);
80003982:	a5 6e       	lsl	lr,0x4
80003984:	e0 3e fd 00 	sub	lr,130304
80003988:	9d 1a       	st.w	lr[0x4],r10
8000398a:	cd db       	rjmp	80003944 <udd_ep_run+0xc0>
8000398c:	00 00       	add	r0,r0
8000398e:	01 b4       	ld.ub	r4,r0[0x3]

80003990 <udd_interrupt>:
#define AVR32_USBB_IRQ_GROUP AVR32_USB_IRQ_GROUP
#endif
#endif
ISR(udd_interrupt, AVR32_USBB_IRQ_GROUP, UDD_USB_INT_LEVEL)
#endif
{
80003990:	d4 01       	pushm	lr
#ifdef UDC_SOF_EVENT
	if (Is_udd_sof()) {
80003992:	fe 68 00 00 	mov	r8,-131072
80003996:	70 18       	ld.w	r8,r8[0x4]
80003998:	e2 18 00 04 	andl	r8,0x4,COH
8000399c:	c0 90       	breq	800039ae <udd_interrupt+0x1e>
		udd_ack_sof();
8000399e:	30 49       	mov	r9,4
800039a0:	fe 68 00 00 	mov	r8,-131072
800039a4:	91 29       	st.w	r8[0x8],r9
		UDC_SOF_EVENT();
800039a6:	f0 1f 01 3c 	mcall	80003e94 <udd_interrupt+0x504>
		goto udd_interrupt_end;
800039aa:	e0 8f 02 63 	bral	80003e70 <udd_interrupt+0x4e0>


static bool udd_ctrl_interrupt(void)
{

	if (!Is_udd_endpoint_interrupt(0))
800039ae:	fe 68 00 00 	mov	r8,-131072
800039b2:	70 18       	ld.w	r8,r8[0x4]
800039b4:	e2 18 10 00 	andl	r8,0x1000,COH
800039b8:	e0 80 01 80 	breq	80003cb8 <udd_interrupt+0x328>
		return false;	// No interrupt events on control endpoint

	// By default disable overflow and underflow interrupt
	udd_disable_nak_in_interrupt(0);
800039bc:	fe 68 02 20 	mov	r8,-130528
800039c0:	31 09       	mov	r9,16
800039c2:	91 09       	st.w	r8[0x0],r9
	udd_disable_nak_out_interrupt(0);
800039c4:	30 89       	mov	r9,8
800039c6:	91 09       	st.w	r8[0x0],r9


	// Search event on control endpoint
	if (Is_udd_setup_received(0)) {
800039c8:	fe 68 01 30 	mov	r8,-130768
800039cc:	70 08       	ld.w	r8,r8[0x0]
800039ce:	e2 18 00 04 	andl	r8,0x4,COH
800039d2:	c7 e0       	breq	80003ace <udd_interrupt+0x13e>
static void udd_ctrl_setup_received(void)
{
	irqflags_t flags;
	uint8_t i;

	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
800039d4:	fe f8 04 c4 	ld.w	r8,pc[1220]
800039d8:	70 08       	ld.w	r8,r8[0x0]
800039da:	58 08       	cp.w	r8,0
800039dc:	c0 50       	breq	800039e6 <udd_interrupt+0x56>
		// May be a hidden DATA or ZLP phase
		// or protocol abort
		udd_ctrl_endofrequest();
800039de:	f0 1f 01 30 	mcall	80003e9c <udd_interrupt+0x50c>
		// Reinitializes control endpoint management
		udd_ctrl_init();
800039e2:	f0 1f 01 30 	mcall	80003ea0 <udd_interrupt+0x510>
	}
	// Fill setup request structure
	if (8 != udd_byte_count(0)) {
800039e6:	fe 68 01 30 	mov	r8,-130768
800039ea:	70 08       	ld.w	r8,r8[0x0]
800039ec:	f1 d8 c2 8b 	bfextu	r8,r8,0x14,0xb
800039f0:	58 88       	cp.w	r8,8
800039f2:	c0 90       	breq	80003a04 <udd_interrupt+0x74>
		udd_ctrl_stall_data();
800039f4:	f0 1f 01 2c 	mcall	80003ea4 <udd_interrupt+0x514>
		udd_ack_setup_received(0);
800039f8:	30 49       	mov	r9,4
800039fa:	fe 68 01 60 	mov	r8,-130720
800039fe:	91 09       	st.w	r8[0x0],r9
80003a00:	e0 8f 02 38 	bral	80003e70 <udd_interrupt+0x4e0>
		return;	// Error data number doesn't correspond to SETUP packet
	}
	uint32_t *ptr = (uint32_t *) & udd_get_endpoint_fifo_access(0, 32);
	for (i = 0; i < 8 / 4; i++) {
		((uint32_t *) & udd_g_ctrlreq.req)[i] = *ptr++;
80003a04:	fe f8 04 a4 	ld.w	r8,pc[1188]
80003a08:	30 09       	mov	r9,0
80003a0a:	ea 19 d0 00 	orh	r9,0xd000
80003a0e:	72 0a       	ld.w	r10,r9[0x0]
80003a10:	91 0a       	st.w	r8[0x0],r10
80003a12:	30 49       	mov	r9,4
80003a14:	ea 19 d0 00 	orh	r9,0xd000
80003a18:	72 09       	ld.w	r9,r9[0x0]
	}
	// Manage LSB/MSB to fit with CPU usage
	udd_g_ctrlreq.req.wValue = le16_to_cpu(udd_g_ctrlreq.req.wValue);
80003a1a:	5c ca       	swap.bh	r10
80003a1c:	b0 1a       	st.h	r8[0x2],r10
	udd_g_ctrlreq.req.wIndex = le16_to_cpu(udd_g_ctrlreq.req.wIndex);
80003a1e:	f2 0a 14 10 	asr	r10,r9,0x10
80003a22:	5c ca       	swap.bh	r10
80003a24:	b0 2a       	st.h	r8[0x4],r10
	udd_g_ctrlreq.req.wLength = le16_to_cpu(udd_g_ctrlreq.req.wLength);
80003a26:	5c c9       	swap.bh	r9
80003a28:	b0 39       	st.h	r8[0x6],r9

	// Decode setup request
	if (udc_process_setup() == false) {
80003a2a:	f0 1f 01 21 	mcall	80003eac <udd_interrupt+0x51c>
80003a2e:	c0 91       	brne	80003a40 <udd_interrupt+0xb0>
		// Setup request unknow then stall it
		udd_ctrl_stall_data();
80003a30:	f0 1f 01 1d 	mcall	80003ea4 <udd_interrupt+0x514>
		udd_ack_setup_received(0);
80003a34:	30 49       	mov	r9,4
80003a36:	fe 68 01 60 	mov	r8,-130720
80003a3a:	91 09       	st.w	r8[0x0],r9
80003a3c:	e0 8f 02 1a 	bral	80003e70 <udd_interrupt+0x4e0>
		return;
	}
	udd_ack_setup_received(0);
80003a40:	30 49       	mov	r9,4
80003a42:	fe 68 01 60 	mov	r8,-130720
80003a46:	91 09       	st.w	r8[0x0],r9

	if (Udd_setup_is_in()) {
80003a48:	fe f8 04 60 	ld.w	r8,pc[1120]
80003a4c:	11 89       	ld.ub	r9,r8[0x0]
80003a4e:	30 08       	mov	r8,0
80003a50:	f0 09 18 00 	cp.b	r9,r8
80003a54:	c1 94       	brge	80003a86 <udd_interrupt+0xf6>
		// Compute if an IN ZLP must be send after IN data
		udd_ctrl_payload_need_in_zlp =
80003a56:	fe f8 04 52 	ld.w	r8,pc[1106]
80003a5a:	90 e8       	ld.uh	r8,r8[0xc]
80003a5c:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80003a60:	5f 09       	sreq	r9
80003a62:	fe f8 04 4e 	ld.w	r8,pc[1102]
80003a66:	b0 89       	st.b	r8[0x0],r9
				((udd_g_ctrlreq.payload_size %
						USB_DEVICE_EP_CTRL_SIZE) == 0);
		// IN data phase requested
		udd_ctrl_prev_payload_nb_trans = 0;
80003a68:	30 08       	mov	r8,0
80003a6a:	fe f9 04 4a 	ld.w	r9,pc[1098]
80003a6e:	b2 08       	st.h	r9[0x0],r8
		udd_ctrl_payload_nb_trans = 0;
80003a70:	fe f9 04 48 	ld.w	r9,pc[1096]
80003a74:	b2 08       	st.h	r9[0x0],r8
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
80003a76:	30 29       	mov	r9,2
80003a78:	fe f8 04 20 	ld.w	r8,pc[1056]
80003a7c:	91 09       	st.w	r8[0x0],r9
		udd_ctrl_in_sent();	// Send first data transfer
80003a7e:	f0 1f 01 10 	mcall	80003ebc <udd_interrupt+0x52c>
80003a82:	e0 8f 01 f7 	bral	80003e70 <udd_interrupt+0x4e0>
	} else {
		if (0 == udd_g_ctrlreq.req.wLength) {
80003a86:	fe f8 04 22 	ld.w	r8,pc[1058]
80003a8a:	90 39       	ld.sh	r9,r8[0x6]
80003a8c:	30 08       	mov	r8,0
80003a8e:	f0 09 19 00 	cp.h	r9,r8
80003a92:	c0 51       	brne	80003a9c <udd_interrupt+0x10c>
			// No data phase requested
			// Send IN ZLP to ACK setup request
			udd_ctrl_send_zlp_in();
80003a94:	f0 1f 01 0b 	mcall	80003ec0 <udd_interrupt+0x530>
80003a98:	e0 8f 01 ec 	bral	80003e70 <udd_interrupt+0x4e0>
			return;
		}
		// OUT data phase requested
		udd_ctrl_prev_payload_nb_trans = 0;
80003a9c:	30 08       	mov	r8,0
80003a9e:	fe f9 04 16 	ld.w	r9,pc[1046]
80003aa2:	b2 08       	st.h	r9[0x0],r8
		udd_ctrl_payload_nb_trans = 0;
80003aa4:	fe f9 04 14 	ld.w	r9,pc[1044]
80003aa8:	b2 08       	st.h	r9[0x0],r8
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
80003aaa:	30 19       	mov	r9,1
80003aac:	fe f8 03 ec 	ld.w	r8,pc[1004]
80003ab0:	91 09       	st.w	r8[0x0],r9
		// To detect a protocol error, enable nak interrupt on data IN phase
		udd_ack_nak_in(0);
80003ab2:	31 08       	mov	r8,16
80003ab4:	fe 69 01 60 	mov	r9,-130720
80003ab8:	93 08       	st.w	r9[0x0],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003aba:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80003abe:	d3 03       	ssrf	0x10
		flags = cpu_irq_save();
		udd_enable_nak_in_interrupt(0);
80003ac0:	fe 6a 01 f0 	mov	r10,-130576
80003ac4:	95 08       	st.w	r10[0x0],r8
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80003ac6:	e3 b9 00 00 	mtsr	0x0,r9
#endif
	barrier();
80003aca:	e0 8f 01 d3 	bral	80003e70 <udd_interrupt+0x4e0>
	if (Is_udd_setup_received(0)) {
		// SETUP packet received
		udd_ctrl_setup_received();
		return true;
	}
	if (Is_udd_in_send(0) && Is_udd_in_send_interrupt_enabled(0)) {
80003ace:	fe 68 01 30 	mov	r8,-130768
80003ad2:	70 08       	ld.w	r8,r8[0x0]
80003ad4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003ad8:	c0 b0       	breq	80003aee <udd_interrupt+0x15e>
80003ada:	fe 68 01 c0 	mov	r8,-130624
80003ade:	70 08       	ld.w	r8,r8[0x0]
80003ae0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003ae4:	c0 50       	breq	80003aee <udd_interrupt+0x15e>
		// IN packet sent
		udd_ctrl_in_sent();
80003ae6:	f0 1f 00 f6 	mcall	80003ebc <udd_interrupt+0x52c>
80003aea:	e0 8f 01 c3 	bral	80003e70 <udd_interrupt+0x4e0>
		return true;
	}
	if (Is_udd_out_received(0)) {
80003aee:	fe 68 01 30 	mov	r8,-130768
80003af2:	70 08       	ld.w	r8,r8[0x0]
80003af4:	e2 18 00 02 	andl	r8,0x2,COH
80003af8:	e0 80 00 a1 	breq	80003c3a <udd_interrupt+0x2aa>
{
	irqflags_t flags;
	uint8_t i;
	uint16_t nb_data;

	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
80003afc:	fe f8 03 9c 	ld.w	r8,pc[924]
80003b00:	70 08       	ld.w	r8,r8[0x0]
80003b02:	58 18       	cp.w	r8,1
80003b04:	c1 10       	breq	80003b26 <udd_interrupt+0x196>
		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state)
80003b06:	58 28       	cp.w	r8,2
80003b08:	5f 09       	sreq	r9
80003b0a:	58 48       	cp.w	r8,4
80003b0c:	5f 08       	sreq	r8
80003b0e:	f3 e8 10 08 	or	r8,r9,r8
80003b12:	c0 40       	breq	80003b1a <udd_interrupt+0x18a>
						udd_ep_control_state)) {
			// End of SETUP request:
			// - Data IN Phase aborted,
			// - or last Data IN Phase hidden by ZLP OUT sending quiclky,
			// - or ZLP OUT received normaly.
			udd_ctrl_endofrequest();
80003b14:	f0 1f 00 e2 	mcall	80003e9c <udd_interrupt+0x50c>
80003b18:	c0 38       	rjmp	80003b1e <udd_interrupt+0x18e>
		} else {
			// Protocol error during SETUP request
			udd_ctrl_stall_data();
80003b1a:	f0 1f 00 e3 	mcall	80003ea4 <udd_interrupt+0x514>
		}
		// Reinitializes control endpoint management
		udd_ctrl_init();
80003b1e:	f0 1f 00 e1 	mcall	80003ea0 <udd_interrupt+0x510>
80003b22:	e0 8f 01 a7 	bral	80003e70 <udd_interrupt+0x4e0>
		return;
	}
	// Read data received during OUT phase
	nb_data = udd_byte_count(0);
80003b26:	fe 68 01 30 	mov	r8,-130768
80003b2a:	70 0b       	ld.w	r11,r8[0x0]
80003b2c:	f7 db c2 8b 	bfextu	r11,r11,0x14,0xb
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
80003b30:	fe f8 03 78 	ld.w	r8,pc[888]
80003b34:	90 69       	ld.sh	r9,r8[0xc]
80003b36:	fe f8 03 82 	ld.w	r8,pc[898]
80003b3a:	90 08       	ld.sh	r8,r8[0x0]
80003b3c:	f9 d9 c0 10 	bfextu	r12,r9,0x0,0x10
80003b40:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
80003b44:	f6 0a 00 0a 	add	r10,r11,r10
80003b48:	14 3c       	cp.w	r12,r10
80003b4a:	c0 44       	brge	80003b52 <udd_interrupt+0x1c2>
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size -
80003b4c:	10 19       	sub	r9,r8
80003b4e:	f7 d9 b0 10 	bfexts	r11,r9,0x0,0x10
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
80003b52:	fe f9 03 56 	ld.w	r9,pc[854]
80003b56:	72 29       	ld.w	r9,r9[0x8]
	for (i = 0; i < nb_data; i++) {
80003b58:	58 0b       	cp.w	r11,0
80003b5a:	e0 80 01 91 	breq	80003e7c <udd_interrupt+0x4ec>
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size -
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
80003b5e:	5c 78       	castu.h	r8
80003b60:	10 09       	add	r9,r8
80003b62:	30 08       	mov	r8,0
80003b64:	ea 18 d0 00 	orh	r8,0xd000
	for (i = 0; i < nb_data; i++) {
		*ptr_dest++ = *ptr_src++;
80003b68:	11 3a       	ld.ub	r10,r8++
80003b6a:	12 ca       	st.b	r9++,r10
		nb_data = udd_g_ctrlreq.payload_size -
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
	for (i = 0; i < nb_data; i++) {
80003b6c:	f5 d8 c0 08 	bfextu	r10,r8,0x0,0x8
80003b70:	f6 0a 19 00 	cp.h	r10,r11
80003b74:	cf a3       	brcs	80003b68 <udd_interrupt+0x1d8>
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_nb_trans += nb_data;
80003b76:	fe f9 03 42 	ld.w	r9,pc[834]
80003b7a:	92 08       	ld.sh	r8,r9[0x0]
80003b7c:	16 08       	add	r8,r11
80003b7e:	5c 88       	casts.h	r8
80003b80:	b2 08       	st.h	r9[0x0],r8

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
80003b82:	30 89       	mov	r9,8
80003b84:	f2 0b 19 00 	cp.h	r11,r9
80003b88:	c0 e1       	brne	80003ba4 <udd_interrupt+0x214>
80003b8a:	fe f9 03 1e 	ld.w	r9,pc[798]
80003b8e:	92 ba       	ld.uh	r10,r9[0x6]
80003b90:	f7 d8 c0 10 	bfextu	r11,r8,0x0,0x10
80003b94:	fe f9 03 20 	ld.w	r9,pc[800]
80003b98:	92 89       	ld.uh	r9,r9[0x0]
80003b9a:	f6 09 00 09 	add	r9,r11,r9
80003b9e:	12 3a       	cp.w	r10,r9
80003ba0:	e0 89 00 18 	brgt	80003bd0 <udd_interrupt+0x240>
							udd_ctrl_payload_nb_trans)))
	{
		// End of reception because it is a short packet
		// Before send ZLP, call intermediat calback 
		// in case of data receiv generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
80003ba4:	fe f9 03 04 	ld.w	r9,pc[772]
80003ba8:	b2 68       	st.h	r9[0xc],r8
		if (NULL != udd_g_ctrlreq.over_under_run) {
80003baa:	72 5c       	ld.w	r12,r9[0x14]
80003bac:	58 0c       	cp.w	r12,0
80003bae:	c0 a0       	breq	80003bc2 <udd_interrupt+0x232>
			if (!udd_g_ctrlreq.over_under_run()) {
80003bb0:	5d 1c       	icall	r12
80003bb2:	c0 81       	brne	80003bc2 <udd_interrupt+0x232>
				// Stall ZLP
				udd_ctrl_stall_data();
80003bb4:	f0 1f 00 bc 	mcall	80003ea4 <udd_interrupt+0x514>
				// Ack reception of OUT to replace NAK by a STALL
				udd_ack_out_received(0);
80003bb8:	30 29       	mov	r9,2
80003bba:	fe 68 01 60 	mov	r8,-130720
80003bbe:	91 09       	st.w	r8[0x0],r9
80003bc0:	c5 89       	rjmp	80003e70 <udd_interrupt+0x4e0>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ack_out_received(0);
80003bc2:	30 29       	mov	r9,2
80003bc4:	fe 68 01 60 	mov	r8,-130720
80003bc8:	91 09       	st.w	r8[0x0],r9
		udd_ctrl_send_zlp_in();
80003bca:	f0 1f 00 be 	mcall	80003ec0 <udd_interrupt+0x530>
80003bce:	c5 19       	rjmp	80003e70 <udd_interrupt+0x4e0>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
80003bd0:	fe f9 02 d8 	ld.w	r9,pc[728]
80003bd4:	92 69       	ld.sh	r9,r9[0xc]
80003bd6:	f0 09 19 00 	cp.h	r9,r8
80003bda:	c2 11       	brne	80003c1c <udd_interrupt+0x28c>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
80003bdc:	fe f8 02 cc 	ld.w	r8,pc[716]
80003be0:	70 5c       	ld.w	r12,r8[0x14]
80003be2:	58 0c       	cp.w	r12,0
80003be4:	c0 81       	brne	80003bf4 <udd_interrupt+0x264>
			// No callback availabled to request a new payload buffer
			udd_ctrl_stall_data();
80003be6:	f0 1f 00 b0 	mcall	80003ea4 <udd_interrupt+0x514>
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_out_received(0);
80003bea:	30 29       	mov	r9,2
80003bec:	fe 68 01 60 	mov	r8,-130720
80003bf0:	91 09       	st.w	r8[0x0],r9
80003bf2:	c3 f9       	rjmp	80003e70 <udd_interrupt+0x4e0>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
80003bf4:	5d 1c       	icall	r12
80003bf6:	c0 81       	brne	80003c06 <udd_interrupt+0x276>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
80003bf8:	f0 1f 00 ab 	mcall	80003ea4 <udd_interrupt+0x514>
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_out_received(0);
80003bfc:	30 29       	mov	r9,2
80003bfe:	fe 68 01 60 	mov	r8,-130720
80003c02:	91 09       	st.w	r8[0x0],r9
80003c04:	c3 69       	rjmp	80003e70 <udd_interrupt+0x4e0>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
80003c06:	fe f9 02 ae 	ld.w	r9,pc[686]
80003c0a:	fe f8 02 ae 	ld.w	r8,pc[686]
80003c0e:	90 0b       	ld.sh	r11,r8[0x0]
80003c10:	92 0a       	ld.sh	r10,r9[0x0]
80003c12:	f6 0a 00 0a 	add	r10,r11,r10
80003c16:	b2 0a       	st.h	r9[0x0],r10
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
80003c18:	30 09       	mov	r9,0
80003c1a:	b0 09       	st.h	r8[0x0],r9
	}
	// Free buffer of control endpoint to authorize next reception
	udd_ack_out_received(0);
80003c1c:	fe 69 01 60 	mov	r9,-130720
80003c20:	30 28       	mov	r8,2
80003c22:	93 08       	st.w	r9[0x0],r8
	// To detect a protocol error, enable nak interrupt on data IN phase
	udd_ack_nak_in(0);
80003c24:	31 08       	mov	r8,16
80003c26:	93 08       	st.w	r9[0x0],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003c28:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80003c2c:	d3 03       	ssrf	0x10
	flags = cpu_irq_save();
	udd_enable_nak_in_interrupt(0);
80003c2e:	fe 6a 01 f0 	mov	r10,-130576
80003c32:	95 08       	st.w	r10[0x0],r8
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80003c34:	e3 b9 00 00 	mtsr	0x0,r9
#endif
	barrier();
80003c38:	c1 c9       	rjmp	80003e70 <udd_interrupt+0x4e0>
	if (Is_udd_out_received(0)) {
		// OUT packet received
		udd_ctrl_out_received();
		return true;
	}
	if (Is_udd_nak_out(0)) {
80003c3a:	fe 68 01 30 	mov	r8,-130768
80003c3e:	70 08       	ld.w	r8,r8[0x0]
80003c40:	e2 18 00 08 	andl	r8,0x8,COH
80003c44:	c1 80       	breq	80003c74 <udd_interrupt+0x2e4>
		// Overflow on OUT packet
		udd_ack_nak_out(0);
80003c46:	30 89       	mov	r9,8
80003c48:	fe 68 01 60 	mov	r8,-130720
80003c4c:	91 09       	st.w	r8[0x0],r9
}


static void udd_ctrl_overflow(void)
{
	if (Is_udd_in_send(0))
80003c4e:	fe 68 01 30 	mov	r8,-130768
80003c52:	70 08       	ld.w	r8,r8[0x0]
80003c54:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003c58:	e0 81 01 0c 	brne	80003e70 <udd_interrupt+0x4e0>
		return;	// overflow ignored if IN data is received

	// The case of UDD_EPCTRL_DATA_IN is not managed
	// because the OUT endpoint is already free and OUT ZLP accepted

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
80003c5c:	fe f8 02 3c 	ld.w	r8,pc[572]
80003c60:	70 08       	ld.w	r8,r8[0x0]
80003c62:	58 38       	cp.w	r8,3
80003c64:	e0 81 01 06 	brne	80003e70 <udd_interrupt+0x4e0>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data
		udd_enable_stall_handshake(0);
80003c68:	e8 69 00 00 	mov	r9,524288
80003c6c:	fe 68 01 f0 	mov	r8,-130576
80003c70:	91 09       	st.w	r8[0x0],r9
80003c72:	cf f8       	rjmp	80003e70 <udd_interrupt+0x4e0>
		// Overflow on OUT packet
		udd_ack_nak_out(0);
		udd_ctrl_overflow();
		return true;
	}
	if (Is_udd_nak_in(0)) {
80003c74:	fe 68 01 30 	mov	r8,-130768
80003c78:	70 08       	ld.w	r8,r8[0x0]
80003c7a:	e2 18 00 10 	andl	r8,0x10,COH
80003c7e:	c1 d0       	breq	80003cb8 <udd_interrupt+0x328>
		// Underflow on IN packet
		udd_ack_nak_in(0);
80003c80:	31 09       	mov	r9,16
80003c82:	fe 68 01 60 	mov	r8,-130720
80003c86:	91 09       	st.w	r8[0x0],r9
}


static void udd_ctrl_underflow(void)
{
	if (Is_udd_out_received(0))
80003c88:	fe 68 01 30 	mov	r8,-130768
80003c8c:	70 08       	ld.w	r8,r8[0x0]
80003c8e:	e2 18 00 02 	andl	r8,0x2,COH
80003c92:	e0 81 00 ef 	brne	80003e70 <udd_interrupt+0x4e0>
		return;	// underflow ignored if OUT data is received

	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
80003c96:	fe f8 02 02 	ld.w	r8,pc[514]
80003c9a:	70 08       	ld.w	r8,r8[0x0]
80003c9c:	58 18       	cp.w	r8,1
80003c9e:	c0 41       	brne	80003ca6 <udd_interrupt+0x316>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
80003ca0:	f0 1f 00 88 	mcall	80003ec0 <udd_interrupt+0x530>
80003ca4:	ce 68       	rjmp	80003e70 <udd_interrupt+0x4e0>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
80003ca6:	58 48       	cp.w	r8,4
80003ca8:	e0 81 00 e4 	brne	80003e70 <udd_interrupt+0x4e0>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data
		udd_enable_stall_handshake(0);
80003cac:	e8 69 00 00 	mov	r9,524288
80003cb0:	fe 68 01 f0 	mov	r8,-130576
80003cb4:	91 09       	st.w	r8[0x0],r9
80003cb6:	cd d8       	rjmp	80003e70 <udd_interrupt+0x4e0>
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
80003cb8:	fe 68 00 00 	mov	r8,-131072
80003cbc:	70 48       	ld.w	r8,r8[0x10]
80003cbe:	e6 18 02 00 	andh	r8,0x200,COH
80003cc2:	c3 00       	breq	80003d22 <udd_interrupt+0x392>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
80003cc4:	fe 68 00 00 	mov	r8,-131072
80003cc8:	70 18       	ld.w	r8,r8[0x4]
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
80003cca:	e6 18 02 00 	andh	r8,0x200,COH
80003cce:	c2 a0       	breq	80003d22 <udd_interrupt+0x392>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
			uint32_t nb_remaining;
			udd_disable_endpoint_dma_interrupt(ep);
80003cd0:	30 09       	mov	r9,0
80003cd2:	ea 19 02 00 	orh	r9,0x200
80003cd6:	fe 68 00 00 	mov	r8,-131072
80003cda:	91 59       	st.w	r8[0x14],r9
			// Save number of data no transfered
			nb_remaining = (udd_endpoint_dma_get_status(ep) &
80003cdc:	fe 68 03 10 	mov	r8,-130288
80003ce0:	70 39       	ld.w	r9,r8[0xc]
					>>
					AVR32_USBB_UDDMA1_STATUS_CH_BYTE_CNT_OFFSET;
			// Get job corresponding at endpoint
			ptr_job = &udd_ep_job[ep - 1];
			// Update number of data transfered
			ptr_job->buf_size -= nb_remaining;
80003ce2:	4f 98       	lddpc	r8,80003ec4 <udd_interrupt+0x534>
80003ce4:	b1 89       	lsr	r9,0x10
80003ce6:	70 2a       	ld.w	r10,r8[0x8]
80003ce8:	12 1a       	sub	r10,r9
80003cea:	91 2a       	st.w	r8[0x8],r10

			if (!Is_udd_endpoint_in(ep)) {
80003cec:	fe 68 01 04 	mov	r8,-130812
80003cf0:	70 08       	ld.w	r8,r8[0x0]
80003cf2:	e2 18 01 00 	andl	r8,0x100,COH
80003cf6:	c0 71       	brne	80003d04 <udd_interrupt+0x374>
				// Disable autoswitch bank on OUT
				udd_disable_endpoint_bank_autoswitch(ep);
80003cf8:	fe 68 01 04 	mov	r8,-130812
80003cfc:	70 09       	ld.w	r9,r8[0x0]
80003cfe:	a9 d9       	cbr	r9,0x9
80003d00:	91 09       	st.w	r8[0x0],r9
80003d02:	c0 b8       	rjmp	80003d18 <udd_interrupt+0x388>
			} else {
				// Wait end of background transfer on IN endpoint before disabled autoswitch bank
				udd_enable_endpoint_interrupt(ep);
80003d04:	e0 69 20 00 	mov	r9,8192
80003d08:	fe 68 00 00 	mov	r8,-131072
80003d0c:	91 69       	st.w	r8[0x18],r9
				udd_enable_bank_interrupt(ep);
80003d0e:	e0 69 10 00 	mov	r9,4096
80003d12:	fe 68 01 f4 	mov	r8,-130572
80003d16:	91 09       	st.w	r8[0x0],r9
			}
			// Call callback to signal end of transfer
			udd_ep_finish_job(&udd_ep_job[ep - 1], false);
80003d18:	30 0b       	mov	r11,0
80003d1a:	4e bc       	lddpc	r12,80003ec4 <udd_interrupt+0x534>
80003d1c:	f0 1f 00 6b 	mcall	80003ec8 <udd_interrupt+0x538>
80003d20:	ca 88       	rjmp	80003e70 <udd_interrupt+0x4e0>
			return true;
		}
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)
80003d22:	fe 68 00 00 	mov	r8,-131072
80003d26:	70 48       	ld.w	r8,r8[0x10]
80003d28:	e2 18 20 00 	andl	r8,0x2000,COH
80003d2c:	e0 80 00 ac 	breq	80003e84 <udd_interrupt+0x4f4>
				&& (0 == udd_nb_busy_bank(ep))) {
80003d30:	fe 68 01 34 	mov	r8,-130764
80003d34:	70 08       	ld.w	r8,r8[0x0]
			// Call callback to signal end of transfer
			udd_ep_finish_job(&udd_ep_job[ep - 1], false);
			return true;
		}
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)
80003d36:	f1 d8 c1 82 	bfextu	r8,r8,0xc,0x2
80003d3a:	e0 81 00 a5 	brne	80003e84 <udd_interrupt+0x4f4>
				&& (0 == udd_nb_busy_bank(ep))) {
			// End of background transfer on IN endpoint
			udd_disable_bank_interrupt(ep);
80003d3e:	e0 69 10 00 	mov	r9,4096
80003d42:	fe 68 02 24 	mov	r8,-130524
80003d46:	91 09       	st.w	r8[0x0],r9
			udd_disable_endpoint_interrupt(ep);
80003d48:	e0 69 20 00 	mov	r9,8192
80003d4c:	fe 68 00 00 	mov	r8,-131072
80003d50:	91 59       	st.w	r8[0x14],r9
			// If no new transfer running then disable autoswitch bank
			if (!udd_ep_job[ep - 1].busy) {
80003d52:	4d d8       	lddpc	r8,80003ec4 <udd_interrupt+0x534>
80003d54:	70 08       	ld.w	r8,r8[0x0]
80003d56:	58 08       	cp.w	r8,0
80003d58:	c0 65       	brlt	80003d64 <udd_interrupt+0x3d4>
				udd_disable_endpoint_bank_autoswitch(ep);
80003d5a:	fe 68 01 04 	mov	r8,-130812
80003d5e:	70 09       	ld.w	r9,r8[0x0]
80003d60:	a9 d9       	cbr	r9,0x9
80003d62:	91 09       	st.w	r8[0x0],r9
			}
			// If a stall has been requested during backgound transfer then execute it
			if (udd_ep_job[ep - 1].stall_requested) {
80003d64:	4d 88       	lddpc	r8,80003ec4 <udd_interrupt+0x534>
80003d66:	70 09       	ld.w	r9,r8[0x0]
80003d68:	f3 d9 c3 c1 	bfextu	r9,r9,0x1e,0x1
80003d6c:	30 08       	mov	r8,0
80003d6e:	f0 09 18 00 	cp.b	r9,r8
80003d72:	c7 f0       	breq	80003e70 <udd_interrupt+0x4e0>
				udd_ep_job[ep - 1].stall_requested = false;
80003d74:	4d 48       	lddpc	r8,80003ec4 <udd_interrupt+0x534>
80003d76:	70 09       	ld.w	r9,r8[0x0]
80003d78:	30 0a       	mov	r10,0
80003d7a:	f3 da d3 c1 	bfins	r9,r10,0x1e,0x1
80003d7e:	91 09       	st.w	r8[0x0],r9
				udd_enable_stall_handshake(ep);
80003d80:	fe 68 01 f4 	mov	r8,-130572
80003d84:	e8 69 00 00 	mov	r9,524288
80003d88:	91 09       	st.w	r8[0x0],r9
				udd_reset_data_toggle(ep);
80003d8a:	e4 69 00 00 	mov	r9,262144
80003d8e:	91 09       	st.w	r8[0x0],r9
80003d90:	c7 08       	rjmp	80003e70 <udd_interrupt+0x4e0>
		goto udd_interrupt_end;	// Interrupt acked by bulk/interrupt/isochronous endpoint managed
#endif

	// USB bus reset detection
	if (Is_udd_reset()) {
		udd_ack_reset();
80003d92:	30 89       	mov	r9,8
80003d94:	fe 68 00 00 	mov	r8,-131072
80003d98:	91 29       	st.w	r8[0x8],r9
static void udd_ep_job_table_kill(void)
{
	uint8_t i;
	// For each endpoint, kill job
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_finish_job(&udd_ep_job[i], true);
80003d9a:	30 1b       	mov	r11,1
80003d9c:	4c ac       	lddpc	r12,80003ec4 <udd_interrupt+0x534>
80003d9e:	f0 1f 00 4b 	mcall	80003ec8 <udd_interrupt+0x538>
		// Abort all jobs on-going
#if (0!=USB_DEVICE_MAX_EP)
		udd_ep_job_table_kill();
#endif
		// Reset USB Device Stack Core
		udc_reset();
80003da2:	f0 1f 00 4b 	mcall	80003ecc <udd_interrupt+0x53c>
		// Reset endpoint control
		udd_reset_ep_ctrl();
80003da6:	f0 1f 00 4b 	mcall	80003ed0 <udd_interrupt+0x540>
		// Reset endpoint control management
		udd_ctrl_init();
80003daa:	f0 1f 00 3e 	mcall	80003ea0 <udd_interrupt+0x510>
		goto udd_interrupt_end;
80003dae:	c6 18       	rjmp	80003e70 <udd_interrupt+0x4e0>
	}

	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
80003db0:	fe 68 00 00 	mov	r8,-131072
80003db4:	70 48       	ld.w	r8,r8[0x10]
80003db6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003dba:	c1 d0       	breq	80003df4 <udd_interrupt+0x464>
80003dbc:	fe 68 00 00 	mov	r8,-131072
80003dc0:	70 18       	ld.w	r8,r8[0x4]
80003dc2:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003dc6:	c1 70       	breq	80003df4 <udd_interrupt+0x464>
		otg_unfreeze_clock();
80003dc8:	fe 68 00 00 	mov	r8,-131072
80003dcc:	f0 f9 08 00 	ld.w	r9,r8[2048]
80003dd0:	af c9       	cbr	r9,0xe
80003dd2:	f1 49 08 00 	st.w	r8[2048],r9
		// The suspend interrupt is automatic acked when a wakeup occur
		udd_disable_suspend_interrupt();
80003dd6:	30 19       	mov	r9,1
80003dd8:	91 59       	st.w	r8[0x14],r9
		udd_enable_wake_up_interrupt();
80003dda:	31 09       	mov	r9,16
80003ddc:	91 69       	st.w	r8[0x18],r9
		otg_freeze_clock();	// Mandatory to exit of sleep mode after a wakeup event
80003dde:	f0 f9 08 00 	ld.w	r9,r8[2048]
80003de2:	af a9       	sbr	r9,0xe
80003de4:	f1 49 08 00 	st.w	r8[2048],r9
		udd_sleep_mode(false);	// Enter in SUSPEND mode
80003de8:	30 0c       	mov	r12,0
80003dea:	f0 1f 00 3b 	mcall	80003ed4 <udd_interrupt+0x544>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
80003dee:	f0 1f 00 3b 	mcall	80003ed8 <udd_interrupt+0x548>
#endif
		goto udd_interrupt_end;
80003df2:	c3 f8       	rjmp	80003e70 <udd_interrupt+0x4e0>
	}

	if (Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) {
80003df4:	fe 68 00 00 	mov	r8,-131072
80003df8:	70 48       	ld.w	r8,r8[0x10]
80003dfa:	e2 18 00 10 	andl	r8,0x10,COH
80003dfe:	c2 30       	breq	80003e44 <udd_interrupt+0x4b4>
80003e00:	fe 68 00 00 	mov	r8,-131072
80003e04:	70 18       	ld.w	r8,r8[0x4]
80003e06:	e2 18 00 10 	andl	r8,0x10,COH
80003e0a:	c1 d0       	breq	80003e44 <udd_interrupt+0x4b4>
		// Ack wakeup interrupt and enable suspend interrupt
		otg_unfreeze_clock();
80003e0c:	fe 68 00 00 	mov	r8,-131072
80003e10:	f0 f9 08 00 	ld.w	r9,r8[2048]
80003e14:	af c9       	cbr	r9,0xe
80003e16:	f1 49 08 00 	st.w	r8[2048],r9
		// Check USB clock ready after suspend and eventually sleep USB clock
		while( !Is_clock_usable() ) {
80003e1a:	c0 58       	rjmp	80003e24 <udd_interrupt+0x494>
			if(Is_udd_suspend()) break;   // In case of USB state change in HS
80003e1c:	70 19       	ld.w	r9,r8[0x4]
80003e1e:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80003e22:	c0 61       	brne	80003e2e <udd_interrupt+0x49e>

	if (Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) {
		// Ack wakeup interrupt and enable suspend interrupt
		otg_unfreeze_clock();
		// Check USB clock ready after suspend and eventually sleep USB clock
		while( !Is_clock_usable() ) {
80003e24:	f0 f9 08 04 	ld.w	r9,r8[2052]
80003e28:	e2 19 40 00 	andl	r9,0x4000,COH
80003e2c:	cf 80       	breq	80003e1c <udd_interrupt+0x48c>
			if(Is_udd_suspend()) break;   // In case of USB state change in HS
		};
		// The wakeup interrupt is automatic acked when a suspend occur
		udd_disable_wake_up_interrupt();
80003e2e:	fe 68 00 00 	mov	r8,-131072
80003e32:	31 09       	mov	r9,16
80003e34:	91 59       	st.w	r8[0x14],r9
		udd_enable_suspend_interrupt();
80003e36:	30 1c       	mov	r12,1
80003e38:	91 6c       	st.w	r8[0x18],r12
		udd_sleep_mode(true);	// Enter in IDLE mode
80003e3a:	f0 1f 00 27 	mcall	80003ed4 <udd_interrupt+0x544>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
80003e3e:	f0 1f 00 28 	mcall	80003edc <udd_interrupt+0x54c>
#endif
		goto udd_interrupt_end;
80003e42:	c1 78       	rjmp	80003e70 <udd_interrupt+0x4e0>
	}

	if (Is_udd_vbus_transition()) {
80003e44:	fe 68 00 00 	mov	r8,-131072
80003e48:	f0 f8 08 04 	ld.w	r8,r8[2052]
80003e4c:	e2 18 00 02 	andl	r8,0x2,COH
80003e50:	c1 00       	breq	80003e70 <udd_interrupt+0x4e0>
		// Ack VBus transition and send status to high level
		otg_unfreeze_clock();
80003e52:	fe 68 00 00 	mov	r8,-131072
80003e56:	f0 f9 08 00 	ld.w	r9,r8[2048]
80003e5a:	af c9       	cbr	r9,0xe
80003e5c:	f1 49 08 00 	st.w	r8[2048],r9
		udd_ack_vbus_transition();
80003e60:	30 29       	mov	r9,2
80003e62:	f1 49 08 08 	st.w	r8[2056],r9
		otg_freeze_clock();
80003e66:	f0 f9 08 00 	ld.w	r9,r8[2048]
80003e6a:	af a9       	sbr	r9,0xe
80003e6c:	f1 49 08 00 	st.w	r8[2048],r9
		UDC_VBUS_EVENT(Is_udd_vbus_high());
#endif
		goto udd_interrupt_end;
	}
udd_interrupt_end:
	otg_data_memory_barrier();
80003e70:	fe 68 00 00 	mov	r8,-131072
80003e74:	f0 f8 08 18 	ld.w	r8,r8[2072]
	return;
}
80003e78:	d4 02       	popm	lr
80003e7a:	d6 03       	rete
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
	for (i = 0; i < nb_data; i++) {
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_nb_trans += nb_data;
80003e7c:	48 f9       	lddpc	r9,80003eb8 <udd_interrupt+0x528>
80003e7e:	b2 08       	st.h	r9[0x0],r8
80003e80:	fe 9f fe 92 	bral	80003ba4 <udd_interrupt+0x214>
	if (udd_ep_interrupt())
		goto udd_interrupt_end;	// Interrupt acked by bulk/interrupt/isochronous endpoint managed
#endif

	// USB bus reset detection
	if (Is_udd_reset()) {
80003e84:	fe 68 00 00 	mov	r8,-131072
80003e88:	70 18       	ld.w	r8,r8[0x4]
80003e8a:	e2 18 00 08 	andl	r8,0x8,COH
80003e8e:	c9 10       	breq	80003db0 <udd_interrupt+0x420>
80003e90:	c8 1b       	rjmp	80003d92 <udd_interrupt+0x402>
80003e92:	00 00       	add	r0,r0
80003e94:	80 00       	ld.sh	r0,r0[0x0]
80003e96:	79 bc       	ld.w	r12,r12[0x6c]
80003e98:	00 00       	add	r0,r0
80003e9a:	01 c8       	ld.ub	r8,r0[0x4]
80003e9c:	80 00       	ld.sh	r0,r0[0x0]
80003e9e:	32 d8       	mov	r8,45
80003ea0:	80 00       	ld.sh	r0,r0[0x0]
80003ea2:	35 0c       	mov	r12,80
80003ea4:	80 00       	ld.sh	r0,r0[0x0]
80003ea6:	32 c0       	mov	r0,44
80003ea8:	00 00       	add	r0,r0
80003eaa:	04 28       	rsub	r8,r2
80003eac:	80 00       	ld.sh	r0,r0[0x0]
80003eae:	71 80       	ld.w	r0,r8[0x60]
80003eb0:	00 00       	add	r0,r0
80003eb2:	01 cc       	ld.ub	r12,r0[0x4]
80003eb4:	00 00       	add	r0,r0
80003eb6:	01 b0       	ld.ub	r0,r0[0x3]
80003eb8:	00 00       	add	r0,r0
80003eba:	01 c6       	ld.ub	r6,r0[0x4]
80003ebc:	80 00       	ld.sh	r0,r0[0x0]
80003ebe:	36 50       	mov	r0,101
80003ec0:	80 00       	ld.sh	r0,r0[0x0]
80003ec2:	35 40       	mov	r0,84
80003ec4:	00 00       	add	r0,r0
80003ec6:	01 b4       	ld.ub	r4,r0[0x3]
80003ec8:	80 00       	ld.sh	r0,r0[0x0]
80003eca:	32 ec       	mov	r12,46
80003ecc:	80 00       	ld.sh	r0,r0[0x0]
80003ece:	71 10       	ld.w	r0,r8[0x44]
80003ed0:	80 00       	ld.sh	r0,r0[0x0]
80003ed2:	35 6c       	mov	r12,86
80003ed4:	80 00       	ld.sh	r0,r0[0x0]
80003ed6:	34 bc       	mov	r12,75
80003ed8:	80 00       	ld.sh	r0,r0[0x0]
80003eda:	76 ec       	ld.w	r12,r11[0x38]
80003edc:	80 00       	ld.sh	r0,r0[0x0]
80003ede:	76 5c       	ld.w	r12,r11[0x14]

80003ee0 <fat_check_open>:
//! @return    true  a file is opened
//! @return    false otherwise
//!
Bool  fat_check_open( void )
{
   if( Fat_file_isnot_open() )
80003ee0:	48 68       	lddpc	r8,80003ef8 <fat_check_open+0x18>
80003ee2:	11 89       	ld.ub	r9,r8[0x0]
80003ee4:	30 08       	mov	r8,0
80003ee6:	f0 09 18 00 	cp.b	r9,r8
80003eea:	c0 20       	breq	80003eee <fat_check_open+0xe>
80003eec:	5e ff       	retal	1
   {
      fs_g_status = FS_ERR_FILE_NO_OPEN;
80003eee:	31 79       	mov	r9,23
80003ef0:	48 38       	lddpc	r8,80003efc <fat_check_open+0x1c>
80003ef2:	b0 89       	st.b	r8[0x0],r9
80003ef4:	5e fd       	retal	0
80003ef6:	00 00       	add	r0,r0
80003ef8:	00 00       	add	r0,r0
80003efa:	04 44       	or	r4,r2
80003efc:	00 00       	add	r0,r0
80003efe:	06 d4       	st.w	--r3,r4

80003f00 <fat_check_select>:
//! @return    true  a file is selected
//! @return    false otherwise
//!
Bool  fat_check_select( void )
{
   if (FS_NO_SEL == fs_g_nav_fast.u16_entry_pos_sel_file)
80003f00:	48 68       	lddpc	r8,80003f18 <fat_check_select+0x18>
80003f02:	90 19       	ld.sh	r9,r8[0x2]
80003f04:	3f f8       	mov	r8,-1
80003f06:	f0 09 19 00 	cp.h	r9,r8
80003f0a:	c0 20       	breq	80003f0e <fat_check_select+0xe>
80003f0c:	5e ff       	retal	1
   {
      fs_g_status = FS_ERR_NO_FILE_SEL;
80003f0e:	30 f9       	mov	r9,15
80003f10:	48 38       	lddpc	r8,80003f1c <fat_check_select+0x1c>
80003f12:	b0 89       	st.b	r8[0x0],r9
80003f14:	5e fd       	retal	0
80003f16:	00 00       	add	r0,r0
80003f18:	00 00       	add	r0,r0
80003f1a:	06 d0       	st.w	--r3,r0
80003f1c:	00 00       	add	r0,r0
80003f1e:	06 d4       	st.w	--r3,r4

80003f20 <fat_check_is_file>:
//! @return    true  It is a file and not a directory
//! @return    false otherwise
//!
Bool  fat_check_is_file( void )
{
   if( Fat_is_not_a_file )
80003f20:	48 58       	lddpc	r8,80003f34 <fat_check_is_file+0x14>
80003f22:	11 a8       	ld.ub	r8,r8[0x2]
80003f24:	e2 18 00 18 	andl	r8,0x18,COH
80003f28:	c0 21       	brne	80003f2c <fat_check_is_file+0xc>
80003f2a:	5e ff       	retal	1
   {
      fs_g_status = FS_ERR_NO_FILE;   // It isn't a file, it is a directory or a volume id
80003f2c:	31 39       	mov	r9,19
80003f2e:	48 38       	lddpc	r8,80003f38 <fat_check_is_file+0x18>
80003f30:	b0 89       	st.b	r8[0x0],r9
80003f32:	5e fd       	retal	0
80003f34:	00 00       	add	r0,r0
80003f36:	04 44       	or	r4,r2
80003f38:	00 00       	add	r0,r0
80003f3a:	06 d4       	st.w	--r3,r4

80003f3c <fat_checkcluster>:
//!   fs_g_cluster.u32_val       value to check
//! @endverbatim
//!
uint8_t    fat_checkcluster( void )
{
  if ( !fs_g_cluster.u32_val )
80003f3c:	49 68       	lddpc	r8,80003f94 <fat_checkcluster+0x58>
80003f3e:	70 18       	ld.w	r8,r8[0x4]
80003f40:	58 08       	cp.w	r8,0
80003f42:	c0 21       	brne	80003f46 <fat_checkcluster+0xa>
80003f44:	5e ff       	retal	1
    return FS_CLUS_BAD;

  // Cluster bad if (FAT12 == 0x0FF7) (FAT16 == 0xFFF7) (FAT32 == 0x0FFFFFF7)
  // Last cluster if (FAT12 > 0x0FF7) (FAT16 > 0xFFF7) (FAT32 > 0x0FFFFFF7)
  if ( Is_fat32 )
80003f46:	49 59       	lddpc	r9,80003f98 <fat_checkcluster+0x5c>
80003f48:	13 89       	ld.ub	r9,r9[0x0]
80003f4a:	30 3a       	mov	r10,3
80003f4c:	f4 09 18 00 	cp.b	r9,r10
80003f50:	c0 a1       	brne	80003f64 <fat_checkcluster+0x28>
  {
    if (fs_g_cluster.u32_val >= 0x0FFFFFF8)
80003f52:	e0 69 ff f7 	mov	r9,65527
80003f56:	ea 19 0f ff 	orh	r9,0xfff
80003f5a:	12 38       	cp.w	r8,r9
80003f5c:	e0 8b 00 19 	brhi	80003f8e <fat_checkcluster+0x52>
80003f60:	5f 0c       	sreq	r12
80003f62:	5e fc       	retal	r12
      return FS_CLUS_END;
    else if (fs_g_cluster.u32_val == 0x0FFFFFF7)
      return FS_CLUS_BAD;
  }
  else if ( Is_fat16 )
80003f64:	30 2a       	mov	r10,2
80003f66:	f4 09 18 00 	cp.b	r9,r10
80003f6a:	c0 71       	brne	80003f78 <fat_checkcluster+0x3c>
  {
    if (fs_g_cluster.u32_val >= 0xFFF8)
80003f6c:	e0 48 ff f7 	cp.w	r8,65527
80003f70:	e0 8b 00 0f 	brhi	80003f8e <fat_checkcluster+0x52>
80003f74:	5f 0c       	sreq	r12
80003f76:	5e fc       	retal	r12
      return FS_CLUS_END;
    else if (fs_g_cluster.u32_val == 0xFFF7)
      return FS_CLUS_BAD;
  }
  else if ( Is_fat12 )
80003f78:	30 1a       	mov	r10,1
80003f7a:	f4 09 18 00 	cp.b	r9,r10
80003f7e:	c0 20       	breq	80003f82 <fat_checkcluster+0x46>
80003f80:	5e fd       	retal	0
  {
    if (fs_g_cluster.u32_val >= 0xFF8)
80003f82:	e0 48 0f f7 	cp.w	r8,4087
80003f86:	e0 8b 00 04 	brhi	80003f8e <fat_checkcluster+0x52>
80003f8a:	5f 0c       	sreq	r12
80003f8c:	5e fc       	retal	r12
80003f8e:	30 2c       	mov	r12,2
    else if (fs_g_cluster.u32_val == 0xFF7)
      return FS_CLUS_BAD;
  }

  return FS_CLUS_OK;
}
80003f90:	5e fc       	retal	r12
80003f92:	00 00       	add	r0,r0
80003f94:	00 00       	add	r0,r0
80003f96:	07 24       	ld.uh	r4,r3++
80003f98:	00 00       	add	r0,r0
80003f9a:	06 d0       	st.w	--r3,r0

80003f9c <fat_cache_clusterlist_reset>:
//! This function resets the cluster list caches
//!
void  fat_cache_clusterlist_reset( void )
{
   uint8_t u8_i;
   fs_g_u8_current_cache=0;
80003f9c:	30 0a       	mov	r10,0
80003f9e:	48 88       	lddpc	r8,80003fbc <fat_cache_clusterlist_reset+0x20>
80003fa0:	b0 8a       	st.b	r8[0x0],r10
   for( u8_i=0; u8_i<(FS_NB_CACHE_CLUSLIST*2); u8_i++ )
   {
      // The cache list is splited in two cache (file cluster list and directory cluster list)
      fs_g_cache_clusterlist[u8_i].b_cache_file = (u8_i<FS_NB_CACHE_CLUSLIST)?true:false;
80003fa2:	48 88       	lddpc	r8,80003fc0 <fat_cache_clusterlist_reset+0x24>
80003fa4:	30 19       	mov	r9,1
80003fa6:	b0 89       	st.b	r8[0x0],r9
      fs_g_cache_clusterlist[u8_i].u8_lun = 0xFF;
80003fa8:	3f f9       	mov	r9,-1
80003faa:	b0 a9       	st.b	r8[0x2],r9
      fs_g_cache_clusterlist[u8_i].u8_level_use = 0xFF;
80003fac:	b0 99       	st.b	r8[0x1],r9
   uint8_t u8_i;
   fs_g_u8_current_cache=0;
   for( u8_i=0; u8_i<(FS_NB_CACHE_CLUSLIST*2); u8_i++ )
   {
      // The cache list is splited in two cache (file cluster list and directory cluster list)
      fs_g_cache_clusterlist[u8_i].b_cache_file = (u8_i<FS_NB_CACHE_CLUSLIST)?true:false;
80003fae:	f1 6a 00 14 	st.b	r8[20],r10
      fs_g_cache_clusterlist[u8_i].u8_lun = 0xFF;
80003fb2:	f1 69 00 16 	st.b	r8[22],r9
      fs_g_cache_clusterlist[u8_i].u8_level_use = 0xFF;
80003fb6:	f1 69 00 15 	st.b	r8[21],r9
   }
}
80003fba:	5e fc       	retal	r12
80003fbc:	00 00       	add	r0,r0
80003fbe:	06 d6       	st.w	--r3,r6
80003fc0:	00 00       	add	r0,r0
80003fc2:	04 58       	eor	r8,r2

80003fc4 <fat_cache_clusterlist_update_start>:
//! This function initializes a cache in cluster list caches
//!
//! @param     b_for_file  If true then it is a file cluster list else a directory cluster list  <br>
//!
void  fat_cache_clusterlist_update_start( Bool b_for_file )
{
80003fc4:	48 c9       	lddpc	r9,80003ff4 <fat_cache_clusterlist_update_start+0x30>
80003fc6:	13 88       	ld.ub	r8,r9[0x0]
80003fc8:	f8 08 18 00 	cp.b	r8,r12
80003fcc:	5f 18       	srne	r8
         if( (FS_NB_CACHE_CLUSLIST-2) < fs_g_cache_clusterlist[u8_i].u8_level_use )
#endif
            break;
      }
   }
   fs_g_u8_current_cache = u8_i;
80003fce:	48 ba       	lddpc	r10,80003ff8 <fat_cache_clusterlist_update_start+0x34>
80003fd0:	b4 88       	st.b	r10[0x0],r8
   fs_g_cache_clusterlist[fs_g_u8_current_cache].b_cache_file = b_for_file;
80003fd2:	f0 0a 15 02 	lsl	r10,r8,0x2
80003fd6:	10 0a       	add	r10,r8
80003fd8:	f2 0a 00 28 	add	r8,r9,r10<<0x2
80003fdc:	b0 8c       	st.b	r8[0x0],r12
   fs_g_cache_clusterlist[fs_g_u8_current_cache].u8_lun       = 0xFF;                     // unvalid cache
80003fde:	3f fb       	mov	r11,-1
80003fe0:	b0 ab       	st.b	r8[0x2],r11
   fs_g_cache_clusterlist[fs_g_u8_current_cache].u32_cluster  = fs_g_cluster.u32_pos;
80003fe2:	2f fa       	sub	r10,-1
80003fe4:	48 6b       	lddpc	r11,80003ffc <fat_cache_clusterlist_update_start+0x38>
80003fe6:	76 0b       	ld.w	r11,r11[0x0]
80003fe8:	f2 0a 09 2b 	st.w	r9[r10<<0x2],r11
   fs_g_cache_clusterlist[fs_g_u8_current_cache].u32_start    = fs_g_seg.u32_size_or_pos;
80003fec:	48 59       	lddpc	r9,80004000 <fat_cache_clusterlist_update_start+0x3c>
80003fee:	72 19       	ld.w	r9,r9[0x4]
80003ff0:	91 29       	st.w	r8[0x8],r9
}
80003ff2:	5e fc       	retal	r12
80003ff4:	00 00       	add	r0,r0
80003ff6:	04 58       	eor	r8,r2
80003ff8:	00 00       	add	r0,r0
80003ffa:	06 d6       	st.w	--r3,r6
80003ffc:	00 00       	add	r0,r0
80003ffe:	07 24       	ld.uh	r4,r3++
80004000:	00 00       	add	r0,r0
80004002:	07 2c       	ld.uh	r12,r3++

80004004 <fat_cache_clusterlist_update_select>:
{
   uint8_t u8_i;
   uint8_t u8_level_to_update;
   Bool b_file_cache;

   b_file_cache         = fs_g_cache_clusterlist[ fs_g_u8_current_cache ].b_cache_file;
80004004:	49 88       	lddpc	r8,80004064 <fat_cache_clusterlist_update_select+0x60>
80004006:	11 88       	ld.ub	r8,r8[0x0]
80004008:	49 8a       	lddpc	r10,80004068 <fat_cache_clusterlist_update_select+0x64>
8000400a:	f0 08 00 2b 	add	r11,r8,r8<<0x2
8000400e:	f4 0b 00 2b 	add	r11,r10,r11<<0x2
80004012:	17 89       	ld.ub	r9,r11[0x0]
   u8_level_to_update   = fs_g_cache_clusterlist[ fs_g_u8_current_cache ].u8_level_use;
80004014:	17 9b       	ld.ub	r11,r11[0x1]
   for( u8_i=0; u8_i<(FS_NB_CACHE_CLUSLIST*2); u8_i++ )
   {
      if( fs_g_cache_clusterlist[u8_i].b_cache_file == b_file_cache )
80004016:	15 8a       	ld.ub	r10,r10[0x0]
80004018:	f2 0a 18 00 	cp.b	r10,r9
8000401c:	c0 a1       	brne	80004030 <fat_cache_clusterlist_update_select+0x2c>
         if( u8_level_to_update > fs_g_cache_clusterlist[u8_i].u8_level_use )
8000401e:	49 3a       	lddpc	r10,80004068 <fat_cache_clusterlist_update_select+0x64>
80004020:	15 9a       	ld.ub	r10,r10[0x1]
80004022:	f4 0b 18 00 	cp.b	r11,r10
80004026:	e0 88 00 05 	brls	80004030 <fat_cache_clusterlist_update_select+0x2c>
           fs_g_cache_clusterlist[u8_i].u8_level_use++;
8000402a:	2f fa       	sub	r10,-1
8000402c:	48 fc       	lddpc	r12,80004068 <fat_cache_clusterlist_update_select+0x64>
8000402e:	b8 9a       	st.b	r12[0x1],r10

   b_file_cache         = fs_g_cache_clusterlist[ fs_g_u8_current_cache ].b_cache_file;
   u8_level_to_update   = fs_g_cache_clusterlist[ fs_g_u8_current_cache ].u8_level_use;
   for( u8_i=0; u8_i<(FS_NB_CACHE_CLUSLIST*2); u8_i++ )
   {
      if( fs_g_cache_clusterlist[u8_i].b_cache_file == b_file_cache )
80004030:	48 ea       	lddpc	r10,80004068 <fat_cache_clusterlist_update_select+0x64>
80004032:	f5 3a 00 14 	ld.ub	r10,r10[20]
80004036:	f2 0a 18 00 	cp.b	r10,r9
8000403a:	c0 c1       	brne	80004052 <fat_cache_clusterlist_update_select+0x4e>
         if( u8_level_to_update > fs_g_cache_clusterlist[u8_i].u8_level_use )
8000403c:	48 b9       	lddpc	r9,80004068 <fat_cache_clusterlist_update_select+0x64>
8000403e:	f3 39 00 15 	ld.ub	r9,r9[21]
80004042:	f2 0b 18 00 	cp.b	r11,r9
80004046:	e0 88 00 06 	brls	80004052 <fat_cache_clusterlist_update_select+0x4e>
           fs_g_cache_clusterlist[u8_i].u8_level_use++;
8000404a:	2f f9       	sub	r9,-1
8000404c:	48 7a       	lddpc	r10,80004068 <fat_cache_clusterlist_update_select+0x64>
8000404e:	f5 69 00 15 	st.b	r10[21],r9
   }
   fs_g_cache_clusterlist[  fs_g_u8_current_cache  ].u8_level_use = 0;
80004052:	f0 08 00 28 	add	r8,r8,r8<<0x2
80004056:	48 59       	lddpc	r9,80004068 <fat_cache_clusterlist_update_select+0x64>
80004058:	f2 08 00 28 	add	r8,r9,r8<<0x2
8000405c:	30 09       	mov	r9,0
8000405e:	b0 99       	st.b	r8[0x1],r9
}
80004060:	5e fc       	retal	r12
80004062:	00 00       	add	r0,r0
80004064:	00 00       	add	r0,r0
80004066:	06 d6       	st.w	--r3,r6
80004068:	00 00       	add	r0,r0
8000406a:	04 58       	eor	r8,r2

8000406c <fat_cache_clusterlist_update_finish>:


//! This function updates a cache of cluster list caches
//!
void  fat_cache_clusterlist_update_finish( void )
{
8000406c:	eb cd 40 c0 	pushm	r6-r7,lr
   uint8_t u8_cluster_offset = fs_g_cache_clusterlist[fs_g_u8_current_cache].u32_start % fs_g_nav.u8_BPB_SecPerClus;
80004070:	49 08       	lddpc	r8,800040b0 <fat_cache_clusterlist_update_finish+0x44>
80004072:	11 88       	ld.ub	r8,r8[0x0]
80004074:	f0 08 00 28 	add	r8,r8,r8<<0x2
80004078:	48 f9       	lddpc	r9,800040b4 <fat_cache_clusterlist_update_finish+0x48>
8000407a:	f2 08 00 28 	add	r8,r9,r8<<0x2
8000407e:	f0 ca ff f8 	sub	r10,r8,-8
80004082:	48 eb       	lddpc	r11,800040b8 <fat_cache_clusterlist_update_finish+0x4c>
80004084:	17 97       	ld.ub	r7,r11[0x1]
80004086:	74 09       	ld.w	r9,r10[0x0]
80004088:	f2 07 0d 06 	divu	r6,r9,r7
8000408c:	0e 99       	mov	r9,r7
8000408e:	5c 59       	castu.b	r9
   fs_g_cache_clusterlist[fs_g_u8_current_cache].u8_lun       = fs_g_nav.u8_lun;          // valid cache
80004090:	17 8b       	ld.ub	r11,r11[0x0]
80004092:	b0 ab       	st.b	r8[0x2],r11
   fs_g_cache_clusterlist[fs_g_u8_current_cache].u32_start   -= u8_cluster_offset;
80004094:	74 0b       	ld.w	r11,r10[0x0]
80004096:	12 1b       	sub	r11,r9
80004098:	95 0b       	st.w	r10[0x0],r11
   fs_g_cache_clusterlist[fs_g_u8_current_cache].u32_addr     = fs_g_seg.u32_addr - u8_cluster_offset;
8000409a:	48 9a       	lddpc	r10,800040bc <fat_cache_clusterlist_update_finish+0x50>
8000409c:	74 0b       	ld.w	r11,r10[0x0]
8000409e:	12 1b       	sub	r11,r9
800040a0:	91 3b       	st.w	r8[0xc],r11
   fs_g_cache_clusterlist[fs_g_u8_current_cache].u32_size     = fs_g_seg.u32_size_or_pos + u8_cluster_offset;
800040a2:	74 1a       	ld.w	r10,r10[0x4]
800040a4:	14 09       	add	r9,r10
800040a6:	91 49       	st.w	r8[0x10],r9

   // Update the "level used" of cache
   fat_cache_clusterlist_update_select();
800040a8:	f0 1f 00 06 	mcall	800040c0 <fat_cache_clusterlist_update_finish+0x54>
}
800040ac:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800040b0:	00 00       	add	r0,r0
800040b2:	06 d6       	st.w	--r3,r6
800040b4:	00 00       	add	r0,r0
800040b6:	04 58       	eor	r8,r2
800040b8:	00 00       	add	r0,r0
800040ba:	06 84       	andn	r4,r3
800040bc:	00 00       	add	r0,r0
800040be:	07 2c       	ld.uh	r12,r3++
800040c0:	80 00       	ld.sh	r0,r0[0x0]
800040c2:	40 04       	lddsp	r4,sp[0x0]

800040c4 <fat_cache_clusterlist_update_read>:
//!
//! @return    true  cluster list found and global variable fs_g_seg updated
//! @return    false no found in cluster list caches
//!
Bool  fat_cache_clusterlist_update_read( Bool b_for_file )
{
800040c4:	eb cd 40 c0 	pushm	r6-r7,lr
   uint32_t u32_tmp;
   uint8_t u8_i;
   for( u8_i=0; u8_i<(FS_NB_CACHE_CLUSLIST*2); u8_i++ )
   {
      if( (fs_g_cache_clusterlist[u8_i].b_cache_file == b_for_file)
      &&  (fs_g_cache_clusterlist[u8_i].u8_lun == fs_g_nav.u8_lun ) )
800040c8:	4c 18       	lddpc	r8,800041cc <fat_cache_clusterlist_update_read+0x108>
800040ca:	11 89       	ld.ub	r9,r8[0x0]
      {
         if( fs_g_cache_clusterlist[u8_i].u32_cluster == fs_g_cluster.u32_pos )
800040cc:	4c 18       	lddpc	r8,800041d0 <fat_cache_clusterlist_update_read+0x10c>
800040ce:	70 0a       	ld.w	r10,r8[0x0]
         {
            if( fs_g_cache_clusterlist[u8_i].u32_start <= fs_g_seg.u32_size_or_pos )
800040d0:	4c 18       	lddpc	r8,800041d4 <fat_cache_clusterlist_update_read+0x110>
800040d2:	70 1b       	ld.w	r11,r8[0x4]
{
   uint32_t u32_tmp;
   uint8_t u8_i;
   for( u8_i=0; u8_i<(FS_NB_CACHE_CLUSLIST*2); u8_i++ )
   {
      if( (fs_g_cache_clusterlist[u8_i].b_cache_file == b_for_file)
800040d4:	4c 18       	lddpc	r8,800041d8 <fat_cache_clusterlist_update_read+0x114>
800040d6:	11 88       	ld.ub	r8,r8[0x0]
800040d8:	f8 08 18 00 	cp.b	r8,r12
800040dc:	c1 11       	brne	800040fe <fat_cache_clusterlist_update_read+0x3a>
800040de:	4b f8       	lddpc	r8,800041d8 <fat_cache_clusterlist_update_read+0x114>
800040e0:	11 a8       	ld.ub	r8,r8[0x2]
800040e2:	f2 08 18 00 	cp.b	r8,r9
800040e6:	c0 c1       	brne	800040fe <fat_cache_clusterlist_update_read+0x3a>
      &&  (fs_g_cache_clusterlist[u8_i].u8_lun == fs_g_nav.u8_lun ) )
      {
         if( fs_g_cache_clusterlist[u8_i].u32_cluster == fs_g_cluster.u32_pos )
800040e8:	4b c8       	lddpc	r8,800041d8 <fat_cache_clusterlist_update_read+0x114>
800040ea:	70 18       	ld.w	r8,r8[0x4]
800040ec:	14 38       	cp.w	r8,r10
800040ee:	c0 81       	brne	800040fe <fat_cache_clusterlist_update_read+0x3a>
         {
            if( fs_g_cache_clusterlist[u8_i].u32_start <= fs_g_seg.u32_size_or_pos )
800040f0:	4b a8       	lddpc	r8,800041d8 <fat_cache_clusterlist_update_read+0x114>
800040f2:	70 28       	ld.w	r8,r8[0x8]
800040f4:	10 3b       	cp.w	r11,r8
800040f6:	c0 43       	brcs	800040fe <fat_cache_clusterlist_update_read+0x3a>
800040f8:	30 0a       	mov	r10,0
800040fa:	14 99       	mov	r9,r10
800040fc:	c1 88       	rjmp	8000412c <fat_cache_clusterlist_update_read+0x68>
{
   uint32_t u32_tmp;
   uint8_t u8_i;
   for( u8_i=0; u8_i<(FS_NB_CACHE_CLUSLIST*2); u8_i++ )
   {
      if( (fs_g_cache_clusterlist[u8_i].b_cache_file == b_for_file)
800040fe:	4b 78       	lddpc	r8,800041d8 <fat_cache_clusterlist_update_read+0x114>
80004100:	f1 38 00 14 	ld.ub	r8,r8[20]
80004104:	f8 08 18 00 	cp.b	r8,r12
80004108:	c5 e1       	brne	800041c4 <fat_cache_clusterlist_update_read+0x100>
8000410a:	4b 48       	lddpc	r8,800041d8 <fat_cache_clusterlist_update_read+0x114>
8000410c:	f1 38 00 16 	ld.ub	r8,r8[22]
80004110:	f2 08 18 00 	cp.b	r8,r9
80004114:	c5 81       	brne	800041c4 <fat_cache_clusterlist_update_read+0x100>
      &&  (fs_g_cache_clusterlist[u8_i].u8_lun == fs_g_nav.u8_lun ) )
      {
         if( fs_g_cache_clusterlist[u8_i].u32_cluster == fs_g_cluster.u32_pos )
80004116:	4b 18       	lddpc	r8,800041d8 <fat_cache_clusterlist_update_read+0x114>
80004118:	70 68       	ld.w	r8,r8[0x18]
8000411a:	14 38       	cp.w	r8,r10
8000411c:	c5 41       	brne	800041c4 <fat_cache_clusterlist_update_read+0x100>
         {
            if( fs_g_cache_clusterlist[u8_i].u32_start <= fs_g_seg.u32_size_or_pos )
8000411e:	4a f8       	lddpc	r8,800041d8 <fat_cache_clusterlist_update_read+0x114>
80004120:	70 78       	ld.w	r8,r8[0x1c]
80004122:	16 38       	cp.w	r8,r11
80004124:	e0 8b 00 50 	brhi	800041c4 <fat_cache_clusterlist_update_read+0x100>
80004128:	30 1a       	mov	r10,1
8000412a:	14 99       	mov	r9,r10
            {
               // The segment research is in or after the cache
               if( fs_g_cache_clusterlist[u8_i].u32_size  > (fs_g_seg.u32_size_or_pos-fs_g_cache_clusterlist[u8_i].u32_start) )
8000412c:	f2 0e 15 02 	lsl	lr,r9,0x2
80004130:	12 0e       	add	lr,r9
80004132:	4a ac       	lddpc	r12,800041d8 <fat_cache_clusterlist_update_read+0x114>
80004134:	f8 0e 00 2c 	add	r12,r12,lr<<0x2
80004138:	78 4c       	ld.w	r12,r12[0x10]
8000413a:	f6 08 01 08 	sub	r8,r11,r8
8000413e:	10 3c       	cp.w	r12,r8
80004140:	e0 88 00 16 	brls	8000416c <fat_cache_clusterlist_update_read+0xa8>
               {
                  //** The segment research is in cache, then compute the segment infos
                  fs_g_seg.u32_size_or_pos -= fs_g_cache_clusterlist[u8_i].u32_start;
                  fs_g_seg.u32_addr = fs_g_cache_clusterlist[u8_i].u32_addr + fs_g_seg.u32_size_or_pos;
80004144:	4a 4b       	lddpc	r11,800041d4 <fat_cache_clusterlist_update_read+0x110>
80004146:	f2 0e 15 02 	lsl	lr,r9,0x2
8000414a:	fc 09 00 09 	add	r9,lr,r9
8000414e:	4a 3e       	lddpc	lr,800041d8 <fat_cache_clusterlist_update_read+0x114>
80004150:	fc 09 00 29 	add	r9,lr,r9<<0x2
80004154:	72 39       	ld.w	r9,r9[0xc]
80004156:	f0 09 00 09 	add	r9,r8,r9
8000415a:	97 09       	st.w	r11[0x0],r9
                  fs_g_seg.u32_size_or_pos = fs_g_cache_clusterlist[u8_i].u32_size - fs_g_seg.u32_size_or_pos;
8000415c:	10 1c       	sub	r12,r8
8000415e:	97 1c       	st.w	r11[0x4],r12
                  fs_g_u8_current_cache = u8_i;
80004160:	49 f8       	lddpc	r8,800041dc <fat_cache_clusterlist_update_read+0x118>
80004162:	b0 8a       	st.b	r8[0x0],r10
                  fat_cache_clusterlist_update_select();
80004164:	f0 1f 00 1f 	mcall	800041e0 <fat_cache_clusterlist_update_read+0x11c>
80004168:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
                  return true;   // the segment is in cluster list cache
               }else{
                  //** It is after the cache then get cache information and continue to read the cluster list in FAT
                  // Store the resultat in this cache
                  fs_g_u8_current_cache = u8_i;
8000416c:	49 c8       	lddpc	r8,800041dc <fat_cache_clusterlist_update_read+0x118>
8000416e:	b0 8a       	st.b	r8[0x0],r10
                  fs_g_cache_clusterlist[fs_g_u8_current_cache].u8_lun       = 0xFF;   // unvalid cache
80004170:	f2 08 15 02 	lsl	r8,r9,0x2
80004174:	f0 09 00 09 	add	r9,r8,r9
80004178:	49 88       	lddpc	r8,800041d8 <fat_cache_clusterlist_update_read+0x114>
8000417a:	f0 09 00 28 	add	r8,r8,r9<<0x2
8000417e:	3f f9       	mov	r9,-1
80004180:	b0 a9       	st.b	r8[0x2],r9
                  // fs_g_cache_clusterlist[fs_g_u8_current_cache].u32_cluster  = fs_g_cluster.u32_pos;  // It is the same cluster start

                  // Get cache information to take time during the next FAT access
                  // Compute the cluster number corresponding at the last cluster of the cluster list cache
                  fs_g_cluster.u32_pos     = ((fs_g_cache_clusterlist[u8_i].u32_addr -fs_g_nav.u32_ptr_fat - fs_g_nav.u32_offset_data + fs_g_cache_clusterlist[u8_i].u32_size -1)
80004182:	70 4c       	ld.w	r12,r8[0x10]
80004184:	49 2a       	lddpc	r10,800041cc <fat_cache_clusterlist_update_read+0x108>
80004186:	15 99       	ld.ub	r9,r10[0x1]
80004188:	70 3e       	ld.w	lr,r8[0xc]
8000418a:	f8 0e 00 0e 	add	lr,r12,lr
8000418e:	20 1e       	sub	lr,1
80004190:	74 57       	ld.w	r7,r10[0x14]
80004192:	fc 07 01 07 	sub	r7,lr,r7
80004196:	74 4a       	ld.w	r10,r10[0x10]
80004198:	14 17       	sub	r7,r10
8000419a:	ee 09 0d 06 	divu	r6,r7,r9
8000419e:	0c 97       	mov	r7,r6
800041a0:	2f e7       	sub	r7,-2
800041a2:	48 ca       	lddpc	r10,800041d0 <fat_cache_clusterlist_update_read+0x10c>
800041a4:	95 07       	st.w	r10[0x0],r7
                                             / fs_g_nav.u8_BPB_SecPerClus) +2;
                  u32_tmp  = fs_g_seg.u32_size_or_pos;                                 // save position ask
                  // Compute the position of the end of cluster list cache, and decrement the position asked
                  fs_g_seg.u32_size_or_pos-= ((fs_g_cache_clusterlist[fs_g_u8_current_cache].u32_start + fs_g_cache_clusterlist[u8_i].u32_size -1)
800041a6:	2f 88       	sub	r8,-8
800041a8:	70 0a       	ld.w	r10,r8[0x0]
800041aa:	14 0c       	add	r12,r10
800041ac:	f8 c7 00 01 	sub	r7,r12,1
800041b0:	ee 09 0d 06 	divu	r6,r7,r9
800041b4:	ad 39       	mul	r9,r6
800041b6:	48 8a       	lddpc	r10,800041d4 <fat_cache_clusterlist_update_read+0x110>
800041b8:	f6 09 01 09 	sub	r9,r11,r9
800041bc:	95 19       	st.w	r10[0x4],r9
                                             / fs_g_nav.u8_BPB_SecPerClus)
                                             * fs_g_nav.u8_BPB_SecPerClus;
                  fs_g_cache_clusterlist[fs_g_u8_current_cache].u32_start = u32_tmp;   // Update cache with the position asked
800041be:	91 0b       	st.w	r8[0x0],r11
800041c0:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
            }
         }
      }
   }
   // No found in cache then read FAT and store the resultat in cache
   fat_cache_clusterlist_update_start(b_for_file);
800041c4:	f0 1f 00 08 	mcall	800041e4 <fat_cache_clusterlist_update_read+0x120>
800041c8:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
800041cc:	00 00       	add	r0,r0
800041ce:	06 84       	andn	r4,r3
800041d0:	00 00       	add	r0,r0
800041d2:	07 24       	ld.uh	r4,r3++
800041d4:	00 00       	add	r0,r0
800041d6:	07 2c       	ld.uh	r12,r3++
800041d8:	00 00       	add	r0,r0
800041da:	04 58       	eor	r8,r2
800041dc:	00 00       	add	r0,r0
800041de:	06 d6       	st.w	--r3,r6
800041e0:	80 00       	ld.sh	r0,r0[0x0]
800041e2:	40 04       	lddsp	r4,sp[0x0]
800041e4:	80 00       	ld.sh	r0,r0[0x0]
800041e6:	3f c4       	mov	r4,-4

800041e8 <fat_entry_is_dir>:
//! @return    true,    this entry is a directory
//! @return    false,   otherwise
//!
Bool  fat_entry_is_dir(void)
{
   fs_g_status = FS_ERR_NO_DIR;
800041e8:	30 d9       	mov	r9,13
800041ea:	48 48       	lddpc	r8,800041f8 <fat_entry_is_dir+0x10>
800041ec:	b0 89       	st.b	r8[0x0],r9
800041ee:	48 48       	lddpc	r8,800041fc <fat_entry_is_dir+0x14>
800041f0:	11 ac       	ld.ub	r12,r8[0x2]
   return (FS_ATTR_DIRECTORY & fs_g_nav_entry.u8_attr);
}
800041f2:	e2 1c 00 10 	andl	r12,0x10,COH
800041f6:	5e fc       	retal	r12
800041f8:	00 00       	add	r0,r0
800041fa:	06 d4       	st.w	--r3,r4
800041fc:	00 00       	add	r0,r0
800041fe:	04 44       	or	r4,r2

80004200 <fat_clear_entry_info_and_ptr>:

//! This function resets the selection pointers
//!
void  fat_clear_entry_info_and_ptr( void )
{
   fs_g_nav_fast.u16_entry_pos_sel_file= FS_NO_SEL;
80004200:	3f f9       	mov	r9,-1
80004202:	48 c8       	lddpc	r8,80004230 <fat_clear_entry_info_and_ptr+0x30>
80004204:	b0 19       	st.h	r8[0x2],r9
   fs_g_nav.u16_pos_sel_file           = FS_NO_SEL;
80004206:	48 c8       	lddpc	r8,80004234 <fat_clear_entry_info_and_ptr+0x34>
80004208:	f1 59 00 24 	st.h	r8[36],r9
   if( !fs_g_nav.b_mode_nav_single )
8000420c:	f1 39 00 2d 	ld.ub	r9,r8[45]
80004210:	30 08       	mov	r8,0
80004212:	f0 09 18 00 	cp.b	r9,r8
80004216:	c0 51       	brne	80004220 <fat_clear_entry_info_and_ptr+0x20>
   {
      fs_g_nav.b_mode_nav                 = FS_DIR;
80004218:	10 99       	mov	r9,r8
8000421a:	48 78       	lddpc	r8,80004234 <fat_clear_entry_info_and_ptr+0x34>
8000421c:	f1 69 00 2c 	st.b	r8[44],r9
   }
   fs_g_nav_entry.u8_attr     = 0;
80004220:	48 68       	lddpc	r8,80004238 <fat_clear_entry_info_and_ptr+0x38>
80004222:	30 09       	mov	r9,0
80004224:	b0 a9       	st.b	r8[0x2],r9
   fs_g_nav_entry.u32_cluster = 0;
80004226:	30 0a       	mov	r10,0
80004228:	91 1a       	st.w	r8[0x4],r10
   fs_g_nav_entry.u32_size    = 0;
8000422a:	91 2a       	st.w	r8[0x8],r10
   Fat_file_close();
8000422c:	b0 89       	st.b	r8[0x0],r9
}
8000422e:	5e fc       	retal	r12
80004230:	00 00       	add	r0,r0
80004232:	06 d0       	st.w	--r3,r0
80004234:	00 00       	add	r0,r0
80004236:	06 84       	andn	r4,r3
80004238:	00 00       	add	r0,r0
8000423a:	04 44       	or	r4,r2

8000423c <fat_check_eof_name>:
//! @return    true, it is a character to signal a end of name (0,'\\','/')
//! @return    false, otherwise
//!
Bool  fat_check_eof_name( uint16_t character )
{
   return (('\0'==character)||('\\'==character)||('/'==character));
8000423c:	30 08       	mov	r8,0
8000423e:	f0 0c 19 00 	cp.h	r12,r8
80004242:	5f 0a       	sreq	r10
80004244:	35 c9       	mov	r9,92
80004246:	f2 0c 19 00 	cp.h	r12,r9
8000424a:	5f 09       	sreq	r9
8000424c:	f5 e9 10 09 	or	r9,r10,r9
80004250:	f0 09 18 00 	cp.b	r9,r8
80004254:	c0 20       	breq	80004258 <fat_check_eof_name+0x1c>
80004256:	5e ff       	retal	1
80004258:	32 f8       	mov	r8,47
8000425a:	f0 0c 19 00 	cp.h	r12,r8
8000425e:	5f 0c       	sreq	r12
}
80004260:	5e fc       	retal	r12
80004262:	d7 03       	nop

80004264 <fat_get_ptr_entry>:
//! This function returns a cache pointer on the current entry
//!
//! @return a pointer on the internal cache
//!
PTR_CACHE fat_get_ptr_entry( void )
{
80004264:	48 48       	lddpc	r8,80004274 <fat_get_ptr_entry+0x10>
80004266:	90 98       	ld.uh	r8,r8[0x2]
80004268:	a5 78       	lsl	r8,0x5
8000426a:	f1 d8 c0 09 	bfextu	r8,r8,0x0,0x9
   return &fs_g_sector[(fs_g_nav_fast.u16_entry_pos_sel_file * FS_SIZE_FILE_ENTRY) & FS_512B_MASK];
}
8000426e:	48 3c       	lddpc	r12,80004278 <fat_get_ptr_entry+0x14>
80004270:	10 0c       	add	r12,r8
80004272:	5e fc       	retal	r12
80004274:	00 00       	add	r0,r0
80004276:	06 d0       	st.w	--r3,r0
80004278:	00 00       	add	r0,r0
8000427a:	04 84       	andn	r4,r2

8000427c <fat_entry_longname>:
//!   fs_g_sector       The directory sector corresponding at the current position
//!   fs_g_nav_fast.u16_entry_pos_sel_file    Position in directory of the entry file (unit entry)
//! @endverbatim
//!
Bool  fat_entry_longname( FS_STRING sz_name , uint8_t u8_size_max , Bool b_mode , Bool b_match_case )
{
8000427c:	d4 31       	pushm	r0-r7,lr
8000427e:	20 3d       	sub	sp,12
80004280:	18 97       	mov	r7,r12
80004282:	16 95       	mov	r5,r11
80004284:	14 96       	mov	r6,r10
80004286:	50 09       	stdsp	sp[0x0],r9
   uint8_t u8_pos_name;
   PTR_CACHE ptr_entry;
   uint16_t u16_unicode_entry;
   uint16_t u16_unicode_szname;

   ptr_entry = fat_get_ptr_entry();
80004288:	f0 1f 00 65 	mcall	8000441c <fat_entry_longname+0x1a0>

   if( (FS_ENTRY_END == *ptr_entry )            // end of directory
8000428c:	19 88       	ld.ub	r8,r12[0x0]
8000428e:	30 09       	mov	r9,0
80004290:	f2 08 18 00 	cp.b	r8,r9
80004294:	5f 0b       	sreq	r11
80004296:	3e 5a       	mov	r10,-27
80004298:	f4 08 18 00 	cp.b	r8,r10
8000429c:	5f 0a       	sreq	r10
8000429e:	f7 ea 10 0a 	or	r10,r11,r10
800042a2:	f2 0a 18 00 	cp.b	r10,r9
800042a6:	c0 71       	brne	800042b4 <fat_entry_longname+0x38>
   ||  (FS_ENTRY_DEL == *ptr_entry )            // entry deleted
   ||  (FS_ATTR_LFN_ENTRY != ptr_entry[11]) )   // no long name
800042a8:	f9 3a 00 0b 	ld.ub	r10,r12[11]
800042ac:	30 f9       	mov	r9,15
800042ae:	f2 0a 18 00 	cp.b	r10,r9
800042b2:	c0 60       	breq	800042be <fat_entry_longname+0x42>
   {
      fs_g_status = FS_ERR_ENTRY_BAD;
800042b4:	30 b9       	mov	r9,11
800042b6:	4d b8       	lddpc	r8,80004420 <fat_entry_longname+0x1a4>
800042b8:	b0 89       	st.b	r8[0x0],r9
800042ba:	30 0c       	mov	r12,0
      return false;
800042bc:	ca 98       	rjmp	8000440e <fat_entry_longname+0x192>
   }

   if( g_b_string_length )
800042be:	4d a9       	lddpc	r9,80004424 <fat_entry_longname+0x1a8>
800042c0:	13 8a       	ld.ub	r10,r9[0x0]
800042c2:	30 09       	mov	r9,0
800042c4:	f2 0a 18 00 	cp.b	r10,r9
800042c8:	c0 90       	breq	800042da <fat_entry_longname+0x5e>
   {
      if ( 0 == (FS_ENTRY_LFN_LAST & *ptr_entry))
800042ca:	e2 18 00 40 	andl	r8,0x40,COH
800042ce:	c0 61       	brne	800042da <fat_entry_longname+0x5e>
      {
         // no necessary -> ((FS_STR_UNICODE)sz_name)[0] = FS_SIZE_LFN_ENTRY;
         fs_g_status = FS_NO_LAST_LFN_ENTRY;
800042d0:	31 09       	mov	r9,16
800042d2:	4d 48       	lddpc	r8,80004420 <fat_entry_longname+0x1a4>
800042d4:	b0 89       	st.b	r8[0x0],r9
800042d6:	30 0c       	mov	r12,0
         return false;                          // Other entry long name
800042d8:	c9 b8       	rjmp	8000440e <fat_entry_longname+0x192>
      }
   }

   ptr_entry++;                                 // The long name start at offset 1 of the entry file
800042da:	2f fc       	sub	r12,-1
800042dc:	30 08       	mov	r8,0

   u8_pos_name=0;
   while( 1 )
   {
      LSB(u16_unicode_entry) = ptr_entry[0];
800042de:	fa cb ff f6 	sub	r11,sp,-10
      MSB(u16_unicode_entry) = ptr_entry[1];
      if( FS_NAME_GET == b_mode )
800042e2:	30 11       	mov	r1,1
         {  // end of filter name which authorise all next character
            return true;   //*** The name is correct ***
         }

         if( ((0 != u16_unicode_entry ) || (( '\\' != u16_unicode_szname) && ( '/' != u16_unicode_szname)) )
         &&  ((u16_unicode_szname != (u16_unicode_entry+('a'-'A'))) || b_match_case)
800042e4:	30 09       	mov	r9,0
   {
      LSB(u16_unicode_entry) = ptr_entry[0];
      MSB(u16_unicode_entry) = ptr_entry[1];
      if( FS_NAME_GET == b_mode )
      {
         if( !g_b_string_length )
800042e6:	4d 02       	lddpc	r2,80004424 <fat_entry_longname+0x1a8>
         {
            // Check the end of buffer
            if( u8_pos_name>=(u8_size_max-1) )
800042e8:	20 15       	sub	r5,1
800042ea:	50 15       	stdsp	sp[0x4],r5
   ptr_entry++;                                 // The long name start at offset 1 of the entry file

   u8_pos_name=0;
   while( 1 )
   {
      LSB(u16_unicode_entry) = ptr_entry[0];
800042ec:	19 8a       	ld.ub	r10,r12[0x0]
800042ee:	b6 9a       	st.b	r11[0x1],r10
      MSB(u16_unicode_entry) = ptr_entry[1];
800042f0:	19 9a       	ld.ub	r10,r12[0x1]
800042f2:	b6 8a       	st.b	r11[0x0],r10
      if( FS_NAME_GET == b_mode )
800042f4:	e2 06 18 00 	cp.b	r6,r1
800042f8:	c0 f1       	brne	80004316 <fat_entry_longname+0x9a>
      {
         if( !g_b_string_length )
800042fa:	05 8a       	ld.ub	r10,r2[0x0]
800042fc:	f2 0a 18 00 	cp.b	r10,r9
80004300:	c4 01       	brne	80004380 <fat_entry_longname+0x104>
         {
            // Check the end of buffer
            if( u8_pos_name>=(u8_size_max-1) )
80004302:	40 1e       	lddsp	lr,sp[0x4]
80004304:	1c 38       	cp.w	r8,lr
80004306:	c0 55       	brlt	80004310 <fat_entry_longname+0x94>
               // Write end of string
               if( Is_unicode )
               {
                  ((FS_STR_UNICODE)sz_name)[0] = 0;
               }else{
                  sz_name[0] = 0;
80004308:	30 08       	mov	r8,0
8000430a:	ae 88       	st.b	r7[0x0],r8
8000430c:	30 1c       	mov	r12,1
               }
               return true;                     // the buffer is full
8000430e:	c8 08       	rjmp	8000440e <fat_entry_longname+0x192>
            // Read and store the long name
            if( Is_unicode )
            {
               ((FS_STR_UNICODE)sz_name)[0] = u16_unicode_entry;
            }else{
               sz_name[0] = (uint8_t)u16_unicode_entry;
80004310:	9a 5a       	ld.sh	r10,sp[0xa]
80004312:	ae 8a       	st.b	r7[0x0],r10
80004314:	c3 68       	rjmp	80004380 <fat_entry_longname+0x104>
      {
         if( Is_unicode )
         {
            u16_unicode_szname = ((FS_STR_UNICODE)sz_name)[0];
         }else{
            u16_unicode_szname = sz_name[0];
80004316:	0f 8a       	ld.ub	r10,r7[0x0]
         }
         // Check the name
         if( '*' == u16_unicode_szname )
80004318:	32 a5       	mov	r5,42
8000431a:	ea 0a 19 00 	cp.h	r10,r5
8000431e:	c7 70       	breq	8000440c <fat_entry_longname+0x190>
         {  // end of filter name which authorise all next character
            return true;   //*** The name is correct ***
         }

         if( ((0 != u16_unicode_entry ) || (( '\\' != u16_unicode_szname) && ( '/' != u16_unicode_szname)) )
80004320:	9a 5e       	ld.sh	lr,sp[0xa]
80004322:	58 0e       	cp.w	lr,0
80004324:	c0 e1       	brne	80004340 <fat_entry_longname+0xc4>
80004326:	35 c5       	mov	r5,92
80004328:	ea 0a 19 00 	cp.h	r10,r5
8000432c:	5f 14       	srne	r4
8000432e:	32 f5       	mov	r5,47
80004330:	ea 0a 19 00 	cp.h	r10,r5
80004334:	5f 15       	srne	r5
80004336:	e9 e5 00 05 	and	r5,r4,r5
8000433a:	f2 05 18 00 	cp.b	r5,r9
8000433e:	c2 60       	breq	8000438a <fat_entry_longname+0x10e>
         &&  ((u16_unicode_szname != (u16_unicode_entry+('a'-'A'))) || b_match_case)
80004340:	e9 da c0 10 	bfextu	r4,r10,0x0,0x10
80004344:	e7 de c0 10 	bfextu	r3,lr,0x0,0x10
80004348:	40 05       	lddsp	r5,sp[0x0]
8000434a:	f2 05 18 00 	cp.b	r5,r9
8000434e:	5f 15       	srne	r5
         if( '*' == u16_unicode_szname )
         {  // end of filter name which authorise all next character
            return true;   //*** The name is correct ***
         }

         if( ((0 != u16_unicode_entry ) || (( '\\' != u16_unicode_szname) && ( '/' != u16_unicode_szname)) )
80004350:	e6 c0 ff e0 	sub	r0,r3,-32
80004354:	00 34       	cp.w	r4,r0
80004356:	5f 10       	srne	r0
80004358:	eb e0 10 00 	or	r0,r5,r0
8000435c:	f2 00 18 00 	cp.b	r0,r9
80004360:	c1 00       	breq	80004380 <fat_entry_longname+0x104>
80004362:	22 03       	sub	r3,32
80004364:	06 34       	cp.w	r4,r3
80004366:	5f 14       	srne	r4
80004368:	08 45       	or	r5,r4
8000436a:	f2 05 18 00 	cp.b	r5,r9
8000436e:	c0 90       	breq	80004380 <fat_entry_longname+0x104>
80004370:	fc 0a 19 00 	cp.h	r10,lr
80004374:	c0 60       	breq	80004380 <fat_entry_longname+0x104>
         &&  ((u16_unicode_szname != (u16_unicode_entry+('a'-'A'))) || b_match_case)
         &&  ((u16_unicode_szname != (u16_unicode_entry-('a'-'A'))) || b_match_case)
         &&  (u16_unicode_szname != u16_unicode_entry) )
         {
           fs_g_status = FS_ERR_NAME_INCORRECT; //  The name don't corresponding at filter name
80004376:	31 69       	mov	r9,22
80004378:	4a a8       	lddpc	r8,80004420 <fat_entry_longname+0x1a4>
8000437a:	b0 89       	st.b	r8[0x0],r9
8000437c:	30 0c       	mov	r12,0
           return false;
8000437e:	c4 88       	rjmp	8000440e <fat_entry_longname+0x192>
         }
      }

      if( 0 == u16_unicode_entry)
80004380:	9a 5a       	ld.sh	r10,sp[0xa]
80004382:	30 0e       	mov	lr,0
80004384:	fc 0a 19 00 	cp.h	r10,lr
80004388:	c0 b1       	brne	8000439e <fat_entry_longname+0x122>
      {
         if( g_b_string_length )
8000438a:	4a 79       	lddpc	r9,80004424 <fat_entry_longname+0x1a8>
8000438c:	13 8a       	ld.ub	r10,r9[0x0]
8000438e:	30 09       	mov	r9,0
80004390:	f2 0a 18 00 	cp.b	r10,r9
80004394:	c3 c0       	breq	8000440c <fat_entry_longname+0x190>
         {
            ((FS_STR_UNICODE)sz_name)[0] = u8_pos_name+1;
80004396:	2f f8       	sub	r8,-1
80004398:	ae 08       	st.h	r7[0x0],r8
8000439a:	30 1c       	mov	r12,1
8000439c:	c3 98       	rjmp	8000440e <fat_entry_longname+0x192>
         }
         return true;                           // Last long name entry
      }
      if( 4 == u8_pos_name )
8000439e:	30 4a       	mov	r10,4
800043a0:	f4 08 18 00 	cp.b	r8,r10
800043a4:	c0 31       	brne	800043aa <fat_entry_longname+0x12e>
         ptr_entry += 3;                        // Go to second character
800043a6:	2f dc       	sub	r12,-3
800043a8:	c2 78       	rjmp	800043f6 <fat_entry_longname+0x17a>

      if( 10 == u8_pos_name )
800043aa:	30 aa       	mov	r10,10
800043ac:	f4 08 18 00 	cp.b	r8,r10
800043b0:	c0 31       	brne	800043b6 <fat_entry_longname+0x13a>
         ptr_entry += 2;                        // Go to third character
800043b2:	2f ec       	sub	r12,-2
800043b4:	c2 18       	rjmp	800043f6 <fat_entry_longname+0x17a>

      if( 12 == u8_pos_name )
800043b6:	30 ca       	mov	r10,12
800043b8:	f4 08 18 00 	cp.b	r8,r10
800043bc:	c1 d1       	brne	800043f6 <fat_entry_longname+0x17a>
      {  // End of entry long name
         ptr_entry -= (FS_SIZE_FILE_ENTRY-2);   // Go to the first byte of the file entry
         if ( 0 == (FS_ENTRY_LFN_LAST & ptr_entry[0]))
800043be:	f9 38 ff e2 	ld.ub	r8,r12[-30]
800043c2:	e2 18 00 40 	andl	r8,0x40,COH
800043c6:	c0 61       	brne	800043d2 <fat_entry_longname+0x156>
         {
            fs_g_status = FS_NO_LAST_LFN_ENTRY;
800043c8:	31 09       	mov	r9,16
800043ca:	49 68       	lddpc	r8,80004420 <fat_entry_longname+0x1a4>
800043cc:	b0 89       	st.b	r8[0x0],r9
800043ce:	30 0c       	mov	r12,0
            return false;                       // Other long name entry is present
800043d0:	c1 f8       	rjmp	8000440e <fat_entry_longname+0x192>
         }
         else
         {  // It is the last long name entry
            // then it is the end of name
            if( (FS_NAME_GET == b_mode) && g_b_string_length )
800043d2:	30 18       	mov	r8,1
800043d4:	f0 06 18 00 	cp.b	r6,r8
800043d8:	c0 b1       	brne	800043ee <fat_entry_longname+0x172>
800043da:	49 38       	lddpc	r8,80004424 <fat_entry_longname+0x1a8>
800043dc:	11 89       	ld.ub	r9,r8[0x0]
800043de:	30 08       	mov	r8,0
800043e0:	f0 09 18 00 	cp.b	r9,r8
800043e4:	c1 70       	breq	80004412 <fat_entry_longname+0x196>
            {
               ((FS_STR_UNICODE)sz_name)[0] = 14;
800043e6:	30 e8       	mov	r8,14
800043e8:	ae 08       	st.h	r7[0x0],r8
800043ea:	30 1c       	mov	r12,1
               return true;
800043ec:	c1 18       	rjmp	8000440e <fat_entry_longname+0x192>
               {
                  u16_unicode_szname = ((FS_STR_UNICODE)sz_name)[0];
               }else{
                  u16_unicode_szname = sz_name[0];
               }
               return fat_check_eof_name(u16_unicode_szname);
800043ee:	0f 9c       	ld.ub	r12,r7[0x1]
800043f0:	f0 1f 00 0e 	mcall	80004428 <fat_entry_longname+0x1ac>
800043f4:	c0 d8       	rjmp	8000440e <fat_entry_longname+0x192>
            }
         }
      }

      if( !g_b_string_length )
800043f6:	05 8a       	ld.ub	r10,r2[0x0]
      {
         sz_name += (Is_unicode? 2 : 1 );
800043f8:	ee ce ff ff 	sub	lr,r7,-1
800043fc:	f2 0a 18 00 	cp.b	r10,r9
80004400:	fc 07 17 00 	moveq	r7,lr
      }
      u8_pos_name++;
80004404:	2f f8       	sub	r8,-1
80004406:	5c 58       	castu.b	r8
      ptr_entry+=2;
80004408:	2f ec       	sub	r12,-2
   }
8000440a:	c7 1b       	rjmp	800042ec <fat_entry_longname+0x70>
8000440c:	30 1c       	mov	r12,1
}
8000440e:	2f dd       	sub	sp,-12
80004410:	d8 32       	popm	r0-r7,pc
               // Write end of string UNICODE
               if( Is_unicode )
               {
                  ((FS_STR_UNICODE)sz_name)[0] = 0;
               }else{
                  sz_name[0] = 0;
80004412:	30 08       	mov	r8,0
80004414:	ae 98       	st.b	r7[0x1],r8
80004416:	30 1c       	mov	r12,1
               }
               return true;
80004418:	cf bb       	rjmp	8000440e <fat_entry_longname+0x192>
8000441a:	00 00       	add	r0,r0
8000441c:	80 00       	ld.sh	r0,r0[0x0]
8000441e:	42 64       	lddsp	r4,sp[0x98]
80004420:	00 00       	add	r0,r0
80004422:	06 d4       	st.w	--r3,r4
80004424:	00 00       	add	r0,r0
80004426:	06 d5       	st.w	--r3,r5
80004428:	80 00       	ld.sh	r0,r0[0x0]
8000442a:	42 3c       	lddsp	r12,sp[0x8c]

8000442c <fat_entry_shortname>:
//!   fs_g_sector       The directory sector corresponding at the current position
//!   fs_g_nav_fast.u16_entry_pos_sel_file    Position in directory of the entry file (unit entry)
//! @endverbatim
//!
Bool  fat_entry_shortname( FS_STRING sz_name , uint8_t u8_size_max , Bool b_mode )
{
8000442c:	d4 31       	pushm	r0-r7,lr
8000442e:	20 3d       	sub	sp,12
80004430:	18 97       	mov	r7,r12
80004432:	50 2b       	stdsp	sp[0x8],r11
80004434:	14 96       	mov	r6,r10
   uint8_t u8_pos_name;
   uint8_t u8_entry_char, u8_szname_char;
   PTR_CACHE ptr_entry;
   uint8_t u8_pos_entry;

   fs_g_status = FS_ERR_NAME_INCORRECT;  // by default the name don't corresponding at filter name
80004436:	31 69       	mov	r9,22
80004438:	4c 08       	lddpc	r8,80004538 <fat_entry_shortname+0x10c>
8000443a:	b0 89       	st.b	r8[0x0],r9

   u8_pos_name = 0;
   u8_pos_entry = 0;
   ptr_entry = fat_get_ptr_entry();
8000443c:	f0 1f 00 40 	mcall	8000453c <fat_entry_shortname+0x110>
80004440:	30 08       	mov	r8,0
80004442:	10 9e       	mov	lr,r8
80004444:	30 12       	mov	r2,1

   // for each characters of short name
   while( 1 )
   {
      if( FS_SIZE_SFNAME == u8_pos_entry )
80004446:	30 b3       	mov	r3,11
         u8_entry_char = 0;   // end of name
      }
      else
      {
         u8_entry_char = ptr_entry[ u8_pos_entry ];
         if( ((FS_SIZE_SFNAME_WITHOUT_EXT == u8_pos_entry) && b_extension_nostart)  // end of name and '.' character no writed
80004448:	30 85       	mov	r5,8
8000444a:	30 0a       	mov	r10,0
               u8_entry_char = 0;                                    // end of name
            }
         }
      }

      if( FS_NAME_GET == b_mode )
8000444c:	30 14       	mov	r4,1
   ptr_entry = fat_get_ptr_entry();

   // for each characters of short name
   while( 1 )
   {
      if( FS_SIZE_SFNAME == u8_pos_entry )
8000444e:	e6 08 18 00 	cp.b	r8,r3
80004452:	c2 00       	breq	80004492 <fat_entry_shortname+0x66>
      {
         u8_entry_char = 0;   // end of name
      }
      else
      {
         u8_entry_char = ptr_entry[ u8_pos_entry ];
80004454:	f8 08 07 09 	ld.ub	r9,r12[r8]
         if( ((FS_SIZE_SFNAME_WITHOUT_EXT == u8_pos_entry) && b_extension_nostart)  // end of name and '.' character no writed
80004458:	ea 08 18 00 	cp.b	r8,r5
8000445c:	5f 00       	sreq	r0
8000445e:	f4 02 18 00 	cp.b	r2,r10
80004462:	5f 1b       	srne	r11
80004464:	e1 eb 00 0b 	and	r11,r0,r11
80004468:	f4 0b 18 00 	cp.b	r11,r10
8000446c:	c0 51       	brne	80004476 <fat_entry_shortname+0x4a>
8000446e:	32 0b       	mov	r11,32
80004470:	f6 09 18 00 	cp.b	r9,r11
80004474:	c1 01       	brne	80004494 <fat_entry_shortname+0x68>
         ||  ( ' ' == u8_entry_char) )
         {
            // end of name or extension
            if( (FS_SIZE_SFNAME_WITHOUT_EXT >= u8_pos_entry)         // End of name without extension
80004476:	ea 08 18 00 	cp.b	r8,r5
8000447a:	e0 8b 00 0c 	brhi	80004492 <fat_entry_shortname+0x66>
            &&  (' ' != ptr_entry[ FS_SIZE_SFNAME_WITHOUT_EXT ]) )   // extension exists
8000447e:	f9 39 00 08 	ld.ub	r9,r12[8]
80004482:	32 01       	mov	r1,32
80004484:	e2 09 18 00 	cp.b	r9,r1
80004488:	c0 50       	breq	80004492 <fat_entry_shortname+0x66>
8000448a:	30 78       	mov	r8,7
8000448c:	32 e9       	mov	r9,46
8000448e:	30 02       	mov	r2,0
80004490:	c0 28       	rjmp	80004494 <fat_entry_shortname+0x68>
80004492:	30 09       	mov	r9,0
               u8_entry_char = 0;                                    // end of name
            }
         }
      }

      if( FS_NAME_GET == b_mode )
80004494:	e8 06 18 00 	cp.b	r6,r4
80004498:	c1 71       	brne	800044c6 <fat_entry_shortname+0x9a>
      {
         if( !g_b_string_length )
8000449a:	4a ab       	lddpc	r11,80004540 <fat_entry_shortname+0x114>
8000449c:	17 8b       	ld.ub	r11,r11[0x0]
8000449e:	f4 0b 18 00 	cp.b	r11,r10
800044a2:	c2 e1       	brne	800044fe <fat_entry_shortname+0xd2>
         {
            if(u8_pos_name >= (u8_size_max-1))
800044a4:	40 2b       	lddsp	r11,sp[0x8]
800044a6:	20 1b       	sub	r11,1
800044a8:	16 3e       	cp.w	lr,r11
800044aa:	c0 35       	brlt	800044b0 <fat_entry_shortname+0x84>
800044ac:	30 09       	mov	r9,0
800044ae:	c0 a8       	rjmp	800044c2 <fat_entry_shortname+0x96>
               u8_entry_char = 0;                                    // buffer full then force end of string

            if( ('A'<=u8_entry_char) && (u8_entry_char<='Z'))
800044b0:	f2 c0 00 41 	sub	r0,r9,65
800044b4:	31 9b       	mov	r11,25
800044b6:	f6 00 18 00 	cp.b	r0,r11
800044ba:	e0 8b 00 04 	brhi	800044c2 <fat_entry_shortname+0x96>
               u8_entry_char += ('a'-'A');                           // display short name in down case
800044be:	2e 09       	sub	r9,-32
800044c0:	5c 59       	castu.b	r9

            if( Is_unicode )
            {
               ((FS_STR_UNICODE)sz_name)[0] = u8_entry_char;
            }else{
               sz_name[0] = u8_entry_char;
800044c2:	ae 89       	st.b	r7[0x0],r9
800044c4:	c1 d8       	rjmp	800044fe <fat_entry_shortname+0xd2>

         if( Is_unicode )
         {
            u8_szname_char = ((FS_STR_UNICODE)sz_name)[0];
         }else{
            u8_szname_char = sz_name[0];
800044c6:	0f 8b       	ld.ub	r11,r7[0x0]
         }
         if ('*' == u8_szname_char)
800044c8:	32 a0       	mov	r0,42
800044ca:	e0 0b 18 00 	cp.b	r11,r0
800044ce:	c3 10       	breq	80004530 <fat_entry_shortname+0x104>
         {  // end of filter name which authorise all next character
            return true;   //*** The name is correct ***
         }

         if( (0 != u8_entry_char) || (('\\' != u8_szname_char) && ('/' != u8_szname_char)) )
800044d0:	58 09       	cp.w	r9,0
800044d2:	c0 d1       	brne	800044ec <fat_entry_shortname+0xc0>
800044d4:	35 c0       	mov	r0,92
800044d6:	e0 0b 18 00 	cp.b	r11,r0
800044da:	5f 11       	srne	r1
800044dc:	32 f0       	mov	r0,47
800044de:	e0 0b 18 00 	cp.b	r11,r0
800044e2:	5f 10       	srne	r0
800044e4:	00 61       	and	r1,r0
800044e6:	f4 01 18 00 	cp.b	r1,r10
800044ea:	c0 c0       	breq	80004502 <fat_entry_shortname+0xd6>
         {
            if((u8_szname_char != u8_entry_char)
800044ec:	f2 0b 18 00 	cp.b	r11,r9
800044f0:	c0 70       	breq	800044fe <fat_entry_shortname+0xd2>
800044f2:	f2 c0 ff e0 	sub	r0,r9,-32
800044f6:	00 3b       	cp.w	r11,r0
800044f8:	c0 30       	breq	800044fe <fat_entry_shortname+0xd2>
800044fa:	30 0c       	mov	r12,0
800044fc:	c1 b8       	rjmp	80004532 <fat_entry_shortname+0x106>
               return false;  // short name not equal
         }
      }

      // For each characters
      if (0 == u8_entry_char)
800044fe:	58 09       	cp.w	r9,0
80004500:	c0 b1       	brne	80004516 <fat_entry_shortname+0xea>
      {
         if( g_b_string_length )
80004502:	49 08       	lddpc	r8,80004540 <fat_entry_shortname+0x114>
80004504:	11 89       	ld.ub	r9,r8[0x0]
80004506:	30 08       	mov	r8,0
80004508:	f0 09 18 00 	cp.b	r9,r8
8000450c:	c1 20       	breq	80004530 <fat_entry_shortname+0x104>
         {
            ((FS_STR_UNICODE)sz_name)[0] = u8_pos_name+1;      // Get length name
8000450e:	2f fe       	sub	lr,-1
80004510:	ae 0e       	st.h	r7[0x0],lr
80004512:	30 1c       	mov	r12,1
80004514:	c0 f8       	rjmp	80004532 <fat_entry_shortname+0x106>
         }
         return true;   // End of test correct or end of get name
      }
      if( !g_b_string_length )
80004516:	48 b9       	lddpc	r9,80004540 <fat_entry_shortname+0x114>
80004518:	13 89       	ld.ub	r9,r9[0x0]
      {
         sz_name += (Is_unicode? 2 : 1 );
8000451a:	ee cb ff ff 	sub	r11,r7,-1
8000451e:	f4 09 18 00 	cp.b	r9,r10
80004522:	f6 07 17 00 	moveq	r7,r11
      }
      u8_pos_name++;
80004526:	2f fe       	sub	lr,-1
80004528:	5c 5e       	castu.b	lr
      u8_pos_entry++;
8000452a:	2f f8       	sub	r8,-1
8000452c:	5c 58       	castu.b	r8
   }
8000452e:	c9 0b       	rjmp	8000444e <fat_entry_shortname+0x22>
80004530:	30 1c       	mov	r12,1
}
80004532:	2f dd       	sub	sp,-12
80004534:	d8 32       	popm	r0-r7,pc
80004536:	00 00       	add	r0,r0
80004538:	00 00       	add	r0,r0
8000453a:	06 d4       	st.w	--r3,r4
8000453c:	80 00       	ld.sh	r0,r0[0x0]
8000453e:	42 64       	lddsp	r4,sp[0x98]
80004540:	00 00       	add	r0,r0
80004542:	06 d5       	st.w	--r3,r5

80004544 <fat_get_entry_info>:
//! OUT:
//!   fs_g_nav_entry. u32_cluster, u8_attr, u32_size
//! @endverbatim
//!
void  fat_get_entry_info( void )
{
80004544:	d4 01       	pushm	lr
   PTR_CACHE ptr_entry;

   ptr_entry = fat_get_ptr_entry();
80004546:	f0 1f 00 10 	mcall	80004584 <fat_get_entry_info+0x40>

   // Get attribut
   ptr_entry+= 11;
   fs_g_nav_entry.u8_attr = ptr_entry[0];
8000454a:	49 08       	lddpc	r8,80004588 <fat_get_entry_info+0x44>
8000454c:	f9 39 00 0b 	ld.ub	r9,r12[11]
80004550:	b0 a9       	st.b	r8[0x2],r9

   // Get the first cluster of the file cluster list
   ptr_entry += (20-11);
80004552:	f8 ca ff ec 	sub	r10,r12,-20
   LSB2(fs_g_nav_entry.u32_cluster) = ptr_entry[0];
80004556:	f0 c9 ff fc 	sub	r9,r8,-4
8000455a:	15 8b       	ld.ub	r11,r10[0x0]
8000455c:	b2 9b       	st.b	r9[0x1],r11
   LSB3(fs_g_nav_entry.u32_cluster) = ptr_entry[1];
8000455e:	15 9a       	ld.ub	r10,r10[0x1]
80004560:	b2 8a       	st.b	r9[0x0],r10
   ptr_entry += (26-20);
80004562:	f8 ca ff e6 	sub	r10,r12,-26
   LSB0(fs_g_nav_entry.u32_cluster) = ptr_entry[0];
80004566:	15 8b       	ld.ub	r11,r10[0x0]
80004568:	b2 bb       	st.b	r9[0x3],r11
   LSB1(fs_g_nav_entry.u32_cluster) = ptr_entry[1];
8000456a:	15 9a       	ld.ub	r10,r10[0x1]
8000456c:	b2 aa       	st.b	r9[0x2],r10

   // Get the size of file
   ptr_entry += (28-26);
8000456e:	2e 4c       	sub	r12,-28
   LSB0(fs_g_nav_entry.u32_size) = ptr_entry[0];
80004570:	2f 88       	sub	r8,-8
80004572:	19 89       	ld.ub	r9,r12[0x0]
80004574:	b0 b9       	st.b	r8[0x3],r9
   LSB1(fs_g_nav_entry.u32_size) = ptr_entry[1];
80004576:	19 99       	ld.ub	r9,r12[0x1]
80004578:	b0 a9       	st.b	r8[0x2],r9
   LSB2(fs_g_nav_entry.u32_size) = ptr_entry[2];
8000457a:	19 a9       	ld.ub	r9,r12[0x2]
8000457c:	b0 99       	st.b	r8[0x1],r9
   LSB3(fs_g_nav_entry.u32_size) = ptr_entry[3];
8000457e:	19 b9       	ld.ub	r9,r12[0x3]
80004580:	b0 89       	st.b	r8[0x0],r9
}
80004582:	d8 02       	popm	pc
80004584:	80 00       	ld.sh	r0,r0[0x0]
80004586:	42 64       	lddsp	r4,sp[0x98]
80004588:	00 00       	add	r0,r0
8000458a:	04 44       	or	r4,r2

8000458c <fat_entry_check>:
//!   fs_g_sector       The directory sector corresponding at the current position
//!   fs_g_nav_fast.u16_entry_pos_sel_file    Position in directory of the entry file (unit entry)
//! @endverbatim
//!
Bool  fat_entry_check( Bool b_type )
{
8000458c:	eb cd 40 80 	pushm	r7,lr
80004590:	18 97       	mov	r7,r12
   PTR_CACHE u8_ptr_entry;
   uint8_t u8_first_byte, u8_seconde_byte;
   uint8_t u8_attribut;

   u8_ptr_entry = fat_get_ptr_entry();
80004592:	f0 1f 00 17 	mcall	800045ec <fat_entry_check+0x60>

   u8_first_byte = u8_ptr_entry[0];
80004596:	19 88       	ld.ub	r8,r12[0x0]
   if ( FS_ENTRY_END == u8_first_byte )
80004598:	58 08       	cp.w	r8,0
8000459a:	c0 61       	brne	800045a6 <fat_entry_check+0x1a>
   {
      fs_g_status = FS_ERR_ENTRY_EMPTY;   // end of directory
8000459c:	30 a9       	mov	r9,10
8000459e:	49 58       	lddpc	r8,800045f0 <fat_entry_check+0x64>
800045a0:	b0 89       	st.b	r8[0x0],r9
800045a2:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
      return false;
   }
   fs_g_status = FS_ERR_ENTRY_BAD;        // by default BAD ENTRY
800045a6:	30 ba       	mov	r10,11
800045a8:	49 29       	lddpc	r9,800045f0 <fat_entry_check+0x64>
800045aa:	b2 8a       	st.b	r9[0x0],r10
   if ( FS_ENTRY_DEL == u8_first_byte )      { return false;   } // entry deleted
800045ac:	3e 59       	mov	r9,-27
800045ae:	f2 08 18 00 	cp.b	r8,r9
800045b2:	c1 a0       	breq	800045e6 <fat_entry_check+0x5a>
   if (   '.'  == u8_first_byte )            { return false;   } // current dir "."
800045b4:	32 e9       	mov	r9,46
800045b6:	f2 08 18 00 	cp.b	r8,r9
800045ba:	c1 60       	breq	800045e6 <fat_entry_check+0x5a>
   if ( ('.'  == u8_first_byte)
   &&   ('.'  == u8_seconde_byte) )          { return false;   } // current dir ".."

   // Check attribut
   u8_attribut = u8_ptr_entry[11];
   if ( FS_ATTR_VOLUME_ID & u8_attribut )    { return false;   } // volume id
800045bc:	f9 38 00 0b 	ld.ub	r8,r12[11]
800045c0:	10 99       	mov	r9,r8
800045c2:	e2 19 00 08 	andl	r9,0x8,COH
800045c6:	c1 01       	brne	800045e6 <fat_entry_check+0x5a>
   // Optimization, this line isn't necessary because the next test control this case
   // if ( FS_ATTR_LFN_ENTRY == *u8_ptr_entry) { return false;   } // long file name

   // Check entry type
   if( FS_ATTR_DIRECTORY & u8_attribut )
800045c8:	e2 18 00 10 	andl	r8,0x10,COH
800045cc:	c0 70       	breq	800045da <fat_entry_check+0x4e>
   {
      return (FS_DIR == b_type);
800045ce:	30 08       	mov	r8,0
800045d0:	f0 07 18 00 	cp.b	r7,r8
800045d4:	5f 0c       	sreq	r12
800045d6:	e3 cd 80 80 	ldm	sp++,r7,pc
   }else{
      return (FS_FILE == b_type);
800045da:	30 18       	mov	r8,1
800045dc:	f0 07 18 00 	cp.b	r7,r8
800045e0:	5f 0c       	sreq	r12
800045e2:	e3 cd 80 80 	ldm	sp++,r7,pc
800045e6:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
800045ea:	00 00       	add	r0,r0
800045ec:	80 00       	ld.sh	r0,r0[0x0]
800045ee:	42 64       	lddsp	r4,sp[0x98]
800045f0:	00 00       	add	r0,r0
800045f2:	06 d4       	st.w	--r3,r4

800045f4 <fat_cache_reset>:

//! This function resets the sector cache
//!
void  fat_cache_reset( void )
{
   fs_g_sectorcache.u8_lun                = FS_BUF_SECTOR_EMPTY;
800045f4:	48 58       	lddpc	r8,80004608 <fat_cache_reset+0x14>
800045f6:	3f f9       	mov	r9,-1
800045f8:	b0 89       	st.b	r8[0x0],r9
   fs_g_sectorcache.u8_dirty              = false;
800045fa:	30 09       	mov	r9,0
800045fc:	f1 69 00 08 	st.b	r8[8],r9
   fs_g_sectorcache.u32_clusterlist_start = 0xFFFFFFFF;
80004600:	3f f9       	mov	r9,-1
80004602:	91 39       	st.w	r8[0xc],r9
}
80004604:	5e fc       	retal	r12
80004606:	00 00       	add	r0,r0
80004608:	00 00       	add	r0,r0
8000460a:	07 0c       	ld.w	r12,r3++

8000460c <fat_cache_mark_sector_as_dirty>:

//! This function sets a flag to signal that sector cache is modified
//!
void  fat_cache_mark_sector_as_dirty( void )
{
   fs_g_sectorcache.u8_dirty = true;
8000460c:	30 19       	mov	r9,1
8000460e:	48 38       	lddpc	r8,80004618 <fat_cache_mark_sector_as_dirty+0xc>
80004610:	f1 69 00 08 	st.b	r8[8],r9
}
80004614:	5e fc       	retal	r12
80004616:	00 00       	add	r0,r0
80004618:	00 00       	add	r0,r0
8000461a:	07 0c       	ld.w	r12,r3++

8000461c <fat_write_entry_file>:
//! OUT:
//!   fs_g_sector    Updated
//! @endverbatim
//!
void  fat_write_entry_file( void )
{
8000461c:	d4 01       	pushm	lr
   PTR_CACHE ptr_entry;

   fat_cache_mark_sector_as_dirty();
8000461e:	f0 1f 00 11 	mcall	80004660 <fat_write_entry_file+0x44>
   ptr_entry = fat_get_ptr_entry();
80004622:	f0 1f 00 11 	mcall	80004664 <fat_write_entry_file+0x48>
         fs_g_nav_entry.u32_cluster = 0;
   }

   //! Write the attribut
   ptr_entry+= 11;
   ptr_entry[0] = fs_g_nav_entry.u8_attr;
80004626:	49 18       	lddpc	r8,80004668 <fat_write_entry_file+0x4c>
80004628:	11 a9       	ld.ub	r9,r8[0x2]
8000462a:	f9 69 00 0b 	st.b	r12[11],r9

   // Write the first cluster of file cluster list
   ptr_entry += (20-11);
8000462e:	f8 ca ff ec 	sub	r10,r12,-20
   ptr_entry[0] = LSB2(fs_g_nav_entry.u32_cluster);
80004632:	f0 c9 ff fc 	sub	r9,r8,-4
80004636:	13 9b       	ld.ub	r11,r9[0x1]
80004638:	b4 8b       	st.b	r10[0x0],r11
   ptr_entry[1] = LSB3(fs_g_nav_entry.u32_cluster);
8000463a:	13 8b       	ld.ub	r11,r9[0x0]
8000463c:	b4 9b       	st.b	r10[0x1],r11
   ptr_entry += (26-20);
8000463e:	f8 ca ff e6 	sub	r10,r12,-26
   ptr_entry[0] = LSB0(fs_g_nav_entry.u32_cluster);
80004642:	13 bb       	ld.ub	r11,r9[0x3]
80004644:	b4 8b       	st.b	r10[0x0],r11
   ptr_entry[1] = LSB1(fs_g_nav_entry.u32_cluster);
80004646:	13 a9       	ld.ub	r9,r9[0x2]
80004648:	b4 99       	st.b	r10[0x1],r9

   //! Write the size of file
   ptr_entry += (28-26);
8000464a:	2e 4c       	sub	r12,-28
   ptr_entry[0] = LSB0(fs_g_nav_entry.u32_size);
8000464c:	2f 88       	sub	r8,-8
8000464e:	11 b9       	ld.ub	r9,r8[0x3]
80004650:	b8 89       	st.b	r12[0x0],r9
   ptr_entry[1] = LSB1(fs_g_nav_entry.u32_size);
80004652:	11 a9       	ld.ub	r9,r8[0x2]
80004654:	b8 99       	st.b	r12[0x1],r9
   ptr_entry[2] = LSB2(fs_g_nav_entry.u32_size);
80004656:	11 99       	ld.ub	r9,r8[0x1]
80004658:	b8 a9       	st.b	r12[0x2],r9
   ptr_entry[3] = LSB3(fs_g_nav_entry.u32_size);
8000465a:	11 88       	ld.ub	r8,r8[0x0]
8000465c:	b8 b8       	st.b	r12[0x3],r8
}
8000465e:	d8 02       	popm	pc
80004660:	80 00       	ld.sh	r0,r0[0x0]
80004662:	46 0c       	lddsp	r12,sp[0x180]
80004664:	80 00       	ld.sh	r0,r0[0x0]
80004666:	42 64       	lddsp	r4,sp[0x98]
80004668:	00 00       	add	r0,r0
8000466a:	04 44       	or	r4,r2

8000466c <fat_check_nav_access_file>:

   // For each navigators
   for( i=0 ; i!=(FS_NB_NAVIGATOR-1) ; i++ )
   {
      // Disk mounted ?
      if( FS_TYPE_FAT_UNM != fs_g_navext_fast[i].u8_type_fat )
8000466c:	49 88       	lddpc	r8,800046cc <fat_check_nav_access_file+0x60>
8000466e:	11 89       	ld.ub	r9,r8[0x0]
80004670:	30 08       	mov	r8,0
80004672:	f0 09 18 00 	cp.b	r9,r8
80004676:	c2 a0       	breq	800046ca <fat_check_nav_access_file+0x5e>
      // Is it the same disk ?
      if( fs_g_nav.u8_lun == fs_g_navext[i].u8_lun )
80004678:	49 68       	lddpc	r8,800046d0 <fat_check_nav_access_file+0x64>
8000467a:	11 89       	ld.ub	r9,r8[0x0]
8000467c:	49 68       	lddpc	r8,800046d4 <fat_check_nav_access_file+0x68>
8000467e:	11 88       	ld.ub	r8,r8[0x0]
80004680:	f0 09 18 00 	cp.b	r9,r8
80004684:	c2 31       	brne	800046ca <fat_check_nav_access_file+0x5e>
#if (FS_MULTI_PARTITION == ENABLED)
      // Is it the same partition ?
      if( fs_g_nav.u8_partition == fs_g_navext[i].u8_partition )
#endif
      // Is it the same directory ?
      if( fs_g_nav.u32_cluster_sel_dir == fs_g_navext[i].u32_cluster_sel_dir )
80004686:	49 38       	lddpc	r8,800046d0 <fat_check_nav_access_file+0x64>
80004688:	70 89       	ld.w	r9,r8[0x20]
8000468a:	49 38       	lddpc	r8,800046d4 <fat_check_nav_access_file+0x68>
8000468c:	70 88       	ld.w	r8,r8[0x20]
8000468e:	10 39       	cp.w	r9,r8
80004690:	c1 d1       	brne	800046ca <fat_check_nav_access_file+0x5e>
      // Is it the same file ?
      if( fs_g_nav_fast.u16_entry_pos_sel_file == fs_g_navext_fast[i].u16_entry_pos_sel_file )
80004692:	49 28       	lddpc	r8,800046d8 <fat_check_nav_access_file+0x6c>
80004694:	90 19       	ld.sh	r9,r8[0x2]
80004696:	48 e8       	lddpc	r8,800046cc <fat_check_nav_access_file+0x60>
80004698:	90 18       	ld.sh	r8,r8[0x2]
8000469a:	f0 09 19 00 	cp.h	r9,r8
8000469e:	c1 61       	brne	800046ca <fat_check_nav_access_file+0x5e>
      {
         if( mode )
800046a0:	58 0c       	cp.w	r12,0
800046a2:	c0 b0       	breq	800046b8 <fat_check_nav_access_file+0x4c>
         {
            // Is it open ?
            if( fs_g_navext_entry[i].u8_open_mode!=0 )
800046a4:	48 e8       	lddpc	r8,800046dc <fat_check_nav_access_file+0x70>
800046a6:	11 89       	ld.ub	r9,r8[0x0]
800046a8:	30 08       	mov	r8,0
800046aa:	f0 09 18 00 	cp.b	r9,r8
800046ae:	c0 e0       	breq	800046ca <fat_check_nav_access_file+0x5e>
            {
               fs_g_status = FS_ERR_FILE_OPEN;
800046b0:	32 89       	mov	r9,40
800046b2:	48 c8       	lddpc	r8,800046e0 <fat_check_nav_access_file+0x74>
800046b4:	b0 89       	st.b	r8[0x0],r9
800046b6:	5e fd       	retal	0
            }
         }
         else
         {
            // Is it open in write mode ?
            if( fs_g_navext_entry[i].u8_open_mode & FOPEN_WRITE_ACCESS )
800046b8:	48 98       	lddpc	r8,800046dc <fat_check_nav_access_file+0x70>
800046ba:	11 88       	ld.ub	r8,r8[0x0]
800046bc:	e2 18 00 02 	andl	r8,0x2,COH
800046c0:	c0 50       	breq	800046ca <fat_check_nav_access_file+0x5e>
            {
               fs_g_status = FS_ERR_FILE_OPEN_WR;
800046c2:	32 99       	mov	r9,41
800046c4:	48 78       	lddpc	r8,800046e0 <fat_check_nav_access_file+0x74>
800046c6:	b0 89       	st.b	r8[0x0],r9
800046c8:	5e fd       	retal	0
               return false;  // File opened in write mode then read access not possibled
800046ca:	5e ff       	retal	1
800046cc:	00 00       	add	r0,r0
800046ce:	06 cc       	st.b	r3++,r12
800046d0:	00 00       	add	r0,r0
800046d2:	06 84       	andn	r4,r3
800046d4:	00 00       	add	r0,r0
800046d6:	06 d8       	st.w	--r3,r8
800046d8:	00 00       	add	r0,r0
800046da:	06 d0       	st.w	--r3,r0
800046dc:	00 00       	add	r0,r0
800046de:	06 bc       	st.h	r3++,r12
800046e0:	00 00       	add	r0,r0
800046e2:	06 d4       	st.w	--r3,r4

800046e4 <fat_invert_nav>:
//! This function inverts the current navigation with another
//!
//! @param     u8_idnav    Id navigator to invert
//!
void  fat_invert_nav( uint8_t u8_idnav )
{
800046e4:	d4 21       	pushm	r4-r7,lr
800046e6:	20 dd       	sub	sp,52
   _MEM_TYPE_SLOW_ uint8_t Temp[Max(Max(sizeof(Fs_management),sizeof(Fs_management_entry)),sizeof(Fs_management_fast))];

   if( u8_idnav == 0 )
800046e8:	58 0c       	cp.w	r12,0
800046ea:	c5 a0       	breq	8000479e <fat_invert_nav+0xba>
      return;
   u8_idnav--;

   memcpy_ram2ram(Temp,                              (uint8_t*)&fs_g_nav,                     sizeof(Fs_management));
800046ec:	1a 97       	mov	r7,sp
800046ee:	4a e8       	lddpc	r8,800047a4 <fat_invert_nav+0xc0>
800046f0:	f0 ea 00 00 	ld.d	r10,r8[0]
800046f4:	fa eb 00 00 	st.d	sp[0],r10
800046f8:	f0 ea 00 08 	ld.d	r10,r8[8]
800046fc:	fa eb 00 08 	st.d	sp[8],r10
80004700:	f0 ea 00 10 	ld.d	r10,r8[16]
80004704:	fa eb 00 10 	st.d	sp[16],r10
80004708:	f0 ea 00 18 	ld.d	r10,r8[24]
8000470c:	fa eb 00 18 	st.d	sp[24],r10
80004710:	f0 ea 00 20 	ld.d	r10,r8[32]
80004714:	fa eb 00 20 	st.d	sp[32],r10
80004718:	f0 ea 00 28 	ld.d	r10,r8[40]
8000471c:	fa eb 00 28 	st.d	sp[40],r10
80004720:	70 c9       	ld.w	r9,r8[0x30]
80004722:	50 c9       	stdsp	sp[0x30],r9
   memcpy_ram2ram((uint8_t*)&fs_g_nav,                    (uint8_t*)&fs_g_navext[u8_idnav],        sizeof(Fs_management));
80004724:	f8 c6 00 01 	sub	r6,r12,1
80004728:	5c 56       	castu.b	r6
8000472a:	ec 04 10 34 	mul	r4,r6,52
8000472e:	49 f9       	lddpc	r9,800047a8 <fat_invert_nav+0xc4>
80004730:	12 04       	add	r4,r9
80004732:	33 45       	mov	r5,52
80004734:	0a 9a       	mov	r10,r5
80004736:	08 9b       	mov	r11,r4
80004738:	10 9c       	mov	r12,r8
8000473a:	f0 1f 00 1d 	mcall	800047ac <fat_invert_nav+0xc8>
   memcpy_ram2ram((uint8_t*)&fs_g_navext[u8_idnav],       Temp,                               sizeof(Fs_management));
8000473e:	0a 9a       	mov	r10,r5
80004740:	1a 9b       	mov	r11,sp
80004742:	08 9c       	mov	r12,r4
80004744:	f0 1f 00 1a 	mcall	800047ac <fat_invert_nav+0xc8>

   memcpy_ram2ram(Temp,                              (uint8_t*)&fs_g_nav_entry,               sizeof(Fs_management_entry));
80004748:	49 ac       	lddpc	r12,800047b0 <fat_invert_nav+0xcc>
8000474a:	f8 e8 00 00 	ld.d	r8,r12[0]
8000474e:	fa e9 00 00 	st.d	sp[0],r8
80004752:	f8 e8 00 08 	ld.d	r8,r12[8]
80004756:	fa e9 00 08 	st.d	sp[8],r8
   memcpy_ram2ram((uint8_t*)&fs_g_nav_entry,              (uint8_t*)&fs_g_navext_entry[u8_idnav],  sizeof(Fs_management_entry));
8000475a:	ec 04 15 04 	lsl	r4,r6,0x4
8000475e:	49 68       	lddpc	r8,800047b4 <fat_invert_nav+0xd0>
80004760:	10 04       	add	r4,r8
80004762:	31 05       	mov	r5,16
80004764:	0a 9a       	mov	r10,r5
80004766:	08 9b       	mov	r11,r4
80004768:	f0 1f 00 11 	mcall	800047ac <fat_invert_nav+0xc8>
   memcpy_ram2ram((uint8_t*)&fs_g_navext_entry[u8_idnav], Temp,                               sizeof(Fs_management_entry));
8000476c:	0a 9a       	mov	r10,r5
8000476e:	1a 9b       	mov	r11,sp
80004770:	08 9c       	mov	r12,r4
80004772:	f0 1f 00 0f 	mcall	800047ac <fat_invert_nav+0xc8>

   memcpy_ram2ram(Temp,                              (uint8_t*)&fs_g_nav_fast,                sizeof(Fs_management_fast));
80004776:	49 14       	lddpc	r4,800047b8 <fat_invert_nav+0xd4>
80004778:	30 45       	mov	r5,4
8000477a:	0a 9a       	mov	r10,r5
8000477c:	08 9b       	mov	r11,r4
8000477e:	1a 9c       	mov	r12,sp
80004780:	f0 1f 00 0b 	mcall	800047ac <fat_invert_nav+0xc8>
   memcpy_ram2ram((uint8_t*)&fs_g_nav_fast,               (uint8_t*)&fs_g_navext_fast[u8_idnav],   sizeof(Fs_management_fast));
80004784:	48 e8       	lddpc	r8,800047bc <fat_invert_nav+0xd8>
80004786:	f0 06 00 26 	add	r6,r8,r6<<0x2
8000478a:	0a 9a       	mov	r10,r5
8000478c:	0c 9b       	mov	r11,r6
8000478e:	08 9c       	mov	r12,r4
80004790:	f0 1f 00 07 	mcall	800047ac <fat_invert_nav+0xc8>
   memcpy_ram2ram((uint8_t*)&fs_g_navext_fast[u8_idnav],  Temp,                               sizeof(Fs_management_fast));
80004794:	0a 9a       	mov	r10,r5
80004796:	1a 9b       	mov	r11,sp
80004798:	0c 9c       	mov	r12,r6
8000479a:	f0 1f 00 05 	mcall	800047ac <fat_invert_nav+0xc8>
}
8000479e:	2f 3d       	sub	sp,-52
800047a0:	d8 22       	popm	r4-r7,pc
800047a2:	00 00       	add	r0,r0
800047a4:	00 00       	add	r0,r0
800047a6:	06 84       	andn	r4,r3
800047a8:	00 00       	add	r0,r0
800047aa:	06 d8       	st.w	--r3,r8
800047ac:	80 00       	ld.sh	r0,r0[0x0]
800047ae:	79 fa       	ld.w	r10,r12[0x7c]
800047b0:	00 00       	add	r0,r0
800047b2:	04 44       	or	r4,r2
800047b4:	00 00       	add	r0,r0
800047b6:	06 bc       	st.h	r3++,r12
800047b8:	00 00       	add	r0,r0
800047ba:	06 d0       	st.w	--r3,r0
800047bc:	00 00       	add	r0,r0
800047be:	06 cc       	st.b	r3++,r12

800047c0 <fat_cache_flush>:
//!
//! @return    false in case of error, see global value "fs_g_status" for more detail
//! @return    true otherwise
//!
Bool  fat_cache_flush( void )
{
800047c0:	d4 01       	pushm	lr
   // If the cache is modified, then write the sector cache on the device
   if ( true == fs_g_sectorcache.u8_dirty )
800047c2:	49 08       	lddpc	r8,80004800 <fat_cache_flush+0x40>
800047c4:	f1 39 00 08 	ld.ub	r9,r8[8]
800047c8:	30 18       	mov	r8,1
800047ca:	f0 09 18 00 	cp.b	r9,r8
800047ce:	c1 81       	brne	800047fe <fat_cache_flush+0x3e>
   {
      fs_g_sectorcache.u8_dirty = false; // Always clear, although an error occur
800047d0:	48 c8       	lddpc	r8,80004800 <fat_cache_flush+0x40>
800047d2:	30 09       	mov	r9,0
800047d4:	f1 69 00 08 	st.b	r8[8],r9
      if( mem_wr_protect( fs_g_sectorcache.u8_lun  ))
800047d8:	11 8c       	ld.ub	r12,r8[0x0]
800047da:	f0 1f 00 0b 	mcall	80004804 <fat_cache_flush+0x44>
800047de:	c0 50       	breq	800047e8 <fat_cache_flush+0x28>
      {
         fs_g_status = FS_LUN_WP;
800047e0:	31 49       	mov	r9,20
800047e2:	48 a8       	lddpc	r8,80004808 <fat_cache_flush+0x48>
800047e4:	b0 89       	st.b	r8[0x0],r9
800047e6:	d8 0a       	popm	pc,r12=0
         return false;
      }
      if (CTRL_GOOD != ram_2_memory( fs_g_sectorcache.u8_lun , fs_g_sectorcache.u32_addr , fs_g_sector ))
800047e8:	48 68       	lddpc	r8,80004800 <fat_cache_flush+0x40>
800047ea:	48 9a       	lddpc	r10,8000480c <fat_cache_flush+0x4c>
800047ec:	70 1b       	ld.w	r11,r8[0x4]
800047ee:	11 8c       	ld.ub	r12,r8[0x0]
800047f0:	f0 1f 00 08 	mcall	80004810 <fat_cache_flush+0x50>
800047f4:	c0 50       	breq	800047fe <fat_cache_flush+0x3e>
      {
         fs_g_status = FS_ERR_HW;
800047f6:	30 19       	mov	r9,1
800047f8:	48 48       	lddpc	r8,80004808 <fat_cache_flush+0x48>
800047fa:	b0 89       	st.b	r8[0x0],r9
800047fc:	d8 0a       	popm	pc,r12=0
         return false;
800047fe:	da 0a       	popm	pc,r12=1
80004800:	00 00       	add	r0,r0
80004802:	07 0c       	ld.w	r12,r3++
80004804:	80 00       	ld.sh	r0,r0[0x0]
80004806:	6a f0       	ld.w	r0,r5[0x3c]
80004808:	00 00       	add	r0,r0
8000480a:	06 d4       	st.w	--r3,r4
8000480c:	00 00       	add	r0,r0
8000480e:	04 84       	andn	r4,r2
80004810:	80 00       	ld.sh	r0,r0[0x0]
80004812:	6b 04       	ld.w	r4,r5[0x40]

80004814 <fat_cache_clear>:

#if (FS_LEVEL_FEATURES > FSFEATURE_READ)
//! This function clears the sector cache
//!
void  fat_cache_clear( void )
{
80004814:	d4 01       	pushm	lr
   memset( fs_g_sector , 0 , FS_CACHE_SIZE );
80004816:	e0 6a 02 00 	mov	r10,512
8000481a:	30 0b       	mov	r11,0
8000481c:	48 2c       	lddpc	r12,80004824 <fat_cache_clear+0x10>
8000481e:	f0 1f 00 03 	mcall	80004828 <fat_cache_clear+0x14>
}
80004822:	d8 02       	popm	pc
80004824:	00 00       	add	r0,r0
80004826:	04 84       	andn	r4,r2
80004828:	80 00       	ld.sh	r0,r0[0x0]
8000482a:	7b 42       	ld.w	r2,sp[0x50]

8000482c <fat_cache_read_sector>:
//!   fs_g_nav.u8_lun      drive number to read
//!   fs_gu32_addrsector   address to read (unit sector)
//! @endverbatim
//!
Bool  fat_cache_read_sector( Bool b_load )
{
8000482c:	eb cd 40 80 	pushm	r7,lr
80004830:	18 97       	mov	r7,r12
   // Check if the sector asked is the same in cache
   if( (fs_g_sectorcache.u8_lun     == fs_g_nav.u8_lun )
80004832:	49 78       	lddpc	r8,8000488c <fat_cache_read_sector+0x60>
80004834:	11 89       	ld.ub	r9,r8[0x0]
80004836:	49 78       	lddpc	r8,80004890 <fat_cache_read_sector+0x64>
80004838:	11 88       	ld.ub	r8,r8[0x0]
8000483a:	f0 09 18 00 	cp.b	r9,r8
8000483e:	c0 91       	brne	80004850 <fat_cache_read_sector+0x24>
80004840:	49 38       	lddpc	r8,8000488c <fat_cache_read_sector+0x60>
80004842:	70 19       	ld.w	r9,r8[0x4]
80004844:	49 48       	lddpc	r8,80004894 <fat_cache_read_sector+0x68>
80004846:	70 08       	ld.w	r8,r8[0x0]
80004848:	10 39       	cp.w	r9,r8
8000484a:	c0 31       	brne	80004850 <fat_cache_read_sector+0x24>
8000484c:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
   {
      return true;
   }

   // Write previous cache before fill cache with a new sector
   if( !fat_cache_flush())
80004850:	f0 1f 00 12 	mcall	80004898 <fat_cache_read_sector+0x6c>
80004854:	c1 90       	breq	80004886 <fat_cache_read_sector+0x5a>
      return false;

   // Delete informations about the caches
   fat_cache_reset();
80004856:	f0 1f 00 12 	mcall	8000489c <fat_cache_read_sector+0x70>

   // Init sector cache
   fs_g_sectorcache.u32_addr = fs_gu32_addrsector;
8000485a:	48 f8       	lddpc	r8,80004894 <fat_cache_read_sector+0x68>
8000485c:	70 0b       	ld.w	r11,r8[0x0]
8000485e:	48 c8       	lddpc	r8,8000488c <fat_cache_read_sector+0x60>
80004860:	91 1b       	st.w	r8[0x4],r11
   if( b_load )
80004862:	58 07       	cp.w	r7,0
80004864:	c0 c0       	breq	8000487c <fat_cache_read_sector+0x50>
   {
      // Load the sector from memory
      if( CTRL_GOOD != memory_2_ram( fs_g_nav.u8_lun  , fs_g_sectorcache.u32_addr, fs_g_sector))
80004866:	48 fa       	lddpc	r10,800048a0 <fat_cache_read_sector+0x74>
80004868:	48 a8       	lddpc	r8,80004890 <fat_cache_read_sector+0x64>
8000486a:	11 8c       	ld.ub	r12,r8[0x0]
8000486c:	f0 1f 00 0e 	mcall	800048a4 <fat_cache_read_sector+0x78>
80004870:	c0 60       	breq	8000487c <fat_cache_read_sector+0x50>
      {
         fs_g_status = FS_ERR_HW;
80004872:	30 19       	mov	r9,1
80004874:	48 d8       	lddpc	r8,800048a8 <fat_cache_read_sector+0x7c>
80004876:	b0 89       	st.b	r8[0x0],r9
80004878:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
         return false;
      }
   }
   // Valid sector cache
   fs_g_sectorcache.u8_lun = fs_g_nav.u8_lun;
8000487c:	48 58       	lddpc	r8,80004890 <fat_cache_read_sector+0x64>
8000487e:	11 89       	ld.ub	r9,r8[0x0]
80004880:	48 38       	lddpc	r8,8000488c <fat_cache_read_sector+0x60>
80004882:	b0 89       	st.b	r8[0x0],r9
80004884:	30 1c       	mov	r12,1
   return true;
}
80004886:	e3 cd 80 80 	ldm	sp++,r7,pc
8000488a:	00 00       	add	r0,r0
8000488c:	00 00       	add	r0,r0
8000488e:	07 0c       	ld.w	r12,r3++
80004890:	00 00       	add	r0,r0
80004892:	06 84       	andn	r4,r3
80004894:	00 00       	add	r0,r0
80004896:	04 40       	or	r0,r2
80004898:	80 00       	ld.sh	r0,r0[0x0]
8000489a:	47 c0       	lddsp	r0,sp[0x1f0]
8000489c:	80 00       	ld.sh	r0,r0[0x0]
8000489e:	45 f4       	lddsp	r4,sp[0x17c]
800048a0:	00 00       	add	r0,r0
800048a2:	04 84       	andn	r4,r2
800048a4:	80 00       	ld.sh	r0,r0[0x0]
800048a6:	6b 40       	ld.w	r0,r5[0x50]
800048a8:	00 00       	add	r0,r0
800048aa:	06 d4       	st.w	--r3,r4

800048ac <fat_cluster_readnext>:
//!   fs_g_u16_pos_fat        readed cluster position in FAT
//!   fs_g_cluster.u32_val    value of cluster readed
//! @endverbatim
//!
Bool  fat_cluster_readnext( void )
{
800048ac:	d4 01       	pushm	lr
   // Compute the next cluster position in FAT
   if ( Is_fat32 )
800048ae:	49 f8       	lddpc	r8,80004928 <fat_cluster_readnext+0x7c>
800048b0:	11 89       	ld.ub	r9,r8[0x0]
800048b2:	30 38       	mov	r8,3
800048b4:	f0 09 18 00 	cp.b	r9,r8
800048b8:	c0 61       	brne	800048c4 <fat_cluster_readnext+0x18>
   {
      fs_g_u16_pos_fat += 4;
800048ba:	49 d8       	lddpc	r8,8000492c <fat_cluster_readnext+0x80>
800048bc:	90 09       	ld.sh	r9,r8[0x0]
800048be:	2f c9       	sub	r9,-4
800048c0:	b0 09       	st.h	r8[0x0],r9
800048c2:	c0 58       	rjmp	800048cc <fat_cluster_readnext+0x20>
   }else{
      // Is_fat16
      fs_g_u16_pos_fat += 2;
800048c4:	49 a8       	lddpc	r8,8000492c <fat_cluster_readnext+0x80>
800048c6:	90 09       	ld.sh	r9,r8[0x0]
800048c8:	2f e9       	sub	r9,-2
800048ca:	b0 09       	st.h	r8[0x0],r9
   }

   // Check if next cluster is in internal cache
   if( FS_CACHE_SIZE == fs_g_u16_pos_fat )
800048cc:	49 88       	lddpc	r8,8000492c <fat_cluster_readnext+0x80>
800048ce:	90 09       	ld.sh	r9,r8[0x0]
800048d0:	e0 68 02 00 	mov	r8,512
800048d4:	f0 09 19 00 	cp.h	r9,r8
800048d8:	c0 c1       	brne	800048f0 <fat_cluster_readnext+0x44>
   {
      // Update cache
      fs_g_u16_pos_fat = 0;
800048da:	30 09       	mov	r9,0
800048dc:	49 48       	lddpc	r8,8000492c <fat_cluster_readnext+0x80>
800048de:	b0 09       	st.h	r8[0x0],r9
      fs_gu32_addrsector++;
800048e0:	49 48       	lddpc	r8,80004930 <fat_cluster_readnext+0x84>
800048e2:	70 09       	ld.w	r9,r8[0x0]
800048e4:	2f f9       	sub	r9,-1
800048e6:	91 09       	st.w	r8[0x0],r9
      if( !fat_cache_read_sector( true ))
800048e8:	30 1c       	mov	r12,1
800048ea:	f0 1f 00 13 	mcall	80004934 <fat_cluster_readnext+0x88>
800048ee:	c1 b0       	breq	80004924 <fat_cluster_readnext+0x78>
         return false;
   }

   //**** Read the cluster value
   LSB0( fs_g_cluster.u32_val ) = fs_g_sector[fs_g_u16_pos_fat+0];  // FAT 16,32
800048f0:	49 28       	lddpc	r8,80004938 <fat_cluster_readnext+0x8c>
800048f2:	2f c8       	sub	r8,-4
800048f4:	48 e9       	lddpc	r9,8000492c <fat_cluster_readnext+0x80>
800048f6:	92 89       	ld.uh	r9,r9[0x0]
800048f8:	49 1a       	lddpc	r10,8000493c <fat_cluster_readnext+0x90>
800048fa:	f4 09 07 0b 	ld.ub	r11,r10[r9]
800048fe:	b0 bb       	st.b	r8[0x3],r11
   LSB1( fs_g_cluster.u32_val ) = fs_g_sector[fs_g_u16_pos_fat+1];  // FAT 16,32
80004900:	12 0a       	add	r10,r9
80004902:	15 9a       	ld.ub	r10,r10[0x1]
80004904:	b0 aa       	st.b	r8[0x2],r10

   if ( Is_fat32 )
80004906:	48 9a       	lddpc	r10,80004928 <fat_cluster_readnext+0x7c>
80004908:	15 8b       	ld.ub	r11,r10[0x0]
8000490a:	30 3a       	mov	r10,3
8000490c:	f4 0b 18 00 	cp.b	r11,r10
80004910:	c0 20       	breq	80004914 <fat_cluster_readnext+0x68>
80004912:	da 0a       	popm	pc,r12=1
   {  // FAT 32
      LSB2( fs_g_cluster.u32_val ) = fs_g_sector[fs_g_u16_pos_fat+2];
80004914:	48 aa       	lddpc	r10,8000493c <fat_cluster_readnext+0x90>
80004916:	f4 09 00 09 	add	r9,r10,r9
8000491a:	13 aa       	ld.ub	r10,r9[0x2]
8000491c:	b0 9a       	st.b	r8[0x1],r10
      LSB3( fs_g_cluster.u32_val ) = fs_g_sector[fs_g_u16_pos_fat+3];
8000491e:	13 b9       	ld.ub	r9,r9[0x3]
80004920:	b0 89       	st.b	r8[0x0],r9
80004922:	30 1c       	mov	r12,1
   }
   return true;
}
80004924:	d8 02       	popm	pc
80004926:	00 00       	add	r0,r0
80004928:	00 00       	add	r0,r0
8000492a:	06 d0       	st.w	--r3,r0
8000492c:	00 00       	add	r0,r0
8000492e:	04 54       	eor	r4,r2
80004930:	00 00       	add	r0,r0
80004932:	04 40       	or	r0,r2
80004934:	80 00       	ld.sh	r0,r0[0x0]
80004936:	48 2c       	lddpc	r12,8000493c <fat_cluster_readnext+0x90>
80004938:	00 00       	add	r0,r0
8000493a:	07 24       	ld.uh	r4,r3++
8000493c:	00 00       	add	r0,r0
8000493e:	04 84       	andn	r4,r2

80004940 <fat_cluster_val>:
//!   fs_g_u16_pos_fat        position in FAT of the cluster to read or write
//!                           value init in case of the fat_cluster_readnext() routine is used after
//! @endverbatim
//!
Bool  fat_cluster_val( Bool b_mode )
{
80004940:	d4 31       	pushm	r0-r7,lr
80004942:	18 95       	mov	r5,r12
   _MEM_TYPE_FAST_ uint32_t   u32_offset_fat =0;
   _MEM_TYPE_FAST_ uint8_t    u8_data1, u8_data2,u8_data3,u8_data4;
   _MEM_TYPE_FAST_ PTR_CACHE u8_ptr_cluster;

   //**** Compute the cluster position in FAT (sector address & position in sector)
   if ( Is_fat32 )
80004944:	fe f8 02 18 	ld.w	r8,pc[536]
80004948:	11 88       	ld.ub	r8,r8[0x0]
8000494a:	30 39       	mov	r9,3
8000494c:	f2 08 18 00 	cp.b	r8,r9
80004950:	c0 d1       	brne	8000496a <fat_cluster_val+0x2a>
   {
      // FAT 32
      // Optimization of -> u32_offset_fat = fs_g_cluster.pos * 4 / FS_CACHE_SIZE;
      // Optimization of -> u32_offset_fat = fs_g_cluster.pos / 128
      u32_offset_fat = fs_g_cluster.u32_pos >> (8-1);
80004952:	fe fa 02 0e 	ld.w	r10,pc[526]
80004956:	74 09       	ld.w	r9,r10[0x0]
80004958:	a7 99       	lsr	r9,0x7

      // Optimization of -> fs_g_u16_pos_fat = (fs_g_cluster.u32_pos * 4) % FS_CACHE_SIZE;
      // Optimization of -> fs_g_u16_pos_fat = (fs_g_cluster.u32_pos % 128) * 4
      fs_g_u16_pos_fat = ((uint16_t)(LSB0(fs_g_cluster.u32_pos) & 0x7F))<< 2;
8000495a:	15 bb       	ld.ub	r11,r10[0x3]
8000495c:	f7 db c0 07 	bfextu	r11,r11,0x0,0x7
80004960:	a3 6b       	lsl	r11,0x2
80004962:	fe fa 02 02 	ld.w	r10,pc[514]
80004966:	b4 0b       	st.h	r10[0x0],r11
80004968:	c2 08       	rjmp	800049a8 <fat_cluster_val+0x68>
   }
   else if ( Is_fat16 )
8000496a:	30 29       	mov	r9,2
8000496c:	f2 08 18 00 	cp.b	r8,r9
80004970:	c0 81       	brne	80004980 <fat_cluster_val+0x40>
   {
      // FAT 16
      // Optimization of -> u32_offset_fat = fs_g_cluster.u32_pos * 2 / FS_CACHE_SIZE = fs_g_cluster.u32_pos / 256;
      u32_offset_fat = LSB1(fs_g_cluster.u32_pos);
80004972:	4f ca       	lddpc	r10,80004b60 <fat_cluster_val+0x220>
80004974:	15 a9       	ld.ub	r9,r10[0x2]
      // Optimization of -> fs_g_u16_pos_fat = (fs_g_cluster.u32_pos * 2) % FS_CACHE_SIZE;
      // Optimization of -> fs_g_u16_pos_fat = (fs_g_cluster.u32_pos % 256) * 2
      fs_g_u16_pos_fat = ((uint16_t)LSB0(fs_g_cluster.u32_pos)) <<1;
80004976:	15 bb       	ld.ub	r11,r10[0x3]
80004978:	a1 7b       	lsl	r11,0x1
8000497a:	4f ba       	lddpc	r10,80004b64 <fat_cluster_val+0x224>
8000497c:	b4 0b       	st.h	r10[0x0],r11
8000497e:	c1 58       	rjmp	800049a8 <fat_cluster_val+0x68>
   }
   else if ( Is_fat12 )
80004980:	30 19       	mov	r9,1
80004982:	f2 08 18 00 	cp.b	r8,r9
80004986:	c0 30       	breq	8000498c <fat_cluster_val+0x4c>
80004988:	30 09       	mov	r9,0
8000498a:	c0 f8       	rjmp	800049a8 <fat_cluster_val+0x68>
   {
      // FAT 12
      // Optimization of -> fs_g_u16_pos_fat = fs_g_cluster.u32_pos + (fs_g_cluster.u32_pos/ 2)
      fs_g_u16_pos_fat = (uint16_t)fs_g_cluster.u32_pos + ((uint16_t)fs_g_cluster.u32_pos >>1);
8000498c:	4f 59       	lddpc	r9,80004b60 <fat_cluster_val+0x220>
8000498e:	72 09       	ld.w	r9,r9[0x0]
80004990:	4f 5a       	lddpc	r10,80004b64 <fat_cluster_val+0x224>
80004992:	f7 d9 c0 2f 	bfextu	r11,r9,0x1,0xf
80004996:	12 0b       	add	r11,r9
80004998:	b4 0b       	st.h	r10[0x0],r11
      // Optimization of -> u32_offset_fat = fs_g_cluster.u32_pos / FS_CACHE_SIZE
      u32_offset_fat = MSB(fs_g_u16_pos_fat) >> 1;
8000499a:	f7 db c1 08 	bfextu	r11,r11,0x8,0x8
8000499e:	f6 09 16 01 	lsr	r9,r11,0x1
      // Optimization of -> fs_g_u16_pos_fat = fs_g_u16_pos_fat % FS_CACHE_SIZE
      MSB( fs_g_u16_pos_fat ) &= 0x01;
800049a2:	f7 db c0 01 	bfextu	r11,r11,0x0,0x1
800049a6:	b4 8b       	st.b	r10[0x0],r11
   }

#if (FS_LEVEL_FEATURES > FSFEATURE_READ)
   if (b_mode)
800049a8:	58 05       	cp.w	r5,0
800049aa:	c2 20       	breq	800049ee <fat_cluster_val+0xae>
   {
      // Update information about FAT modification
      if( fs_g_u32_first_mod_fat > u32_offset_fat )
800049ac:	4e fa       	lddpc	r10,80004b68 <fat_cluster_val+0x228>
800049ae:	74 0a       	ld.w	r10,r10[0x0]
800049b0:	14 39       	cp.w	r9,r10
800049b2:	c0 32       	brcc	800049b8 <fat_cluster_val+0x78>
      {
         fs_g_u32_first_mod_fat = u32_offset_fat;
800049b4:	4e da       	lddpc	r10,80004b68 <fat_cluster_val+0x228>
800049b6:	95 09       	st.w	r10[0x0],r9
      }
      if( fs_g_u32_last_mod_fat < u32_offset_fat )
800049b8:	4e da       	lddpc	r10,80004b6c <fat_cluster_val+0x22c>
800049ba:	74 0a       	ld.w	r10,r10[0x0]
800049bc:	14 39       	cp.w	r9,r10
800049be:	e0 88 00 04 	brls	800049c6 <fat_cluster_val+0x86>
      {
         fs_g_u32_last_mod_fat = u32_offset_fat;
800049c2:	4e ba       	lddpc	r10,80004b6c <fat_cluster_val+0x22c>
800049c4:	95 09       	st.w	r10[0x0],r9
      }
      if ( Is_fat12 )
800049c6:	30 1a       	mov	r10,1
800049c8:	f4 08 18 00 	cp.b	r8,r10
800049cc:	c1 11       	brne	800049ee <fat_cluster_val+0xae>
      {  // A cluster may be stored on two sectors
         if( fs_g_u16_pos_fat == (FS_CACHE_SIZE-1) )
800049ce:	4e 68       	lddpc	r8,80004b64 <fat_cluster_val+0x224>
800049d0:	90 0a       	ld.sh	r10,r8[0x0]
800049d2:	e0 68 01 ff 	mov	r8,511
800049d6:	f0 0a 19 00 	cp.h	r10,r8
800049da:	c0 a1       	brne	800049ee <fat_cluster_val+0xae>
         {  // Count the next FAT sector
            if( fs_g_u32_last_mod_fat < (u32_offset_fat+1) )
800049dc:	f2 c8 ff ff 	sub	r8,r9,-1
800049e0:	4e 3a       	lddpc	r10,80004b6c <fat_cluster_val+0x22c>
800049e2:	74 0a       	ld.w	r10,r10[0x0]
800049e4:	14 38       	cp.w	r8,r10
800049e6:	e0 88 00 04 	brls	800049ee <fat_cluster_val+0xae>
            {
               fs_g_u32_last_mod_fat = (u32_offset_fat+1);
800049ea:	4e 1a       	lddpc	r10,80004b6c <fat_cluster_val+0x22c>
800049ec:	95 08       	st.w	r10[0x0],r8
      }
   }
#endif  // FS_LEVEL_FEATURES

   //**** Read cluster sector in FAT
   fs_gu32_addrsector = fs_g_nav.u32_ptr_fat + u32_offset_fat;   // Computed logical sector address
800049ee:	4e 18       	lddpc	r8,80004b70 <fat_cluster_val+0x230>
800049f0:	70 48       	ld.w	r8,r8[0x10]
800049f2:	10 09       	add	r9,r8
800049f4:	4e 08       	lddpc	r8,80004b74 <fat_cluster_val+0x234>
800049f6:	91 09       	st.w	r8[0x0],r9
   if( !fat_cache_read_sector( true ))
800049f8:	30 1c       	mov	r12,1
800049fa:	f0 1f 00 60 	mcall	80004b78 <fat_cluster_val+0x238>
800049fe:	e0 80 00 ad 	breq	80004b58 <fat_cluster_val+0x218>
      return false;

   // Read cluster information
   u8_ptr_cluster = &fs_g_sector[fs_g_u16_pos_fat];
80004a02:	4d 98       	lddpc	r8,80004b64 <fat_cluster_val+0x224>
80004a04:	90 08       	ld.sh	r8,r8[0x0]
80004a06:	ed d8 c0 10 	bfextu	r6,r8,0x0,0x10
80004a0a:	4d d9       	lddpc	r9,80004b7c <fat_cluster_val+0x23c>
80004a0c:	12 06       	add	r6,r9
   u8_data1 = u8_ptr_cluster[0];
80004a0e:	0c 97       	mov	r7,r6
80004a10:	0f 32       	ld.ub	r2,r7++
   // Remark: if (fs_g_u16_pos_fat+1)=512 then it isn't a mistake, because this value will be erase in next lines
   u8_data2 = u8_ptr_cluster[1];
80004a12:	0f 8b       	ld.ub	r11,r7[0x0]
   u8_data3 = u8_ptr_cluster[2];
80004a14:	ec c4 ff fe 	sub	r4,r6,-2
80004a18:	09 81       	ld.ub	r1,r4[0x0]
   u8_data4 = u8_ptr_cluster[3];
80004a1a:	ec c3 ff fd 	sub	r3,r6,-3
80004a1e:	07 80       	ld.ub	r0,r3[0x0]

   if ( Is_fat12 )
80004a20:	4c f9       	lddpc	r9,80004b5c <fat_cluster_val+0x21c>
80004a22:	13 8a       	ld.ub	r10,r9[0x0]
80004a24:	30 19       	mov	r9,1
80004a26:	f2 0a 18 00 	cp.b	r10,r9
80004a2a:	c1 11       	brne	80004a4c <fat_cluster_val+0x10c>
   {   // A cluster may be stored on two sectors
      if(  fs_g_u16_pos_fat == (FS_CACHE_SIZE-1) )
80004a2c:	e0 69 01 ff 	mov	r9,511
80004a30:	f2 08 19 00 	cp.h	r8,r9
80004a34:	c0 c1       	brne	80004a4c <fat_cluster_val+0x10c>
      {  // Go to next sector
         fs_gu32_addrsector++;
80004a36:	4d 08       	lddpc	r8,80004b74 <fat_cluster_val+0x234>
80004a38:	70 09       	ld.w	r9,r8[0x0]
80004a3a:	2f f9       	sub	r9,-1
80004a3c:	91 09       	st.w	r8[0x0],r9
         if( !fat_cache_read_sector( true ))
80004a3e:	30 1c       	mov	r12,1
80004a40:	f0 1f 00 4e 	mcall	80004b78 <fat_cluster_val+0x238>
80004a44:	e0 80 00 8a 	breq	80004b58 <fat_cluster_val+0x218>
           return false;
         u8_data2 = fs_g_sector[0];
80004a48:	4c d8       	lddpc	r8,80004b7c <fat_cluster_val+0x23c>
80004a4a:	11 8b       	ld.ub	r11,r8[0x0]
      }
   }

   if (false == b_mode)
80004a4c:	58 05       	cp.w	r5,0
80004a4e:	c3 11       	brne	80004ab0 <fat_cluster_val+0x170>
   {
      //**** Read the cluster value
      LSB0( fs_g_cluster.u32_val ) = u8_data1;  // FAT 12,16,32
80004a50:	4c 48       	lddpc	r8,80004b60 <fat_cluster_val+0x220>
80004a52:	f0 c9 ff fc 	sub	r9,r8,-4
80004a56:	f0 cc ff f9 	sub	r12,r8,-7
80004a5a:	b8 82       	st.b	r12[0x0],r2
      LSB1( fs_g_cluster.u32_val ) = u8_data2;  // FAT 12,16,32
80004a5c:	2f a8       	sub	r8,-6
80004a5e:	b0 8b       	st.b	r8[0x0],r11

      if ( Is_fat32 )
80004a60:	4b fa       	lddpc	r10,80004b5c <fat_cluster_val+0x21c>
80004a62:	15 8a       	ld.ub	r10,r10[0x0]
80004a64:	30 3b       	mov	r11,3
80004a66:	f6 0a 18 00 	cp.b	r10,r11
80004a6a:	c0 61       	brne	80004a76 <fat_cluster_val+0x136>
      {  // FAT 32
         LSB2( fs_g_cluster.u32_val ) = u8_data3;
80004a6c:	b2 91       	st.b	r9[0x1],r1
         LSB3( fs_g_cluster.u32_val ) = u8_data4 & 0x0F; // The high 4 bits are reserved
80004a6e:	e1 d0 c0 04 	bfextu	r0,r0,0x0,0x4
80004a72:	b2 80       	st.b	r9[0x0],r0
80004a74:	da 3a       	popm	r0-r7,pc,r12=1
      }
      else
      {  // FAT 12 & 16 don't use the high bytes
         LSB2( fs_g_cluster.u32_val ) = 0;
80004a76:	30 0b       	mov	r11,0
80004a78:	b2 9b       	st.b	r9[0x1],r11
         LSB3( fs_g_cluster.u32_val ) = 0;
80004a7a:	b2 8b       	st.b	r9[0x0],r11

         // FAT 12 translate 16bits value to 12bits
         if ( Is_fat12 )
80004a7c:	30 19       	mov	r9,1
80004a7e:	f2 0a 18 00 	cp.b	r10,r9
80004a82:	c0 20       	breq	80004a86 <fat_cluster_val+0x146>
80004a84:	da 3a       	popm	r0-r7,pc,r12=1
         {
            if ( 0x01 & LSB0(fs_g_cluster.u32_pos) )
80004a86:	4b 79       	lddpc	r9,80004b60 <fat_cluster_val+0x220>
80004a88:	13 b9       	ld.ub	r9,r9[0x3]
80004a8a:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80004a8e:	c0 c0       	breq	80004aa6 <fat_cluster_val+0x166>
            {  // Readed cluster is ODD
               LSB0( fs_g_cluster.u32_val ) = (LSB1( fs_g_cluster.u32_val ) <<4 ) + (LSB0( fs_g_cluster.u32_val ) >>4 );
80004a90:	19 8b       	ld.ub	r11,r12[0x0]
80004a92:	a5 8b       	lsr	r11,0x4
80004a94:	11 89       	ld.ub	r9,r8[0x0]
80004a96:	f2 0a 15 04 	lsl	r10,r9,0x4
80004a9a:	f6 0a 00 0a 	add	r10,r11,r10
80004a9e:	b8 8a       	st.b	r12[0x0],r10
               LSB1( fs_g_cluster.u32_val ) =  LSB1( fs_g_cluster.u32_val ) >>4 ;
80004aa0:	a5 89       	lsr	r9,0x4
80004aa2:	b0 89       	st.b	r8[0x0],r9
80004aa4:	da 3a       	popm	r0-r7,pc,r12=1
            }
            else
            {  // Readed cluster is EVEN
               LSB1( fs_g_cluster.u32_val ) &= 0x0F;
80004aa6:	11 89       	ld.ub	r9,r8[0x0]
80004aa8:	f3 d9 c0 04 	bfextu	r9,r9,0x0,0x4
80004aac:	b0 89       	st.b	r8[0x0],r9
80004aae:	da 3a       	popm	r0-r7,pc,r12=1
         }
      }
   } else {
#if (FS_LEVEL_FEATURES > FSFEATURE_READ)
      //**** Write the cluster value
      if ( Is_fat12 )
80004ab0:	4a b8       	lddpc	r8,80004b5c <fat_cluster_val+0x21c>
80004ab2:	11 88       	ld.ub	r8,r8[0x0]
80004ab4:	30 19       	mov	r9,1
80004ab6:	f2 08 18 00 	cp.b	r8,r9
80004aba:	c3 a1       	brne	80004b2e <fat_cluster_val+0x1ee>
      {
         // FAT 12, translate cluster value
         if ( 0x01 & LSB0(fs_g_cluster.u32_pos) )
80004abc:	4a 98       	lddpc	r8,80004b60 <fat_cluster_val+0x220>
80004abe:	11 b8       	ld.ub	r8,r8[0x3]
80004ac0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004ac4:	c1 10       	breq	80004ae6 <fat_cluster_val+0x1a6>
         {  // Cluster writing is ODD
            u8_data1 = (u8_data1 & 0x0F) + (LSB0( fs_g_cluster.u32_val )<<4);
80004ac6:	eb d2 c0 04 	bfextu	r5,r2,0x0,0x4
80004aca:	4a 68       	lddpc	r8,80004b60 <fat_cluster_val+0x220>
80004acc:	2f c8       	sub	r8,-4
80004ace:	11 b9       	ld.ub	r9,r8[0x3]
80004ad0:	f2 0a 15 04 	lsl	r10,r9,0x4
80004ad4:	14 05       	add	r5,r10
80004ad6:	5c 55       	castu.b	r5
            u8_data2 = (LSB1( fs_g_cluster.u32_val )<<4) + (LSB0( fs_g_cluster.u32_val )>>4) ;
80004ad8:	a5 89       	lsr	r9,0x4
80004ada:	11 a8       	ld.ub	r8,r8[0x2]
80004adc:	a5 68       	lsl	r8,0x4
80004ade:	f2 08 00 0a 	add	r10,r9,r8
80004ae2:	5c 5a       	castu.b	r10
80004ae4:	c0 c8       	rjmp	80004afc <fat_cluster_val+0x1bc>
         } else {
            // Cluster writing is EVEN
            u8_data1 = LSB0( fs_g_cluster.u32_val );
80004ae6:	49 f8       	lddpc	r8,80004b60 <fat_cluster_val+0x220>
80004ae8:	2f c8       	sub	r8,-4
80004aea:	11 b5       	ld.ub	r5,r8[0x3]
            u8_data2 = (u8_data2 & 0xF0) + (LSB1( fs_g_cluster.u32_val ) & 0x0F) ;
80004aec:	16 9a       	mov	r10,r11
80004aee:	e2 1a 00 f0 	andl	r10,0xf0,COH
80004af2:	11 a8       	ld.ub	r8,r8[0x2]
80004af4:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
80004af8:	10 0a       	add	r10,r8
80004afa:	5c 5a       	castu.b	r10
         }

         // A cluster may be stored on two sectors
         if( fs_g_u16_pos_fat == (FS_CACHE_SIZE-1) )
80004afc:	49 a8       	lddpc	r8,80004b64 <fat_cluster_val+0x224>
80004afe:	90 09       	ld.sh	r9,r8[0x0]
80004b00:	e0 68 01 ff 	mov	r8,511
80004b04:	f0 09 19 00 	cp.h	r9,r8
80004b08:	c2 31       	brne	80004b4e <fat_cluster_val+0x20e>
         {
            fs_g_sector[0] = u8_data2;
80004b0a:	49 d8       	lddpc	r8,80004b7c <fat_cluster_val+0x23c>
80004b0c:	b0 8a       	st.b	r8[0x0],r10
            fat_cache_mark_sector_as_dirty();
80004b0e:	f0 1f 00 1d 	mcall	80004b80 <fat_cluster_val+0x240>
            // Go to previous sector
            fs_gu32_addrsector--;
80004b12:	49 98       	lddpc	r8,80004b74 <fat_cluster_val+0x234>
80004b14:	70 09       	ld.w	r9,r8[0x0]
80004b16:	20 19       	sub	r9,1
80004b18:	91 09       	st.w	r8[0x0],r9
            if( !fat_cache_read_sector( true ))
80004b1a:	30 1c       	mov	r12,1
80004b1c:	f0 1f 00 17 	mcall	80004b78 <fat_cluster_val+0x238>
80004b20:	c1 c0       	breq	80004b58 <fat_cluster_val+0x218>
              return false;
            // Modify the previous sector
            fs_g_sector[ FS_CACHE_SIZE-1 ] = u8_data1;
80004b22:	49 78       	lddpc	r8,80004b7c <fat_cluster_val+0x23c>
80004b24:	f1 65 01 ff 	st.b	r8[511],r5
            fat_cache_mark_sector_as_dirty();
80004b28:	f0 1f 00 16 	mcall	80004b80 <fat_cluster_val+0x240>
80004b2c:	da 3a       	popm	r0-r7,pc,r12=1
         }
      }
      else
      {
         // FAT 16 & 32
         u8_data1 = LSB0( fs_g_cluster.u32_val );
80004b2e:	48 d9       	lddpc	r9,80004b60 <fat_cluster_val+0x220>
80004b30:	2f c9       	sub	r9,-4
80004b32:	13 b5       	ld.ub	r5,r9[0x3]
         u8_data2 = LSB1( fs_g_cluster.u32_val );
80004b34:	13 aa       	ld.ub	r10,r9[0x2]
         if ( Is_fat32 )
80004b36:	30 3b       	mov	r11,3
80004b38:	f6 08 18 00 	cp.b	r8,r11
80004b3c:	c0 91       	brne	80004b4e <fat_cluster_val+0x20e>
         {  // FAT 32
            u8_ptr_cluster[2] = LSB2( fs_g_cluster.u32_val );
80004b3e:	13 98       	ld.ub	r8,r9[0x1]
80004b40:	a8 88       	st.b	r4[0x0],r8
            u8_ptr_cluster[3] = LSB3( fs_g_cluster.u32_val ) + (u8_data4 & 0xF0); // The high 4 bits are reserved
80004b42:	e0 10 ff f0 	andl	r0,0xfff0
80004b46:	13 88       	ld.ub	r8,r9[0x0]
80004b48:	f0 00 00 00 	add	r0,r8,r0
80004b4c:	a6 80       	st.b	r3[0x0],r0
         }
      }
      // Here for FAT 32, 16 & 12 (only if the cluster values are in the same sector)
      u8_ptr_cluster[0] = u8_data1;
80004b4e:	ac 85       	st.b	r6[0x0],r5
      u8_ptr_cluster[1] = u8_data2;
80004b50:	ae 8a       	st.b	r7[0x0],r10
      fat_cache_mark_sector_as_dirty();
80004b52:	f0 1f 00 0c 	mcall	80004b80 <fat_cluster_val+0x240>
80004b56:	da 3a       	popm	r0-r7,pc,r12=1
80004b58:	d8 3a       	popm	r0-r7,pc,r12=0
80004b5a:	00 00       	add	r0,r0
80004b5c:	00 00       	add	r0,r0
80004b5e:	06 d0       	st.w	--r3,r0
80004b60:	00 00       	add	r0,r0
80004b62:	07 24       	ld.uh	r4,r3++
80004b64:	00 00       	add	r0,r0
80004b66:	04 54       	eor	r4,r2
80004b68:	00 00       	add	r0,r0
80004b6a:	06 b8       	st.h	r3++,r8
80004b6c:	00 00       	add	r0,r0
80004b6e:	04 80       	andn	r0,r2
80004b70:	00 00       	add	r0,r0
80004b72:	06 84       	andn	r4,r3
80004b74:	00 00       	add	r0,r0
80004b76:	04 40       	or	r0,r2
80004b78:	80 00       	ld.sh	r0,r0[0x0]
80004b7a:	48 2c       	lddpc	r12,80004b80 <fat_cluster_val+0x240>
80004b7c:	00 00       	add	r0,r0
80004b7e:	04 84       	andn	r4,r2
80004b80:	80 00       	ld.sh	r0,r0[0x0]
80004b82:	46 0c       	lddsp	r12,sp[0x180]

80004b84 <fat_cluster_list>:
//!   fs_g_seg.u32_addr          The memory segment address corresponding at the beginning of cluster list (only for action FS_CLUST_ACT_SEG & FS_CLUST_ACT_ONE)
//!   fs_g_seg.u32_size_or_pos   The memory segment size corresponding at cluster list readed or cleared (unit 512B)
//! @endverbatim
//!
Bool  fat_cluster_list( uint8_t opt_action, Bool b_for_file )
{
80004b84:	d4 31       	pushm	r0-r7,lr
80004b86:	20 2d       	sub	sp,8
80004b88:	18 93       	mov	r3,r12
80004b8a:	16 97       	mov	r7,r11
   _MEM_TYPE_FAST_ uint32_t u32_tmp;
   _MEM_TYPE_FAST_ uint8_t u8_cluster_status;

   fs_g_status = FS_ERR_FS;      // By default system error
80004b8c:	30 89       	mov	r9,8
80004b8e:	fe f8 02 8e 	ld.w	r8,pc[654]
80004b92:	b0 89       	st.b	r8[0x0],r9

   if(  Is_fat32
   &&  (FS_CLUST_ACT_CLR == opt_action) )
80004b94:	30 38       	mov	r8,3
80004b96:	f0 0c 18 00 	cp.b	r12,r8
80004b9a:	5f 0a       	sreq	r10
80004b9c:	50 0a       	stdsp	sp[0x0],r10
   _MEM_TYPE_FAST_ uint32_t u32_tmp;
   _MEM_TYPE_FAST_ uint8_t u8_cluster_status;

   fs_g_status = FS_ERR_FS;      // By default system error

   if(  Is_fat32
80004b9e:	fe f9 02 82 	ld.w	r9,pc[642]
80004ba2:	13 89       	ld.ub	r9,r9[0x0]
80004ba4:	f0 09 18 00 	cp.b	r9,r8
80004ba8:	5f 08       	sreq	r8
80004baa:	f5 e8 00 08 	and	r8,r10,r8
80004bae:	c0 60       	breq	80004bba <fat_cluster_list+0x36>
   &&  (FS_CLUST_ACT_CLR == opt_action) )
   {
#if (FSFEATURE_WRITE_COMPLET == (FS_LEVEL_FEATURES & FSFEATURE_WRITE_COMPLET) )
      // Clear free space information storage in FAT32
      if( !fat_write_fat32_FSInfo( 0xFFFFFFFF ))
80004bb0:	3f fc       	mov	r12,-1
80004bb2:	f0 1f 00 9d 	mcall	80004e24 <fat_cluster_list+0x2a0>
80004bb6:	e0 80 01 2f 	breq	80004e14 <fat_cluster_list+0x290>
#else
      return false;
#endif
   }

   if ( 0 == fs_g_seg.u32_addr )
80004bba:	fe f8 02 6e 	ld.w	r8,pc[622]
80004bbe:	70 08       	ld.w	r8,r8[0x0]
80004bc0:	58 08       	cp.w	r8,0
80004bc2:	c3 b1       	brne	80004c38 <fat_cluster_list+0xb4>
   {
      // Cluster list of root directory
      if( FS_CLUST_ACT_CLR == opt_action )
80004bc4:	40 09       	lddsp	r9,sp[0x0]
80004bc6:	58 09       	cp.w	r9,0
80004bc8:	e0 81 01 26 	brne	80004e14 <fat_cluster_list+0x290>
         return false;           // Impossible to erase ROOT DIR

      if ( Is_fat12 || Is_fat16 )
80004bcc:	fe f8 02 54 	ld.w	r8,pc[596]
80004bd0:	11 88       	ld.ub	r8,r8[0x0]
80004bd2:	f0 ca 00 01 	sub	r10,r8,1
80004bd6:	30 19       	mov	r9,1
80004bd8:	f2 0a 18 00 	cp.b	r10,r9
80004bdc:	e0 8b 00 23 	brhi	80004c22 <fat_cluster_list+0x9e>
      {
         // For a FAT 12 & 16, the root dir isn't a cluster list
         // Check the position
         if ( fs_g_seg.u32_size_or_pos < fs_g_nav.rootdir.seg.u16_size )
80004be0:	fe f8 02 48 	ld.w	r8,pc[584]
80004be4:	70 18       	ld.w	r8,r8[0x4]
80004be6:	fe f9 02 46 	ld.w	r9,pc[582]
80004bea:	f3 19 00 1a 	ld.uh	r9,r9[26]
80004bee:	12 38       	cp.w	r8,r9
80004bf0:	c1 32       	brcc	80004c16 <fat_cluster_list+0x92>
         {
            // Compute the start address and the size
            fs_g_seg.u32_addr = fs_g_nav.u32_ptr_fat + fs_g_nav.rootdir.seg.u16_pos + fs_g_seg.u32_size_or_pos;
80004bf2:	fe f9 02 36 	ld.w	r9,pc[566]
80004bf6:	fe fa 02 36 	ld.w	r10,pc[566]
80004bfa:	74 4b       	ld.w	r11,r10[0x10]
80004bfc:	16 08       	add	r8,r11
80004bfe:	f5 1b 00 18 	ld.uh	r11,r10[24]
80004c02:	16 08       	add	r8,r11
80004c04:	93 08       	st.w	r9[0x0],r8
            fs_g_seg.u32_size_or_pos = fs_g_nav.rootdir.seg.u16_size - fs_g_seg.u32_size_or_pos;
80004c06:	f5 1a 00 1a 	ld.uh	r10,r10[26]
80004c0a:	72 18       	ld.w	r8,r9[0x4]
80004c0c:	f4 08 01 08 	sub	r8,r10,r8
80004c10:	93 18       	st.w	r9[0x4],r8
80004c12:	30 1c       	mov	r12,1
            return true;
80004c14:	c0 19       	rjmp	80004e16 <fat_cluster_list+0x292>
         } else {
            fs_g_status = FS_ERR_OUT_LIST;
80004c16:	31 a9       	mov	r9,26
80004c18:	fe f8 02 04 	ld.w	r8,pc[516]
80004c1c:	b0 89       	st.b	r8[0x0],r9
80004c1e:	30 0c       	mov	r12,0
            return false;        // Position outside the root area
80004c20:	cf b8       	rjmp	80004e16 <fat_cluster_list+0x292>
         }
      }
      if ( Is_fat32 )
80004c22:	30 39       	mov	r9,3
80004c24:	f2 08 18 00 	cp.b	r8,r9
80004c28:	c0 a1       	brne	80004c3c <fat_cluster_list+0xb8>
      {
         // For FAT 32, the root is a cluster list and the first cluster is reading during the mount
         fs_g_cluster.u32_pos = fs_g_nav.rootdir.u32_cluster;
80004c2a:	fe f8 02 02 	ld.w	r8,pc[514]
80004c2e:	70 69       	ld.w	r9,r8[0x18]
80004c30:	fe f8 02 00 	ld.w	r8,pc[512]
80004c34:	91 09       	st.w	r8[0x0],r9
80004c36:	c0 38       	rjmp	80004c3c <fat_cluster_list+0xb8>
      }
   } else {
      // It is the first cluster of a cluster list
      fs_g_cluster.u32_pos = fs_g_seg.u32_addr;
80004c38:	4f e9       	lddpc	r9,80004e30 <fat_cluster_list+0x2ac>
80004c3a:	93 08       	st.w	r9[0x0],r8
   }

   // Management of cluster list caches
   if( FS_CLUST_ACT_CLR != opt_action )
80004c3c:	30 38       	mov	r8,3
80004c3e:	f0 03 18 00 	cp.b	r3,r8
80004c42:	c0 70       	breq	80004c50 <fat_cluster_list+0xcc>
   {
      if( fat_cache_clusterlist_update_read( b_for_file ) )
80004c44:	0e 9c       	mov	r12,r7
80004c46:	f0 1f 00 7c 	mcall	80004e34 <fat_cluster_list+0x2b0>
80004c4a:	c0 70       	breq	80004c58 <fat_cluster_list+0xd4>
80004c4c:	30 1c       	mov	r12,1
80004c4e:	ce 48       	rjmp	80004e16 <fat_cluster_list+0x292>
         return true;            // Segment found in cache
      // Segment not found & cache ready to update
   }else{
      fat_cache_clusterlist_reset();   // It is a clear action then clear cluster list caches
80004c50:	f0 1f 00 7a 	mcall	80004e38 <fat_cluster_list+0x2b4>
#if (FS_LEVEL_FEATURES > FSFEATURE_READ)
      fat_clear_info_fat_mod();        // Init cache on fat modification range
80004c54:	f0 1f 00 7a 	mcall	80004e3c <fat_cluster_list+0x2b8>
#endif  // FS_LEVEL_FEATURES
   }

   // Init loop with a start segment no found
   MSB0( fs_g_seg.u32_addr ) = 0xFF;
80004c58:	4f 40       	lddpc	r0,80004e28 <fat_cluster_list+0x2a4>
80004c5a:	3f f8       	mov	r8,-1
80004c5c:	a0 88       	st.b	r0[0x0],r8

   //**** Loop to read the cluster list
   while ( 1 )
   {
      if ( fs_g_seg.u32_size_or_pos < fs_g_nav.u8_BPB_SecPerClus )
80004c5e:	00 96       	mov	r6,r0
80004c60:	4f 35       	lddpc	r5,80004e2c <fat_cluster_list+0x2a8>
      {
         // The segment starts in this cluster
         // Compute the sector address of this cluster
         fs_g_seg.u32_addr = ((fs_g_cluster.u32_pos - 2) * fs_g_nav.u8_BPB_SecPerClus)
80004c62:	4f 47       	lddpc	r7,80004e30 <fat_cluster_list+0x2ac>
                           + fs_g_nav.u32_ptr_fat + fs_g_nav.u32_offset_data + fs_g_seg.u32_size_or_pos;

         if ( FS_CLUST_ACT_ONE == opt_action )
80004c64:	30 21       	mov	r1,2
            // Send a size of one sector
            fs_g_seg.u32_size_or_pos = 1;
            return true;
         }
         // Update the segment size
         fs_g_seg.u32_size_or_pos = fs_g_nav.u8_BPB_SecPerClus - LSB0( fs_g_seg.u32_size_or_pos );
80004c66:	e0 c8 ff f9 	sub	r8,r0,-7
80004c6a:	50 18       	stdsp	sp[0x4],r8

         // Take time, during read cluster list on FAT 16 & 32
         if( (FS_CLUST_ACT_SEG == opt_action)
80004c6c:	30 12       	mov	r2,1
   MSB0( fs_g_seg.u32_addr ) = 0xFF;

   //**** Loop to read the cluster list
   while ( 1 )
   {
      if ( fs_g_seg.u32_size_or_pos < fs_g_nav.u8_BPB_SecPerClus )
80004c6e:	6c 19       	ld.w	r9,r6[0x4]
80004c70:	0b 98       	ld.ub	r8,r5[0x1]
80004c72:	10 39       	cp.w	r9,r8
80004c74:	c4 32       	brcc	80004cfa <fat_cluster_list+0x176>
      {
         // The segment starts in this cluster
         // Compute the sector address of this cluster
         fs_g_seg.u32_addr = ((fs_g_cluster.u32_pos - 2) * fs_g_nav.u8_BPB_SecPerClus)
80004c76:	6a 4a       	ld.w	r10,r5[0x10]
80004c78:	14 09       	add	r9,r10
80004c7a:	6a 5a       	ld.w	r10,r5[0x14]
80004c7c:	14 09       	add	r9,r10
80004c7e:	6e 0a       	ld.w	r10,r7[0x0]
80004c80:	20 2a       	sub	r10,2
80004c82:	f4 08 02 48 	mul	r8,r10,r8
80004c86:	f2 08 00 08 	add	r8,r9,r8
80004c8a:	8d 08       	st.w	r6[0x0],r8
                           + fs_g_nav.u32_ptr_fat + fs_g_nav.u32_offset_data + fs_g_seg.u32_size_or_pos;

         if ( FS_CLUST_ACT_ONE == opt_action )
80004c8c:	e2 03 18 00 	cp.b	r3,r1
80004c90:	c0 d1       	brne	80004caa <fat_cluster_list+0x126>
         {
            // Compute the maximum size
            fs_g_seg.u32_size_or_pos = fs_g_nav.u8_BPB_SecPerClus-fs_g_seg.u32_size_or_pos;
80004c92:	4e 67       	lddpc	r7,80004e28 <fat_cluster_list+0x2a4>
80004c94:	4e 68       	lddpc	r8,80004e2c <fat_cluster_list+0x2a8>
80004c96:	11 99       	ld.ub	r9,r8[0x1]
80004c98:	6e 18       	ld.w	r8,r7[0x4]
80004c9a:	f2 08 01 08 	sub	r8,r9,r8
80004c9e:	8f 18       	st.w	r7[0x4],r8
            fat_cache_clusterlist_update_finish();
80004ca0:	f0 1f 00 68 	mcall	80004e40 <fat_cluster_list+0x2bc>
            // Send a size of one sector
            fs_g_seg.u32_size_or_pos = 1;
80004ca4:	30 1c       	mov	r12,1
80004ca6:	8f 1c       	st.w	r7[0x4],r12
            return true;
80004ca8:	cb 78       	rjmp	80004e16 <fat_cluster_list+0x292>
         }
         // Update the segment size
         fs_g_seg.u32_size_or_pos = fs_g_nav.u8_BPB_SecPerClus - LSB0( fs_g_seg.u32_size_or_pos );
80004caa:	0b 99       	ld.ub	r9,r5[0x1]
80004cac:	40 1a       	lddsp	r10,sp[0x4]
80004cae:	15 88       	ld.ub	r8,r10[0x0]
80004cb0:	f2 08 01 08 	sub	r8,r9,r8
80004cb4:	8d 18       	st.w	r6[0x4],r8

         // Take time, during read cluster list on FAT 16 & 32
         if( (FS_CLUST_ACT_SEG == opt_action)
80004cb6:	e4 03 18 00 	cp.b	r3,r2
80004cba:	c2 01       	brne	80004cfa <fat_cluster_list+0x176>
80004cbc:	4d 99       	lddpc	r9,80004e20 <fat_cluster_list+0x29c>
80004cbe:	13 88       	ld.ub	r8,r9[0x0]
80004cc0:	e4 08 18 00 	cp.b	r8,r2
80004cc4:	c1 b0       	breq	80004cfa <fat_cluster_list+0x176>
         &&  (!Is_fat12) )
         {
            // Init loop with the current cluster
            u32_tmp = fs_g_cluster.u32_pos;
80004cc6:	6e 04       	ld.w	r4,r7[0x0]
            if( !fat_cluster_val( FS_CLUST_VAL_READ ))
80004cc8:	30 0c       	mov	r12,0
80004cca:	f0 1f 00 5f 	mcall	80004e44 <fat_cluster_list+0x2c0>
80004cce:	e0 80 00 a3 	breq	80004e14 <fat_cluster_list+0x290>
               return false;
            // Read cluster list, while this one is continue
            while(1)
            {
               if ( (++fs_g_cluster.u32_pos) != fs_g_cluster.u32_val )
80004cd2:	6e 09       	ld.w	r9,r7[0x0]
80004cd4:	f2 c8 ff ff 	sub	r8,r9,-1
80004cd8:	8f 08       	st.w	r7[0x0],r8
80004cda:	6e 1a       	ld.w	r10,r7[0x4]
80004cdc:	14 38       	cp.w	r8,r10
80004cde:	c0 a0       	breq	80004cf2 <fat_cluster_list+0x16e>
               {
                  fs_g_cluster.u32_pos--;                   // Recompute previous value
80004ce0:	8f 09       	st.w	r7[0x0],r9
                  u32_tmp = fs_g_cluster.u32_pos - u32_tmp; // Compute the size of cluster list
                  fs_g_seg.u32_size_or_pos += u32_tmp * fs_g_nav.u8_BPB_SecPerClus;
80004ce2:	08 19       	sub	r9,r4
80004ce4:	0b 98       	ld.ub	r8,r5[0x1]
80004ce6:	b1 39       	mul	r9,r8
80004ce8:	6c 18       	ld.w	r8,r6[0x4]
80004cea:	f2 08 00 08 	add	r8,r9,r8
80004cee:	8d 18       	st.w	r6[0x4],r8
                  break;
80004cf0:	c0 58       	rjmp	80004cfa <fat_cluster_list+0x176>
               }
               if( !fat_cluster_readnext() )
80004cf2:	f0 1f 00 56 	mcall	80004e48 <fat_cluster_list+0x2c4>
80004cf6:	ce e1       	brne	80004cd2 <fat_cluster_list+0x14e>
80004cf8:	c8 e8       	rjmp	80004e14 <fat_cluster_list+0x290>
                  return false;
            }
         }
      }
      // Get the cluster value
      if( !fat_cluster_val( FS_CLUST_VAL_READ ))
80004cfa:	30 0c       	mov	r12,0
80004cfc:	f0 1f 00 52 	mcall	80004e44 <fat_cluster_list+0x2c0>
80004d00:	e0 80 00 8a 	breq	80004e14 <fat_cluster_list+0x290>
         return false;

      // Read and check the status of the new cluster
      u8_cluster_status = fat_checkcluster();
80004d04:	f0 1f 00 52 	mcall	80004e4c <fat_cluster_list+0x2c8>
80004d08:	18 94       	mov	r4,r12
      if (FS_CLUS_BAD == u8_cluster_status)
80004d0a:	e4 0c 18 00 	cp.b	r12,r2
80004d0e:	e0 80 00 83 	breq	80004e14 <fat_cluster_list+0x290>
         return false; // error, end of cluster list

      if (0xFF == MSB0(fs_g_seg.u32_addr))
80004d12:	01 89       	ld.ub	r9,r0[0x0]
80004d14:	3f f8       	mov	r8,-1
80004d16:	f0 09 18 00 	cp.b	r9,r8
80004d1a:	c4 61       	brne	80004da6 <fat_cluster_list+0x222>
      {
         // The beginning of the segment isn't found
         if (FS_CLUS_END == u8_cluster_status)
80004d1c:	e2 0c 18 00 	cp.b	r12,r1
80004d20:	c2 b1       	brne	80004d76 <fat_cluster_list+0x1f2>
         {
            u32_tmp = fs_g_seg.u32_size_or_pos;       // Save number of sector remaining
80004d22:	4c 28       	lddpc	r8,80004e28 <fat_cluster_list+0x2a4>
80004d24:	70 17       	ld.w	r7,r8[0x4]

            // Compute the sector address of this last cluster to take time during a futur request with the same cluster list
            fs_g_cache_clusterlist[fs_g_u8_current_cache].u32_start -= fs_g_seg.u32_size_or_pos;
80004d26:	4c b9       	lddpc	r9,80004e50 <fat_cluster_list+0x2cc>
80004d28:	13 89       	ld.ub	r9,r9[0x0]
80004d2a:	f2 09 00 29 	add	r9,r9,r9<<0x2
80004d2e:	4c aa       	lddpc	r10,80004e54 <fat_cluster_list+0x2d0>
80004d30:	f4 09 00 29 	add	r9,r10,r9<<0x2
80004d34:	72 2a       	ld.w	r10,r9[0x8]
80004d36:	0e 1a       	sub	r10,r7
80004d38:	93 2a       	st.w	r9[0x8],r10
            fs_g_seg.u32_addr = ((fs_g_cluster.u32_pos - 2) * fs_g_nav.u8_BPB_SecPerClus)
80004d3a:	4b d9       	lddpc	r9,80004e2c <fat_cluster_list+0x2a8>
80004d3c:	72 5b       	ld.w	r11,r9[0x14]
80004d3e:	72 4a       	ld.w	r10,r9[0x10]
80004d40:	14 0b       	add	r11,r10
80004d42:	13 99       	ld.ub	r9,r9[0x1]
80004d44:	4b ba       	lddpc	r10,80004e30 <fat_cluster_list+0x2ac>
80004d46:	74 0a       	ld.w	r10,r10[0x0]
80004d48:	20 2a       	sub	r10,2
80004d4a:	f2 0a 02 4a 	mul	r10,r9,r10
80004d4e:	f6 0a 00 0a 	add	r10,r11,r10
80004d52:	91 0a       	st.w	r8[0x0],r10
                              + fs_g_nav.u32_ptr_fat + fs_g_nav.u32_offset_data;
            fs_g_seg.u32_size_or_pos = fs_g_nav.u8_BPB_SecPerClus;
80004d54:	91 19       	st.w	r8[0x4],r9
            if (FS_CLUST_ACT_CLR != opt_action)
80004d56:	30 38       	mov	r8,3
80004d58:	f0 03 18 00 	cp.b	r3,r8
80004d5c:	c0 30       	breq	80004d62 <fat_cluster_list+0x1de>
               fat_cache_clusterlist_update_finish();
80004d5e:	f0 1f 00 39 	mcall	80004e40 <fat_cluster_list+0x2bc>

            // The position is outside the cluster list
            fs_g_seg.u32_addr = fs_g_cluster.u32_pos; // Send the last cluster value
80004d62:	4b 28       	lddpc	r8,80004e28 <fat_cluster_list+0x2a4>
80004d64:	4b 39       	lddpc	r9,80004e30 <fat_cluster_list+0x2ac>
80004d66:	72 09       	ld.w	r9,r9[0x0]
80004d68:	91 09       	st.w	r8[0x0],r9
            fs_g_seg.u32_size_or_pos = u32_tmp;       // Restore number of sector remaining
80004d6a:	91 17       	st.w	r8[0x4],r7
            fs_g_status = FS_ERR_OUT_LIST;
80004d6c:	31 a9       	mov	r9,26
80004d6e:	4a c8       	lddpc	r8,80004e1c <fat_cluster_list+0x298>
80004d70:	b0 89       	st.b	r8[0x0],r9
80004d72:	30 0c       	mov	r12,0
            return false;
80004d74:	c5 18       	rjmp	80004e16 <fat_cluster_list+0x292>
         }
         // Good cluster then continue
         fs_g_seg.u32_size_or_pos -= fs_g_nav.u8_BPB_SecPerClus;
80004d76:	0b 98       	ld.ub	r8,r5[0x1]
80004d78:	6c 19       	ld.w	r9,r6[0x4]
80004d7a:	f2 08 01 08 	sub	r8,r9,r8
80004d7e:	8d 18       	st.w	r6[0x4],r8
#if (FS_LEVEL_FEATURES > FSFEATURE_READ)
         if (FS_CLUST_ACT_CLR == opt_action)
80004d80:	40 0a       	lddsp	r10,sp[0x0]
80004d82:	58 0a       	cp.w	r10,0
80004d84:	c4 50       	breq	80004e0e <fat_cluster_list+0x28a>
         {
            if( fs_g_seg.u32_size_or_pos == 0)
80004d86:	58 08       	cp.w	r8,0
80004d88:	c4 31       	brne	80004e0e <fat_cluster_list+0x28a>
            {
               // At cluster position, set the flag end of cluster list
               fs_g_seg.u32_addr = fs_g_cluster.u32_val; // Save the next cluster
80004d8a:	6e 18       	ld.w	r8,r7[0x4]
80004d8c:	8d 08       	st.w	r6[0x0],r8
               fs_g_cluster.u32_val = FS_CLUST_VAL_EOL;
80004d8e:	e0 68 ff ff 	mov	r8,65535
80004d92:	ea 18 0f ff 	orh	r8,0xfff
80004d96:	8f 18       	st.w	r7[0x4],r8
               if( !fat_cluster_val( FS_CLUST_VAL_WRITE ))
80004d98:	30 1c       	mov	r12,1
80004d9a:	f0 1f 00 2b 	mcall	80004e44 <fat_cluster_list+0x2c0>
80004d9e:	c3 b0       	breq	80004e14 <fat_cluster_list+0x290>
                  return false;
               fs_g_cluster.u32_val = fs_g_seg.u32_addr; // Resotre the next cluster
80004da0:	6c 08       	ld.w	r8,r6[0x0]
80004da2:	8f 18       	st.w	r7[0x4],r8
80004da4:	c3 58       	rjmp	80004e0e <fat_cluster_list+0x28a>
#endif  // FS_LEVEL_FEATURES
      }
      else
      {
         // The beginning of segment is found
         if (FS_CLUST_ACT_SEG == opt_action)
80004da6:	e4 03 18 00 	cp.b	r3,r2
80004daa:	c0 a1       	brne	80004dbe <fat_cluster_list+0x23a>
         {
            if ( (fs_g_cluster.u32_pos+1) != fs_g_cluster.u32_val )
80004dac:	6e 09       	ld.w	r9,r7[0x0]
80004dae:	2f f9       	sub	r9,-1
80004db0:	6e 18       	ld.w	r8,r7[0x4]
80004db2:	10 39       	cp.w	r9,r8
80004db4:	c1 b0       	breq	80004dea <fat_cluster_list+0x266>
            {
               // The cluster is not a continue cluster or a invalid cluster
               fat_cache_clusterlist_update_finish();
80004db6:	f0 1f 00 23 	mcall	80004e40 <fat_cluster_list+0x2bc>
80004dba:	30 1c       	mov	r12,1
               return true;                              // End of segment
80004dbc:	c2 d8       	rjmp	80004e16 <fat_cluster_list+0x292>
            }
         }
#if (FS_LEVEL_FEATURES > FSFEATURE_READ)
         if (FS_CLUST_ACT_CLR == opt_action)
80004dbe:	40 09       	lddsp	r9,sp[0x0]
80004dc0:	58 09       	cp.w	r9,0
80004dc2:	c1 40       	breq	80004dea <fat_cluster_list+0x266>
         {
            //** Clear cluster position
            fs_g_seg.u32_addr = fs_g_cluster.u32_val;    // Save the next cluster
80004dc4:	6e 18       	ld.w	r8,r7[0x4]
80004dc6:	8d 08       	st.w	r6[0x0],r8
            fs_g_cluster.u32_val = 0;                    // by default free cluster
80004dc8:	30 08       	mov	r8,0
80004dca:	8f 18       	st.w	r7[0x4],r8
            // If it is the first cluster (fs_g_seg.u32_size_or_pos <= fs_g_nav.u8_BPB_SecPerClus)
            // and doesn't start at the beginning of cluster (fs_g_seg.u32_size_or_pos != fs_g_nav.u8_BPB_SecPerClus)
            if (fs_g_seg.u32_size_or_pos < fs_g_nav.u8_BPB_SecPerClus)
80004dcc:	0b 98       	ld.ub	r8,r5[0x1]
80004dce:	6c 19       	ld.w	r9,r6[0x4]
80004dd0:	10 39       	cp.w	r9,r8
80004dd2:	c0 62       	brcc	80004dde <fat_cluster_list+0x25a>
            {
               fs_g_cluster.u32_val = FS_CLUST_VAL_EOL;  // End of cluster list allocated
80004dd4:	e0 68 ff ff 	mov	r8,65535
80004dd8:	ea 18 0f ff 	orh	r8,0xfff
80004ddc:	8f 18       	st.w	r7[0x4],r8
            }
            if( !fat_cluster_val( FS_CLUST_VAL_WRITE ))
80004dde:	30 1c       	mov	r12,1
80004de0:	f0 1f 00 19 	mcall	80004e44 <fat_cluster_list+0x2c0>
80004de4:	c1 80       	breq	80004e14 <fat_cluster_list+0x290>
               return false;
            fs_g_cluster.u32_val = fs_g_seg.u32_addr;    // Resotre the next cluster
80004de6:	6c 08       	ld.w	r8,r6[0x0]
80004de8:	8f 18       	st.w	r7[0x4],r8
            // !!!! because it isn't possible that MSB0( fs_g_cluster.val ) = 0xFF.
         }
#endif  // FS_LEVEL_FEATURES

         // Check the end of cluster list
         if (FS_CLUS_END == u8_cluster_status)
80004dea:	e2 04 18 00 	cp.b	r4,r1
80004dee:	c0 b1       	brne	80004e04 <fat_cluster_list+0x280>
         {
#if (FS_LEVEL_FEATURES > FSFEATURE_READ)
            if (FS_CLUST_ACT_CLR == opt_action)
80004df0:	40 0a       	lddsp	r10,sp[0x0]
80004df2:	58 0a       	cp.w	r10,0
80004df4:	c0 40       	breq	80004dfc <fat_cluster_list+0x278>
            {
               return fat_update_fat2();
80004df6:	f0 1f 00 19 	mcall	80004e58 <fat_cluster_list+0x2d4>
80004dfa:	c0 e8       	rjmp	80004e16 <fat_cluster_list+0x292>
            }
#endif  // FS_LEVEL_FEATURES
            fat_cache_clusterlist_update_finish();
80004dfc:	f0 1f 00 11 	mcall	80004e40 <fat_cluster_list+0x2bc>
80004e00:	30 1c       	mov	r12,1
            return true; // End of segment
80004e02:	c0 a8       	rjmp	80004e16 <fat_cluster_list+0x292>
         }

         // Update the segment size
         fs_g_seg.u32_size_or_pos += fs_g_nav.u8_BPB_SecPerClus;
80004e04:	0b 99       	ld.ub	r9,r5[0x1]
80004e06:	6c 18       	ld.w	r8,r6[0x4]
80004e08:	f2 08 00 08 	add	r8,r9,r8
80004e0c:	8d 18       	st.w	r6[0x4],r8
      }
      // HERE, Continue to read the cluster list
      // The next cluster is the value of previous cluster
      fs_g_cluster.u32_pos = fs_g_cluster.u32_val;
80004e0e:	6e 18       	ld.w	r8,r7[0x4]
80004e10:	8f 08       	st.w	r7[0x0],r8
   }  // End of main loop
80004e12:	c2 eb       	rjmp	80004c6e <fat_cluster_list+0xea>
80004e14:	30 0c       	mov	r12,0
}
80004e16:	2f ed       	sub	sp,-8
80004e18:	d8 32       	popm	r0-r7,pc
80004e1a:	00 00       	add	r0,r0
80004e1c:	00 00       	add	r0,r0
80004e1e:	06 d4       	st.w	--r3,r4
80004e20:	00 00       	add	r0,r0
80004e22:	06 d0       	st.w	--r3,r0
80004e24:	80 00       	ld.sh	r0,r0[0x0]
80004e26:	55 68       	stdsp	sp[0x158],r8
80004e28:	00 00       	add	r0,r0
80004e2a:	07 2c       	ld.uh	r12,r3++
80004e2c:	00 00       	add	r0,r0
80004e2e:	06 84       	andn	r4,r3
80004e30:	00 00       	add	r0,r0
80004e32:	07 24       	ld.uh	r4,r3++
80004e34:	80 00       	ld.sh	r0,r0[0x0]
80004e36:	40 c4       	lddsp	r4,sp[0x30]
80004e38:	80 00       	ld.sh	r0,r0[0x0]
80004e3a:	3f 9c       	mov	r12,-7
80004e3c:	80 00       	ld.sh	r0,r0[0x0]
80004e3e:	51 ac       	stdsp	sp[0x68],r12
80004e40:	80 00       	ld.sh	r0,r0[0x0]
80004e42:	40 6c       	lddsp	r12,sp[0x18]
80004e44:	80 00       	ld.sh	r0,r0[0x0]
80004e46:	49 40       	lddpc	r0,80004e94 <fat_read_dir+0x38>
80004e48:	80 00       	ld.sh	r0,r0[0x0]
80004e4a:	48 ac       	lddpc	r12,80004e70 <fat_read_dir+0x14>
80004e4c:	80 00       	ld.sh	r0,r0[0x0]
80004e4e:	3f 3c       	mov	r12,-13
80004e50:	00 00       	add	r0,r0
80004e52:	06 d6       	st.w	--r3,r6
80004e54:	00 00       	add	r0,r0
80004e56:	04 58       	eor	r8,r2
80004e58:	80 00       	ld.sh	r0,r0[0x0]
80004e5a:	52 38       	stdsp	sp[0x8c],r8

80004e5c <fat_read_dir>:
//!   fs_g_nav.u32_cluster_sel_dir           First cluster of current directory
//!   fs_g_nav_fast.u16_entry_pos_sel_file   Position in directory (unit entry)
//! @endverbatim
//!
Bool  fat_read_dir( void )
{
80004e5c:	eb cd 40 80 	pushm	r7,lr
   uint32_t u32_cluster_pos;

   // Compute the cluster list position corresponding of the current entry
   u32_cluster_pos = fs_g_nav_fast.u16_entry_pos_sel_file >> (FS_512B_SHIFT_BIT - FS_SHIFT_B_TO_FILE_ENTRY);
80004e60:	49 98       	lddpc	r8,80004ec4 <fat_read_dir+0x68>
80004e62:	90 97       	ld.uh	r7,r8[0x2]
80004e64:	a5 87       	lsr	r7,0x4

   if( (fs_g_sectorcache.u8_lun                 == fs_g_nav.u8_lun )
80004e66:	49 98       	lddpc	r8,80004ec8 <fat_read_dir+0x6c>
80004e68:	11 89       	ld.ub	r9,r8[0x0]
80004e6a:	49 98       	lddpc	r8,80004ecc <fat_read_dir+0x70>
80004e6c:	11 88       	ld.ub	r8,r8[0x0]
80004e6e:	f0 09 18 00 	cp.b	r9,r8
80004e72:	c0 d1       	brne	80004e8c <fat_read_dir+0x30>
80004e74:	49 58       	lddpc	r8,80004ec8 <fat_read_dir+0x6c>
80004e76:	70 39       	ld.w	r9,r8[0xc]
80004e78:	49 58       	lddpc	r8,80004ecc <fat_read_dir+0x70>
80004e7a:	70 88       	ld.w	r8,r8[0x20]
80004e7c:	10 39       	cp.w	r9,r8
80004e7e:	c0 71       	brne	80004e8c <fat_read_dir+0x30>
80004e80:	49 28       	lddpc	r8,80004ec8 <fat_read_dir+0x6c>
80004e82:	70 48       	ld.w	r8,r8[0x10]
80004e84:	0e 38       	cp.w	r8,r7
80004e86:	c0 31       	brne	80004e8c <fat_read_dir+0x30>
80004e88:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
   {
         return true;      // The internal cache contains the sector ascked
   }

   // Get sector address corresponding at cluster list position
   fs_g_seg.u32_addr = fs_g_nav.u32_cluster_sel_dir;
80004e8c:	49 18       	lddpc	r8,80004ed0 <fat_read_dir+0x74>
80004e8e:	49 09       	lddpc	r9,80004ecc <fat_read_dir+0x70>
80004e90:	72 89       	ld.w	r9,r9[0x20]
80004e92:	91 09       	st.w	r8[0x0],r9
   fs_g_seg.u32_size_or_pos = u32_cluster_pos;
80004e94:	91 17       	st.w	r8[0x4],r7
   if( fat_cluster_list( FS_CLUST_ACT_ONE, false ) )
80004e96:	30 0b       	mov	r11,0
80004e98:	30 2c       	mov	r12,2
80004e9a:	f0 1f 00 0f 	mcall	80004ed4 <fat_read_dir+0x78>
80004e9e:	c1 00       	breq	80004ebe <fat_read_dir+0x62>
   {
      // Read the sector
      fs_gu32_addrsector = fs_g_seg.u32_addr;
80004ea0:	48 c8       	lddpc	r8,80004ed0 <fat_read_dir+0x74>
80004ea2:	70 09       	ld.w	r9,r8[0x0]
80004ea4:	48 d8       	lddpc	r8,80004ed8 <fat_read_dir+0x7c>
80004ea6:	91 09       	st.w	r8[0x0],r9
      if( fat_cache_read_sector( true ) )
80004ea8:	30 1c       	mov	r12,1
80004eaa:	f0 1f 00 0d 	mcall	80004edc <fat_read_dir+0x80>
80004eae:	c0 80       	breq	80004ebe <fat_read_dir+0x62>
      {
         // Update information about internal sector cache
         fs_g_sectorcache.u32_clusterlist_start  = fs_g_nav.u32_cluster_sel_dir;
80004eb0:	48 68       	lddpc	r8,80004ec8 <fat_read_dir+0x6c>
80004eb2:	48 79       	lddpc	r9,80004ecc <fat_read_dir+0x70>
80004eb4:	72 89       	ld.w	r9,r9[0x20]
80004eb6:	91 39       	st.w	r8[0xc],r9
         fs_g_sectorcache.u32_clusterlist_pos    = u32_cluster_pos;
80004eb8:	91 47       	st.w	r8[0x10],r7
80004eba:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
         return true;
80004ebe:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80004ec2:	00 00       	add	r0,r0
80004ec4:	00 00       	add	r0,r0
80004ec6:	06 d0       	st.w	--r3,r0
80004ec8:	00 00       	add	r0,r0
80004eca:	07 0c       	ld.w	r12,r3++
80004ecc:	00 00       	add	r0,r0
80004ece:	06 84       	andn	r4,r3
80004ed0:	00 00       	add	r0,r0
80004ed2:	07 2c       	ld.uh	r12,r3++
80004ed4:	80 00       	ld.sh	r0,r0[0x0]
80004ed6:	4b 84       	lddpc	r4,80004fb4 <fat_read_file+0xd4>
80004ed8:	00 00       	add	r0,r0
80004eda:	04 40       	or	r0,r2
80004edc:	80 00       	ld.sh	r0,r0[0x0]
80004ede:	48 2c       	lddpc	r12,80004ee4 <fat_read_file+0x4>

80004ee0 <fat_read_file>:
//!   fs_g_nav_entry.u32_cluster       First cluster of selected file
//!   fs_g_nav_entry.u32_pos_in_file   Position in file (unit byte)
//! @endverbatim
//!
Bool  fat_read_file( uint8_t mode )
{
80004ee0:	eb cd 40 c0 	pushm	r6-r7,lr
80004ee4:	18 97       	mov	r7,r12
   uint32_t   u32_sector_pos;

   // Compute sector position
   u32_sector_pos = fs_g_nav_entry.u32_pos_in_file >> FS_512B_SHIFT_BIT;
80004ee6:	4a e8       	lddpc	r8,80004f9c <fat_read_file+0xbc>
80004ee8:	70 38       	ld.w	r8,r8[0xc]
80004eea:	f0 06 16 09 	lsr	r6,r8,0x9

   if(FS_CLUST_ACT_ONE  == mode)
80004eee:	30 29       	mov	r9,2
80004ef0:	f2 0c 18 00 	cp.b	r12,r9
80004ef4:	c1 31       	brne	80004f1a <fat_read_file+0x3a>
   {
      if( (fs_g_sectorcache.u8_lun                 == fs_g_nav.u8_lun )
80004ef6:	4a b8       	lddpc	r8,80004fa0 <fat_read_file+0xc0>
80004ef8:	11 89       	ld.ub	r9,r8[0x0]
80004efa:	4a b8       	lddpc	r8,80004fa4 <fat_read_file+0xc4>
80004efc:	11 88       	ld.ub	r8,r8[0x0]
80004efe:	f0 09 18 00 	cp.b	r9,r8
80004f02:	c1 91       	brne	80004f34 <fat_read_file+0x54>
80004f04:	4a 78       	lddpc	r8,80004fa0 <fat_read_file+0xc0>
80004f06:	70 39       	ld.w	r9,r8[0xc]
80004f08:	4a 58       	lddpc	r8,80004f9c <fat_read_file+0xbc>
80004f0a:	70 18       	ld.w	r8,r8[0x4]
80004f0c:	10 39       	cp.w	r9,r8
80004f0e:	c1 31       	brne	80004f34 <fat_read_file+0x54>
80004f10:	4a 48       	lddpc	r8,80004fa0 <fat_read_file+0xc0>
80004f12:	70 48       	ld.w	r8,r8[0x10]
80004f14:	0c 38       	cp.w	r8,r6
80004f16:	c0 f1       	brne	80004f34 <fat_read_file+0x54>
80004f18:	c3 38       	rjmp	80004f7e <fat_read_file+0x9e>
         return true;      // The internal cache contains the sector ascked
      }
   }
   else
   {
      if( FS_CLUST_ACT_CLR == mode )
80004f1a:	30 39       	mov	r9,3
80004f1c:	f2 0c 18 00 	cp.b	r12,r9
80004f20:	c3 31       	brne	80004f86 <fat_read_file+0xa6>
      {
         // Clear cluster list
         if( 0 == fs_g_nav_entry.u32_cluster )
80004f22:	49 f9       	lddpc	r9,80004f9c <fat_read_file+0xbc>
80004f24:	72 19       	ld.w	r9,r9[0x4]
80004f26:	58 09       	cp.w	r9,0
80004f28:	c2 b0       	breq	80004f7e <fat_read_file+0x9e>
            return true;   // No cluster list is linked with the file, then no clear is necessary

         if(0 != (fs_g_nav_entry.u32_pos_in_file & FS_512B_MASK) )
80004f2a:	f1 d8 c0 09 	bfextu	r8,r8,0x0,0x9
80004f2e:	c2 c0       	breq	80004f86 <fat_read_file+0xa6>
         {
            // The actual sector is used, then start clear on the next sector
            u32_sector_pos++;
80004f30:	2f f6       	sub	r6,-1
80004f32:	c2 a8       	rjmp	80004f86 <fat_read_file+0xa6>
         }
      }
   }

   // Get the segment which start at the current position
   fs_g_seg.u32_addr = fs_g_nav_entry.u32_cluster;
80004f34:	49 d8       	lddpc	r8,80004fa8 <fat_read_file+0xc8>
80004f36:	49 a9       	lddpc	r9,80004f9c <fat_read_file+0xbc>
80004f38:	72 19       	ld.w	r9,r9[0x4]
80004f3a:	91 09       	st.w	r8[0x0],r9
   fs_g_seg.u32_size_or_pos = u32_sector_pos;
80004f3c:	91 16       	st.w	r8[0x4],r6
      if( fat_cluster_list( mode, true ) )
         return true;      // Get or clear segment OK
   }
   else
   {
      if( fat_cluster_list( FS_CLUST_ACT_SEG, true ) )   // Read all segment
80004f3e:	30 1b       	mov	r11,1
80004f40:	16 9c       	mov	r12,r11
80004f42:	f0 1f 00 1b 	mcall	80004fac <fat_read_file+0xcc>
80004f46:	c1 e0       	breq	80004f82 <fat_read_file+0xa2>
      {
         // Read the sector corresponding at the position file (= first sector of segment)
         fs_gu32_addrsector = fs_g_seg.u32_addr ;
80004f48:	49 88       	lddpc	r8,80004fa8 <fat_read_file+0xc8>
80004f4a:	70 09       	ld.w	r9,r8[0x0]
80004f4c:	49 98       	lddpc	r8,80004fb0 <fat_read_file+0xd0>
80004f4e:	91 09       	st.w	r8[0x0],r9
         if( fat_cache_read_sector( true ) )
80004f50:	30 1c       	mov	r12,1
80004f52:	f0 1f 00 19 	mcall	80004fb4 <fat_read_file+0xd4>
80004f56:	c1 60       	breq	80004f82 <fat_read_file+0xa2>
         {
            fs_g_sectorcache.u32_clusterlist_start  = fs_g_nav_entry.u32_cluster;
80004f58:	49 28       	lddpc	r8,80004fa0 <fat_read_file+0xc0>
80004f5a:	49 19       	lddpc	r9,80004f9c <fat_read_file+0xbc>
80004f5c:	72 19       	ld.w	r9,r9[0x4]
80004f5e:	91 39       	st.w	r8[0xc],r9
            fs_g_sectorcache.u32_clusterlist_pos    = u32_sector_pos;
80004f60:	91 46       	st.w	r8[0x10],r6
80004f62:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
            return true;
         }
      }
   }
   if( (FS_CLUST_ACT_CLR == mode       )
80004f66:	30 38       	mov	r8,3
80004f68:	f0 07 18 00 	cp.b	r7,r8
80004f6c:	c0 b1       	brne	80004f82 <fat_read_file+0xa2>
80004f6e:	49 38       	lddpc	r8,80004fb8 <fat_read_file+0xd8>
80004f70:	11 89       	ld.ub	r9,r8[0x0]
80004f72:	31 a8       	mov	r8,26
80004f74:	f0 09 18 00 	cp.b	r9,r8
80004f78:	5f 0c       	sreq	r12
80004f7a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004f7e:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
80004f82:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
         }
      }
   }

   // Get the segment which start at the current position
   fs_g_seg.u32_addr = fs_g_nav_entry.u32_cluster;
80004f86:	48 98       	lddpc	r8,80004fa8 <fat_read_file+0xc8>
80004f88:	48 59       	lddpc	r9,80004f9c <fat_read_file+0xbc>
80004f8a:	72 19       	ld.w	r9,r9[0x4]
80004f8c:	91 09       	st.w	r8[0x0],r9
   fs_g_seg.u32_size_or_pos = u32_sector_pos;
80004f8e:	91 16       	st.w	r8[0x4],r6
   if( FS_CLUST_ACT_ONE != mode )
   {
      if( fat_cluster_list( mode, true ) )
80004f90:	30 1b       	mov	r11,1
80004f92:	0e 9c       	mov	r12,r7
80004f94:	f0 1f 00 06 	mcall	80004fac <fat_read_file+0xcc>
80004f98:	ce 70       	breq	80004f66 <fat_read_file+0x86>
80004f9a:	cf 2b       	rjmp	80004f7e <fat_read_file+0x9e>
80004f9c:	00 00       	add	r0,r0
80004f9e:	04 44       	or	r4,r2
80004fa0:	00 00       	add	r0,r0
80004fa2:	07 0c       	ld.w	r12,r3++
80004fa4:	00 00       	add	r0,r0
80004fa6:	06 84       	andn	r4,r3
80004fa8:	00 00       	add	r0,r0
80004faa:	07 2c       	ld.uh	r12,r3++
80004fac:	80 00       	ld.sh	r0,r0[0x0]
80004fae:	4b 84       	lddpc	r4,8000508c <fat_check_noopen+0x18>
80004fb0:	00 00       	add	r0,r0
80004fb2:	04 40       	or	r0,r2
80004fb4:	80 00       	ld.sh	r0,r0[0x0]
80004fb6:	48 2c       	lddpc	r12,80004fbc <fat_check_device>
80004fb8:	00 00       	add	r0,r0
80004fba:	06 d4       	st.w	--r3,r4

80004fbc <fat_check_device>:
//! @verbatim
//! This function updates all navigator datas when the device state change.
//! @endverbatim
//!
Bool  fat_check_device( void )
{
80004fbc:	d4 31       	pushm	r0-r7,lr
   uint8_t i;
#endif
   Ctrl_status status;
   
   // Possibility to ignore the disk check. Used to take time during multi read/write access
   if( g_b_no_check_disk )
80004fbe:	4a 28       	lddpc	r8,80005044 <fat_check_device+0x88>
80004fc0:	11 89       	ld.ub	r9,r8[0x0]
80004fc2:	30 08       	mov	r8,0
80004fc4:	f0 09 18 00 	cp.b	r9,r8
80004fc8:	c3 c1       	brne	80005040 <fat_check_device+0x84>
      return true;

   if( 0xFF == fs_g_nav.u8_lun )
80004fca:	4a 08       	lddpc	r8,80005048 <fat_check_device+0x8c>
80004fcc:	11 89       	ld.ub	r9,r8[0x0]
80004fce:	3f f8       	mov	r8,-1
80004fd0:	f0 09 18 00 	cp.b	r9,r8
80004fd4:	c0 51       	brne	80004fde <fat_check_device+0x22>
   {
      fs_g_status = FS_ERR_HW;
80004fd6:	30 19       	mov	r9,1
80004fd8:	49 d8       	lddpc	r8,8000504c <fat_check_device+0x90>
80004fda:	b0 89       	st.b	r8[0x0],r9
80004fdc:	d8 3a       	popm	r0-r7,pc,r12=0
      return false;                                // No device selected
80004fde:	30 02       	mov	r2,0
   }

   for( retry=0 ; retry<100 ; retry++ )
   {
      // Check device
      status = mem_test_unit_ready( fs_g_nav.u8_lun );
80004fe0:	49 a5       	lddpc	r5,80005048 <fat_check_device+0x8c>
      if( CTRL_GOOD       == status )
         return true;                              // drive ready

      //* HERE error or state change
      // Clean all navigator datas which use this device
      fs_g_nav_fast.u8_type_fat = FS_TYPE_FAT_UNM; // By default the fat isn't mounted
80004fe2:	49 c1       	lddpc	r1,80005050 <fat_check_device+0x94>
80004fe4:	30 06       	mov	r6,0
      Fat_file_close();                            // By default the file is not open
80004fe6:	49 c0       	lddpc	r0,80005054 <fat_check_device+0x98>
#if (FS_NB_NAVIGATOR > 1)
      for( i=0 ; i!=(FS_NB_NAVIGATOR-1) ; i++ )
      {
         if( fs_g_nav.u8_lun == fs_g_navext[i].u8_lun )
80004fe8:	49 c4       	lddpc	r4,80005058 <fat_check_device+0x9c>
            fs_g_navext_entry[i].u8_open_mode   = 0;                 // By default the file is not open
         }
      }
#endif
      // If the internal cache corresponding at device then clean it
      if( fs_g_nav.u8_lun == fs_g_sectorcache.u8_lun )
80004fea:	49 d3       	lddpc	r3,8000505c <fat_check_device+0xa0>
   }

   for( retry=0 ; retry<100 ; retry++ )
   {
      // Check device
      status = mem_test_unit_ready( fs_g_nav.u8_lun );
80004fec:	0b 8c       	ld.ub	r12,r5[0x0]
80004fee:	f0 1f 00 1d 	mcall	80005060 <fat_check_device+0xa4>
80004ff2:	18 97       	mov	r7,r12
      if( CTRL_GOOD       == status )
80004ff4:	c2 60       	breq	80005040 <fat_check_device+0x84>
         return true;                              // drive ready

      //* HERE error or state change
      // Clean all navigator datas which use this device
      fs_g_nav_fast.u8_type_fat = FS_TYPE_FAT_UNM; // By default the fat isn't mounted
80004ff6:	a2 86       	st.b	r1[0x0],r6
      Fat_file_close();                            // By default the file is not open
80004ff8:	a0 86       	st.b	r0[0x0],r6
#if (FS_NB_NAVIGATOR > 1)
      for( i=0 ; i!=(FS_NB_NAVIGATOR-1) ; i++ )
      {
         if( fs_g_nav.u8_lun == fs_g_navext[i].u8_lun )
80004ffa:	0b 88       	ld.ub	r8,r5[0x0]
80004ffc:	09 89       	ld.ub	r9,r4[0x0]
80004ffe:	f0 09 18 00 	cp.b	r9,r8
80005002:	c0 51       	brne	8000500c <fat_check_device+0x50>
         {
            fs_g_navext_fast[i].u8_type_fat     = FS_TYPE_FAT_UNM;   // By default the fat isn't mounted
80005004:	49 89       	lddpc	r9,80005064 <fat_check_device+0xa8>
80005006:	b2 86       	st.b	r9[0x0],r6
            fs_g_navext_entry[i].u8_open_mode   = 0;                 // By default the file is not open
80005008:	49 89       	lddpc	r9,80005068 <fat_check_device+0xac>
8000500a:	b2 86       	st.b	r9[0x0],r6
         }
      }
#endif
      // If the internal cache corresponding at device then clean it
      if( fs_g_nav.u8_lun == fs_g_sectorcache.u8_lun )
8000500c:	07 89       	ld.ub	r9,r3[0x0]
8000500e:	f0 09 18 00 	cp.b	r9,r8
80005012:	c0 31       	brne	80005018 <fat_check_device+0x5c>
      {
         fat_cache_reset();
80005014:	f0 1f 00 16 	mcall	8000506c <fat_check_device+0xb0>
      }
      fat_cache_clusterlist_reset();
80005018:	f0 1f 00 16 	mcall	80005070 <fat_check_device+0xb4>

      fs_g_status = FS_ERR_HW;                     // By default HW error
8000501c:	30 18       	mov	r8,1
8000501e:	48 c9       	lddpc	r9,8000504c <fat_check_device+0x90>
80005020:	b2 88       	st.b	r9[0x0],r8
      if( CTRL_BUSY == status )
80005022:	58 37       	cp.w	r7,3
80005024:	c0 81       	brne	80005034 <fat_check_device+0x78>
   {
      fs_g_status = FS_ERR_HW;
      return false;                                // No device selected
   }

   for( retry=0 ; retry<100 ; retry++ )
80005026:	10 02       	add	r2,r8
80005028:	5c 52       	castu.b	r2
8000502a:	36 48       	mov	r8,100
8000502c:	f0 02 18 00 	cp.b	r2,r8
80005030:	cd e1       	brne	80004fec <fat_check_device+0x30>
80005032:	c0 88       	rjmp	80005042 <fat_check_device+0x86>

      fs_g_status = FS_ERR_HW;                     // By default HW error
      if( CTRL_BUSY == status )
         continue;                                 // If device busy then retry

      if( CTRL_NO_PRESENT == status )
80005034:	58 27       	cp.w	r7,2
80005036:	c0 61       	brne	80005042 <fat_check_device+0x86>
         fs_g_status = FS_ERR_HW_NO_PRESENT;       // Update error flag
80005038:	31 89       	mov	r9,24
8000503a:	48 58       	lddpc	r8,8000504c <fat_check_device+0x90>
8000503c:	b0 89       	st.b	r8[0x0],r9
8000503e:	d8 3a       	popm	r0-r7,pc,r12=0
80005040:	da 3a       	popm	r0-r7,pc,r12=1
80005042:	d8 3a       	popm	r0-r7,pc,r12=0
80005044:	00 00       	add	r0,r0
80005046:	04 56       	eor	r6,r2
80005048:	00 00       	add	r0,r0
8000504a:	06 84       	andn	r4,r3
8000504c:	00 00       	add	r0,r0
8000504e:	06 d4       	st.w	--r3,r4
80005050:	00 00       	add	r0,r0
80005052:	06 d0       	st.w	--r3,r0
80005054:	00 00       	add	r0,r0
80005056:	04 44       	or	r4,r2
80005058:	00 00       	add	r0,r0
8000505a:	06 d8       	st.w	--r3,r8
8000505c:	00 00       	add	r0,r0
8000505e:	07 0c       	ld.w	r12,r3++
80005060:	80 00       	ld.sh	r0,r0[0x0]
80005062:	6a bc       	ld.w	r12,r5[0x2c]
80005064:	00 00       	add	r0,r0
80005066:	06 cc       	st.b	r3++,r12
80005068:	00 00       	add	r0,r0
8000506a:	06 bc       	st.h	r3++,r12
8000506c:	80 00       	ld.sh	r0,r0[0x0]
8000506e:	45 f4       	lddsp	r4,sp[0x17c]
80005070:	80 00       	ld.sh	r0,r0[0x0]
80005072:	3f 9c       	mov	r12,-7

80005074 <fat_check_noopen>:
//!
//! @return    true  no file opened
//! @return    false otherwise
//!
Bool  fat_check_noopen( void )
{
80005074:	d4 01       	pushm	lr
   if( !fat_check_device() )
80005076:	f0 1f 00 0b 	mcall	800050a0 <fat_check_noopen+0x2c>
8000507a:	c1 10       	breq	8000509c <fat_check_noopen+0x28>
      return true;
   if (FS_TYPE_FAT_UNM == fs_g_nav_fast.u8_type_fat)
8000507c:	48 a8       	lddpc	r8,800050a4 <fat_check_noopen+0x30>
8000507e:	11 89       	ld.ub	r9,r8[0x0]
80005080:	30 08       	mov	r8,0
80005082:	f0 09 18 00 	cp.b	r9,r8
80005086:	c0 b0       	breq	8000509c <fat_check_noopen+0x28>
      return true;
   if( Fat_file_is_open() )
80005088:	48 88       	lddpc	r8,800050a8 <fat_check_noopen+0x34>
8000508a:	11 89       	ld.ub	r9,r8[0x0]
8000508c:	30 08       	mov	r8,0
8000508e:	f0 09 18 00 	cp.b	r9,r8
80005092:	c0 50       	breq	8000509c <fat_check_noopen+0x28>
   {
      fs_g_status = FS_ERR_TOO_FILE_OPEN;  // The navigation have already open a file
80005094:	30 59       	mov	r9,5
80005096:	48 68       	lddpc	r8,800050ac <fat_check_noopen+0x38>
80005098:	b0 89       	st.b	r8[0x0],r9
8000509a:	d8 0a       	popm	pc,r12=0
      return false;
8000509c:	da 0a       	popm	pc,r12=1
8000509e:	00 00       	add	r0,r0
800050a0:	80 00       	ld.sh	r0,r0[0x0]
800050a2:	4f bc       	lddpc	r12,8000528c <fat_update_fat2+0x54>
800050a4:	00 00       	add	r0,r0
800050a6:	06 d0       	st.w	--r3,r0
800050a8:	00 00       	add	r0,r0
800050aa:	04 44       	or	r4,r2
800050ac:	00 00       	add	r0,r0
800050ae:	06 d4       	st.w	--r3,r4

800050b0 <fat_check_mount>:
//!
//! @return    true  partition mounted
//! @return    false otherwise
//!
Bool  fat_check_mount( void )
{
800050b0:	d4 01       	pushm	lr
   if( !fat_check_device() )
800050b2:	f0 1f 00 0a 	mcall	800050d8 <fat_check_mount+0x28>
800050b6:	c0 f0       	breq	800050d4 <fat_check_mount+0x24>
      return false;
   if (FS_TYPE_FAT_UNM == fs_g_nav_fast.u8_type_fat)
800050b8:	48 98       	lddpc	r8,800050dc <fat_check_mount+0x2c>
800050ba:	11 89       	ld.ub	r9,r8[0x0]
800050bc:	30 08       	mov	r8,0
800050be:	f0 09 18 00 	cp.b	r9,r8
800050c2:	c0 81       	brne	800050d2 <fat_check_mount+0x22>
   {
      if( !fat_mount() )
800050c4:	f0 1f 00 07 	mcall	800050e0 <fat_check_mount+0x30>
800050c8:	c0 51       	brne	800050d2 <fat_check_mount+0x22>
      {
         fs_g_status = FS_ERR_NO_MOUNT;
800050ca:	30 e9       	mov	r9,14
800050cc:	48 68       	lddpc	r8,800050e4 <fat_check_mount+0x34>
800050ce:	b0 89       	st.b	r8[0x0],r9
         return false;
800050d0:	d8 02       	popm	pc
800050d2:	30 1c       	mov	r12,1
      }
   }
   return true;
}
800050d4:	d8 02       	popm	pc
800050d6:	00 00       	add	r0,r0
800050d8:	80 00       	ld.sh	r0,r0[0x0]
800050da:	4f bc       	lddpc	r12,800052c4 <fat_initialize_dir+0x18>
800050dc:	00 00       	add	r0,r0
800050de:	06 d0       	st.w	--r3,r0
800050e0:	80 00       	ld.sh	r0,r0[0x0]
800050e2:	5b b8       	cp.w	r8,-5
800050e4:	00 00       	add	r0,r0
800050e6:	06 d4       	st.w	--r3,r4

800050e8 <fat_check_mount_select>:
//!
//! @return    true  partition mounted and a file is selected
//! @return    false otherwise
//!
Bool  fat_check_mount_select( void )
{
800050e8:	d4 01       	pushm	lr
   if( !fat_check_mount() )
800050ea:	f0 1f 00 04 	mcall	800050f8 <fat_check_mount_select+0x10>
800050ee:	c0 30       	breq	800050f4 <fat_check_mount_select+0xc>
      return false;
   return fat_check_select();
800050f0:	f0 1f 00 03 	mcall	800050fc <fat_check_mount_select+0x14>
}
800050f4:	d8 02       	popm	pc
800050f6:	00 00       	add	r0,r0
800050f8:	80 00       	ld.sh	r0,r0[0x0]
800050fa:	50 b0       	stdsp	sp[0x2c],r0
800050fc:	80 00       	ld.sh	r0,r0[0x0]
800050fe:	3f 00       	mov	r0,-16

80005100 <fat_check_mount_select_open>:
//!
//! @return    true  partition mounted and a file is opened
//! @return    false otherwise
//!
Bool  fat_check_mount_select_open( void )
{
80005100:	d4 01       	pushm	lr
   if( !fat_check_mount() )
80005102:	f0 1f 00 06 	mcall	80005118 <fat_check_mount_select_open+0x18>
80005106:	c0 70       	breq	80005114 <fat_check_mount_select_open+0x14>
      return false;
   if( !fat_check_select() )
80005108:	f0 1f 00 05 	mcall	8000511c <fat_check_mount_select_open+0x1c>
8000510c:	c0 40       	breq	80005114 <fat_check_mount_select_open+0x14>
      return false;
   return fat_check_open();
8000510e:	f0 1f 00 05 	mcall	80005120 <fat_check_mount_select_open+0x20>
80005112:	d8 02       	popm	pc
80005114:	d8 0a       	popm	pc,r12=0
80005116:	00 00       	add	r0,r0
80005118:	80 00       	ld.sh	r0,r0[0x0]
8000511a:	50 b0       	stdsp	sp[0x2c],r0
8000511c:	80 00       	ld.sh	r0,r0[0x0]
8000511e:	3f 00       	mov	r0,-16
80005120:	80 00       	ld.sh	r0,r0[0x0]
80005122:	3e e0       	mov	r0,-18

80005124 <fat_check_mount_select_noopen>:
//!
//! @return    true  partition mounted and no file is opened and a file is selected
//! @return    false otherwise
//!
Bool  fat_check_mount_select_noopen( void )
{
80005124:	d4 01       	pushm	lr
   if( !fat_check_mount() )
80005126:	f0 1f 00 06 	mcall	8000513c <fat_check_mount_select_noopen+0x18>
8000512a:	c0 70       	breq	80005138 <fat_check_mount_select_noopen+0x14>
      return false;
   if( !fat_check_select() )
8000512c:	f0 1f 00 05 	mcall	80005140 <fat_check_mount_select_noopen+0x1c>
80005130:	c0 40       	breq	80005138 <fat_check_mount_select_noopen+0x14>
      return false;
   return fat_check_noopen();
80005132:	f0 1f 00 05 	mcall	80005144 <fat_check_mount_select_noopen+0x20>
80005136:	d8 02       	popm	pc
80005138:	d8 0a       	popm	pc,r12=0
8000513a:	00 00       	add	r0,r0
8000513c:	80 00       	ld.sh	r0,r0[0x0]
8000513e:	50 b0       	stdsp	sp[0x2c],r0
80005140:	80 00       	ld.sh	r0,r0[0x0]
80005142:	3f 00       	mov	r0,-16
80005144:	80 00       	ld.sh	r0,r0[0x0]
80005146:	50 74       	stdsp	sp[0x1c],r4

80005148 <fat_check_mount_noopen>:
//!
//! @return    true  partition mounted and no file is opened
//! @return    false otherwise
//!
Bool  fat_check_mount_noopen( void )
{
80005148:	d4 01       	pushm	lr
   if( !fat_check_mount() )
8000514a:	f0 1f 00 04 	mcall	80005158 <fat_check_mount_noopen+0x10>
8000514e:	c0 30       	breq	80005154 <fat_check_mount_noopen+0xc>
      return false;
   return fat_check_noopen();
80005150:	f0 1f 00 03 	mcall	8000515c <fat_check_mount_noopen+0x14>
}
80005154:	d8 02       	popm	pc
80005156:	00 00       	add	r0,r0
80005158:	80 00       	ld.sh	r0,r0[0x0]
8000515a:	50 b0       	stdsp	sp[0x2c],r0
8000515c:	80 00       	ld.sh	r0,r0[0x0]
8000515e:	50 74       	stdsp	sp[0x1c],r4

80005160 <fat_translate_char_shortname>:
//!
uint8_t    fat_translate_char_shortname( uint8_t character )
{
   uint8_t u8_j;

   if( (character<=' ') || ('~'<character) )
80005160:	f8 c9 00 21 	sub	r9,r12,33
80005164:	35 d8       	mov	r8,93
80005166:	f0 09 18 00 	cp.b	r9,r8
8000516a:	e0 8b 00 1d 	brhi	800051a4 <fat_translate_char_shortname+0x44>
      return 0;
   if( ('a'<=character) && (character<='z') )
8000516e:	f8 c9 00 61 	sub	r9,r12,97
80005172:	31 98       	mov	r8,25
80005174:	f0 09 18 00 	cp.b	r9,r8
80005178:	e0 88 00 07 	brls	80005186 <fat_translate_char_shortname+0x26>
   {
      return (character - ('a'-'A'));  // Change to upper case
   }
   for( u8_j = 0 ; u8_j < sizeof(fs_s_execption_char) ; u8_j++ )
   {
      if( character == fs_s_execption_char[u8_j] )
8000517c:	32 b8       	mov	r8,43
8000517e:	f0 0c 18 00 	cp.b	r12,r8
80005182:	c0 51       	brne	8000518c <fat_translate_char_shortname+0x2c>
80005184:	c1 08       	rjmp	800051a4 <fat_translate_char_shortname+0x44>

   if( (character<=' ') || ('~'<character) )
      return 0;
   if( ('a'<=character) && (character<='z') )
   {
      return (character - ('a'-'A'));  // Change to upper case
80005186:	22 0c       	sub	r12,32
80005188:	5c 5c       	castu.b	r12
8000518a:	5e fc       	retal	r12
8000518c:	48 7a       	lddpc	r10,800051a8 <fat_translate_char_shortname+0x48>
8000518e:	f4 c8 ff ff 	sub	r8,r10,-1
//! @param     character   character to translate
//!
//! @return    character translated <br>
//!            if no supported then 0
//!
uint8_t    fat_translate_char_shortname( uint8_t character )
80005192:	2f 9a       	sub	r10,-7
   {
      return (character - ('a'-'A'));  // Change to upper case
   }
   for( u8_j = 0 ; u8_j < sizeof(fs_s_execption_char) ; u8_j++ )
   {
      if( character == fs_s_execption_char[u8_j] )
80005194:	11 89       	ld.ub	r9,r8[0x0]
80005196:	f8 09 18 00 	cp.b	r9,r12
8000519a:	c0 50       	breq	800051a4 <fat_translate_char_shortname+0x44>
8000519c:	2f f8       	sub	r8,-1
      return 0;
   if( ('a'<=character) && (character<='z') )
   {
      return (character - ('a'-'A'));  // Change to upper case
   }
   for( u8_j = 0 ; u8_j < sizeof(fs_s_execption_char) ; u8_j++ )
8000519e:	14 38       	cp.w	r8,r10
800051a0:	cf a1       	brne	80005194 <fat_translate_char_shortname+0x34>
800051a2:	5e fc       	retal	r12
800051a4:	5e fd       	retal	0
800051a6:	00 00       	add	r0,r0
800051a8:	80 00       	ld.sh	r0,r0[0x0]
800051aa:	7e dc       	ld.w	r12,pc[0x34]

800051ac <fat_clear_info_fat_mod>:
#if (FS_LEVEL_FEATURES > FSFEATURE_READ)
//! This function clears the cache information about FAT modifications
//!
void  fat_clear_info_fat_mod( void )
{
   fs_g_u32_first_mod_fat = 0xFFFFFFFF;
800051ac:	3f f9       	mov	r9,-1
800051ae:	48 48       	lddpc	r8,800051bc <fat_clear_info_fat_mod+0x10>
800051b0:	91 09       	st.w	r8[0x0],r9
   fs_g_u32_last_mod_fat = 0;
800051b2:	30 09       	mov	r9,0
800051b4:	48 38       	lddpc	r8,800051c0 <fat_clear_info_fat_mod+0x14>
800051b6:	91 09       	st.w	r8[0x0],r9
}
800051b8:	5e fc       	retal	r12
800051ba:	00 00       	add	r0,r0
800051bc:	00 00       	add	r0,r0
800051be:	06 b8       	st.h	r3++,r8
800051c0:	00 00       	add	r0,r0
800051c2:	04 80       	andn	r0,r2

800051c4 <fat_clear_cluster>:
//! IN :
//!   fs_g_seg.u32_addr          Cluster value to clear
//! @endverbatim
//!
Bool  fat_clear_cluster( void )
{
800051c4:	d4 21       	pushm	r4-r7,lr
   uint8_t u8_loop;

   // Compute the cluster sector address
   fs_g_seg.u32_size_or_pos  = 0;   // Select the beginning of cluster
800051c6:	30 0b       	mov	r11,0
800051c8:	49 58       	lddpc	r8,8000521c <fat_clear_cluster+0x58>
800051ca:	91 1b       	st.w	r8[0x4],r11
   if( !fat_cluster_list( FS_CLUST_ACT_ONE, false ))
800051cc:	30 2c       	mov	r12,2
800051ce:	f0 1f 00 15 	mcall	80005220 <fat_clear_cluster+0x5c>
800051d2:	c2 30       	breq	80005218 <fat_clear_cluster+0x54>
      return false;

   // Loop in the cluster (start at the end of cluster)
   fs_gu32_addrsector = fs_g_seg.u32_addr + (fs_g_nav.u8_BPB_SecPerClus -1);
800051d4:	49 48       	lddpc	r8,80005224 <fat_clear_cluster+0x60>
800051d6:	11 98       	ld.ub	r8,r8[0x1]
800051d8:	49 19       	lddpc	r9,8000521c <fat_clear_cluster+0x58>
800051da:	72 0a       	ld.w	r10,r9[0x0]
800051dc:	20 1a       	sub	r10,1
800051de:	10 0a       	add	r10,r8
800051e0:	49 29       	lddpc	r9,80005228 <fat_clear_cluster+0x64>
800051e2:	93 0a       	st.w	r9[0x0],r10
   for(  u8_loop = 0
800051e4:	58 08       	cp.w	r8,0
800051e6:	c1 a0       	breq	8000521a <fat_clear_cluster+0x56>
800051e8:	30 07       	mov	r7,0
   ;     fs_g_nav.u8_BPB_SecPerClus != u8_loop
   ;     u8_loop++ )
   {
      // Update internal cache with cluster sector inforamtion but don't read data from memory
      if( !fat_cache_read_sector( false ))
800051ea:	0e 94       	mov	r4,r7
      if(0 == u8_loop)
      {  // Clean internal cache (just for the sector)
         fat_cache_clear();
      }
      fat_cache_mark_sector_as_dirty();
      fs_gu32_addrsector--;         // go to previous sector
800051ec:	12 96       	mov	r6,r9
   if( !fat_cluster_list( FS_CLUST_ACT_ONE, false ))
      return false;

   // Loop in the cluster (start at the end of cluster)
   fs_gu32_addrsector = fs_g_seg.u32_addr + (fs_g_nav.u8_BPB_SecPerClus -1);
   for(  u8_loop = 0
800051ee:	48 e5       	lddpc	r5,80005224 <fat_clear_cluster+0x60>
   ;     fs_g_nav.u8_BPB_SecPerClus != u8_loop
   ;     u8_loop++ )
   {
      // Update internal cache with cluster sector inforamtion but don't read data from memory
      if( !fat_cache_read_sector( false ))
800051f0:	08 9c       	mov	r12,r4
800051f2:	f0 1f 00 0f 	mcall	8000522c <fat_clear_cluster+0x68>
800051f6:	c1 10       	breq	80005218 <fat_clear_cluster+0x54>
         return false;

      if(0 == u8_loop)
800051f8:	58 07       	cp.w	r7,0
800051fa:	c0 31       	brne	80005200 <fat_clear_cluster+0x3c>
      {  // Clean internal cache (just for the sector)
         fat_cache_clear();
800051fc:	f0 1f 00 0d 	mcall	80005230 <fat_clear_cluster+0x6c>
      }
      fat_cache_mark_sector_as_dirty();
80005200:	f0 1f 00 0d 	mcall	80005234 <fat_clear_cluster+0x70>
      fs_gu32_addrsector--;         // go to previous sector
80005204:	6c 08       	ld.w	r8,r6[0x0]
80005206:	20 18       	sub	r8,1
80005208:	8d 08       	st.w	r6[0x0],r8

   // Loop in the cluster (start at the end of cluster)
   fs_gu32_addrsector = fs_g_seg.u32_addr + (fs_g_nav.u8_BPB_SecPerClus -1);
   for(  u8_loop = 0
   ;     fs_g_nav.u8_BPB_SecPerClus != u8_loop
   ;     u8_loop++ )
8000520a:	2f f7       	sub	r7,-1
8000520c:	5c 57       	castu.b	r7
   if( !fat_cluster_list( FS_CLUST_ACT_ONE, false ))
      return false;

   // Loop in the cluster (start at the end of cluster)
   fs_gu32_addrsector = fs_g_seg.u32_addr + (fs_g_nav.u8_BPB_SecPerClus -1);
   for(  u8_loop = 0
8000520e:	0b 98       	ld.ub	r8,r5[0x1]
80005210:	ee 08 18 00 	cp.b	r8,r7
80005214:	ce e1       	brne	800051f0 <fat_clear_cluster+0x2c>
80005216:	c0 28       	rjmp	8000521a <fat_clear_cluster+0x56>
80005218:	d8 2a       	popm	r4-r7,pc,r12=0
8000521a:	da 2a       	popm	r4-r7,pc,r12=1
8000521c:	00 00       	add	r0,r0
8000521e:	07 2c       	ld.uh	r12,r3++
80005220:	80 00       	ld.sh	r0,r0[0x0]
80005222:	4b 84       	lddpc	r4,80005300 <fat_initialize_dir+0x54>
80005224:	00 00       	add	r0,r0
80005226:	06 84       	andn	r4,r3
80005228:	00 00       	add	r0,r0
8000522a:	04 40       	or	r0,r2
8000522c:	80 00       	ld.sh	r0,r0[0x0]
8000522e:	48 2c       	lddpc	r12,80005234 <fat_clear_cluster+0x70>
80005230:	80 00       	ld.sh	r0,r0[0x0]
80005232:	48 14       	lddpc	r4,80005234 <fat_clear_cluster+0x70>
80005234:	80 00       	ld.sh	r0,r0[0x0]
80005236:	46 0c       	lddsp	r12,sp[0x180]

80005238 <fat_update_fat2>:
//!
//! @return    false in case of error, see global value "fs_g_status" for more detail
//! @return    true otherwise
//!
Bool  fat_update_fat2( void )
{
80005238:	eb cd 40 fc 	pushm	r2-r7,lr
  while( fs_g_u32_first_mod_fat <= fs_g_u32_last_mod_fat )
8000523c:	49 68       	lddpc	r8,80005294 <fat_update_fat2+0x5c>
8000523e:	70 08       	ld.w	r8,r8[0x0]
80005240:	49 69       	lddpc	r9,80005298 <fat_update_fat2+0x60>
80005242:	72 09       	ld.w	r9,r9[0x0]
80005244:	12 38       	cp.w	r8,r9
80005246:	e0 8b 00 25 	brhi	80005290 <fat_update_fat2+0x58>
  {
     // Compute the modification position of FAT 1
     fs_gu32_addrsector = fs_g_nav.u32_ptr_fat + fs_g_u32_first_mod_fat;
8000524a:	49 55       	lddpc	r5,8000529c <fat_update_fat2+0x64>
8000524c:	49 57       	lddpc	r7,800052a0 <fat_update_fat2+0x68>
     // Read FAT1
      if( !fat_cache_read_sector( true ))
8000524e:	30 13       	mov	r3,1
         return false;
     // Compute the modification position of FAT 2
     fs_gu32_addrsector = fs_g_nav.u32_ptr_fat + (fs_g_u32_first_mod_fat + fs_g_nav.u32_fat_size);
80005250:	49 16       	lddpc	r6,80005294 <fat_update_fat2+0x5c>
     // Init the sector FAT2 with the previous sector of the FAT1
     if( !fat_cache_read_sector( false ))
80005252:	30 02       	mov	r2,0
//! @return    false in case of error, see global value "fs_g_status" for more detail
//! @return    true otherwise
//!
Bool  fat_update_fat2( void )
{
  while( fs_g_u32_first_mod_fat <= fs_g_u32_last_mod_fat )
80005254:	49 14       	lddpc	r4,80005298 <fat_update_fat2+0x60>
  {
     // Compute the modification position of FAT 1
     fs_gu32_addrsector = fs_g_nav.u32_ptr_fat + fs_g_u32_first_mod_fat;
80005256:	6e 49       	ld.w	r9,r7[0x10]
80005258:	12 08       	add	r8,r9
8000525a:	8b 08       	st.w	r5[0x0],r8
     // Read FAT1
      if( !fat_cache_read_sector( true ))
8000525c:	06 9c       	mov	r12,r3
8000525e:	f0 1f 00 12 	mcall	800052a4 <fat_update_fat2+0x6c>
80005262:	c1 50       	breq	8000528c <fat_update_fat2+0x54>
         return false;
     // Compute the modification position of FAT 2
     fs_gu32_addrsector = fs_g_nav.u32_ptr_fat + (fs_g_u32_first_mod_fat + fs_g_nav.u32_fat_size);
80005264:	6e 19       	ld.w	r9,r7[0x4]
80005266:	6e 48       	ld.w	r8,r7[0x10]
80005268:	f2 08 00 08 	add	r8,r9,r8
8000526c:	6c 09       	ld.w	r9,r6[0x0]
8000526e:	12 08       	add	r8,r9
80005270:	8b 08       	st.w	r5[0x0],r8
     // Init the sector FAT2 with the previous sector of the FAT1
     if( !fat_cache_read_sector( false ))
80005272:	04 9c       	mov	r12,r2
80005274:	f0 1f 00 0c 	mcall	800052a4 <fat_update_fat2+0x6c>
80005278:	c0 a0       	breq	8000528c <fat_update_fat2+0x54>
         return false;
     // Flag the sector FAT2 like modify
     fat_cache_mark_sector_as_dirty();
8000527a:	f0 1f 00 0c 	mcall	800052a8 <fat_update_fat2+0x70>
     fs_g_u32_first_mod_fat++;
8000527e:	6c 08       	ld.w	r8,r6[0x0]
80005280:	2f f8       	sub	r8,-1
80005282:	8d 08       	st.w	r6[0x0],r8
//! @return    false in case of error, see global value "fs_g_status" for more detail
//! @return    true otherwise
//!
Bool  fat_update_fat2( void )
{
  while( fs_g_u32_first_mod_fat <= fs_g_u32_last_mod_fat )
80005284:	68 09       	ld.w	r9,r4[0x0]
80005286:	10 39       	cp.w	r9,r8
80005288:	ce 72       	brcc	80005256 <fat_update_fat2+0x1e>
8000528a:	c0 38       	rjmp	80005290 <fat_update_fat2+0x58>
8000528c:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80005290:	e3 cf 90 fc 	ldm	sp++,r2-r7,pc,r12=1
80005294:	00 00       	add	r0,r0
80005296:	06 b8       	st.h	r3++,r8
80005298:	00 00       	add	r0,r0
8000529a:	04 80       	andn	r0,r2
8000529c:	00 00       	add	r0,r0
8000529e:	04 40       	or	r0,r2
800052a0:	00 00       	add	r0,r0
800052a2:	06 84       	andn	r4,r3
800052a4:	80 00       	ld.sh	r0,r0[0x0]
800052a6:	48 2c       	lddpc	r12,800052ac <fat_initialize_dir>
800052a8:	80 00       	ld.sh	r0,r0[0x0]
800052aa:	46 0c       	lddsp	r12,sp[0x180]

800052ac <fat_initialize_dir>:
//! OUT:
//!   update the sector cache with init directory datas
//! @endverbatim
//!
Bool  fat_initialize_dir( void )
{
800052ac:	d4 01       	pushm	lr
   uint8_t u8_i;

   // Clear the cluster corresponding at directory
   if( !fat_clear_cluster())
800052ae:	f0 1f 00 21 	mcall	80005330 <fat_initialize_dir+0x84>
800052b2:	c3 e0       	breq	8000532e <fat_initialize_dir+0x82>
      return false;
   fat_cache_mark_sector_as_dirty();
800052b4:	f0 1f 00 20 	mcall	80005334 <fat_initialize_dir+0x88>
   // here, the internal cache is the first sector of the cluster

   // Create the dot "." entry, this one is a directory that points to itself
   fs_g_sector[0]='.';
800052b8:	4a 0b       	lddpc	r11,80005338 <fat_initialize_dir+0x8c>
800052ba:	16 98       	mov	r8,r11
800052bc:	32 e9       	mov	r9,46
800052be:	10 c9       	st.b	r8++,r9
//!   fs_g_seg.u32_addr          cluster value of a directory
//! OUT:
//!   update the sector cache with init directory datas
//! @endverbatim
//!
Bool  fat_initialize_dir( void )
800052c0:	f6 ca ff f5 	sub	r10,r11,-11
   // here, the internal cache is the first sector of the cluster

   // Create the dot "." entry, this one is a directory that points to itself
   fs_g_sector[0]='.';
   for( u8_i=1 ; u8_i<11 ; u8_i++ )
      fs_g_sector[u8_i]=' ';
800052c4:	32 09       	mov	r9,32
800052c6:	10 c9       	st.b	r8++,r9
   fat_cache_mark_sector_as_dirty();
   // here, the internal cache is the first sector of the cluster

   // Create the dot "." entry, this one is a directory that points to itself
   fs_g_sector[0]='.';
   for( u8_i=1 ; u8_i<11 ; u8_i++ )
800052c8:	14 38       	cp.w	r8,r10
800052ca:	cf e1       	brne	800052c6 <fat_initialize_dir+0x1a>
      fs_g_sector[u8_i]=' ';
   fs_g_sector[11]=FS_ATTR_DIRECTORY;
800052cc:	49 b8       	lddpc	r8,80005338 <fat_initialize_dir+0x8c>
800052ce:	31 09       	mov	r9,16
800052d0:	f1 69 00 0b 	st.b	r8[11],r9
   fs_g_sector[26]= LSB0( fs_g_nav_entry.u32_cluster );
800052d4:	49 a9       	lddpc	r9,8000533c <fat_initialize_dir+0x90>
800052d6:	2f c9       	sub	r9,-4
800052d8:	13 ba       	ld.ub	r10,r9[0x3]
800052da:	f1 6a 00 1a 	st.b	r8[26],r10
   fs_g_sector[27]= LSB1( fs_g_nav_entry.u32_cluster );
800052de:	13 aa       	ld.ub	r10,r9[0x2]
800052e0:	f1 6a 00 1b 	st.b	r8[27],r10
   fs_g_sector[20]= LSB2( fs_g_nav_entry.u32_cluster );
800052e4:	13 9a       	ld.ub	r10,r9[0x1]
800052e6:	f1 6a 00 14 	st.b	r8[20],r10
   fs_g_sector[21]= LSB3( fs_g_nav_entry.u32_cluster );
800052ea:	13 89       	ld.ub	r9,r9[0x0]
800052ec:	f1 69 00 15 	st.b	r8[21],r9
   // Create the dotdot ".." entry, this one points to the starting cluster of the parent directory
   fs_g_sector[FS_SIZE_FILE_ENTRY+0]='.';
800052f0:	32 e9       	mov	r9,46
800052f2:	f1 69 00 20 	st.b	r8[32],r9
   fs_g_sector[FS_SIZE_FILE_ENTRY+1]='.';
800052f6:	f1 69 00 21 	st.b	r8[33],r9
800052fa:	2d e8       	sub	r8,-34
//!   fs_g_seg.u32_addr          cluster value of a directory
//! OUT:
//!   update the sector cache with init directory datas
//! @endverbatim
//!
Bool  fat_initialize_dir( void )
800052fc:	f6 ca ff d5 	sub	r10,r11,-43
   fs_g_sector[21]= LSB3( fs_g_nav_entry.u32_cluster );
   // Create the dotdot ".." entry, this one points to the starting cluster of the parent directory
   fs_g_sector[FS_SIZE_FILE_ENTRY+0]='.';
   fs_g_sector[FS_SIZE_FILE_ENTRY+1]='.';
   for( u8_i=2 ; u8_i<11 ; u8_i++ )
      fs_g_sector[FS_SIZE_FILE_ENTRY+u8_i]=' ';
80005300:	32 09       	mov	r9,32
80005302:	10 c9       	st.b	r8++,r9
   fs_g_sector[20]= LSB2( fs_g_nav_entry.u32_cluster );
   fs_g_sector[21]= LSB3( fs_g_nav_entry.u32_cluster );
   // Create the dotdot ".." entry, this one points to the starting cluster of the parent directory
   fs_g_sector[FS_SIZE_FILE_ENTRY+0]='.';
   fs_g_sector[FS_SIZE_FILE_ENTRY+1]='.';
   for( u8_i=2 ; u8_i<11 ; u8_i++ )
80005304:	14 38       	cp.w	r8,r10
80005306:	cf e1       	brne	80005302 <fat_initialize_dir+0x56>
      fs_g_sector[FS_SIZE_FILE_ENTRY+u8_i]=' ';
   fs_g_sector[FS_SIZE_FILE_ENTRY+11]=FS_ATTR_DIRECTORY;
80005308:	48 c8       	lddpc	r8,80005338 <fat_initialize_dir+0x8c>
8000530a:	31 09       	mov	r9,16
8000530c:	f1 69 00 2b 	st.b	r8[43],r9
   fs_g_sector[FS_SIZE_FILE_ENTRY+26]= LSB0( fs_g_nav.u32_cluster_sel_dir );
80005310:	48 c9       	lddpc	r9,80005340 <fat_initialize_dir+0x94>
80005312:	2e 09       	sub	r9,-32
80005314:	13 ba       	ld.ub	r10,r9[0x3]
80005316:	f1 6a 00 3a 	st.b	r8[58],r10
   fs_g_sector[FS_SIZE_FILE_ENTRY+27]= LSB1( fs_g_nav.u32_cluster_sel_dir );
8000531a:	13 aa       	ld.ub	r10,r9[0x2]
8000531c:	f1 6a 00 3b 	st.b	r8[59],r10
   fs_g_sector[FS_SIZE_FILE_ENTRY+20]= LSB2( fs_g_nav.u32_cluster_sel_dir );
80005320:	13 9a       	ld.ub	r10,r9[0x1]
80005322:	f1 6a 00 34 	st.b	r8[52],r10
   fs_g_sector[FS_SIZE_FILE_ENTRY+21]= LSB3( fs_g_nav.u32_cluster_sel_dir );
80005326:	13 89       	ld.ub	r9,r9[0x0]
80005328:	f1 69 00 35 	st.b	r8[53],r9
8000532c:	30 1c       	mov	r12,1

   return true;
}
8000532e:	d8 02       	popm	pc
80005330:	80 00       	ld.sh	r0,r0[0x0]
80005332:	51 c4       	stdsp	sp[0x70],r4
80005334:	80 00       	ld.sh	r0,r0[0x0]
80005336:	46 0c       	lddsp	r12,sp[0x180]
80005338:	00 00       	add	r0,r0
8000533a:	04 84       	andn	r4,r2
8000533c:	00 00       	add	r0,r0
8000533e:	04 44       	or	r4,r2
80005340:	00 00       	add	r0,r0
80005342:	06 84       	andn	r4,r3

80005344 <fat_create_long_name_entry>:
//! @verbatim
//! OUT: Update the entry in internal cache sector with a new long name entry
//! @endverbatim
//!
void  fat_create_long_name_entry( FS_STRING sz_name , uint8_t u8_crc , uint8_t u8_id  )
{
80005344:	d4 31       	pushm	r0-r7,lr
80005346:	20 5d       	sub	sp,20
80005348:	18 97       	mov	r7,r12
8000534a:	50 3b       	stdsp	sp[0xc],r11
8000534c:	14 96       	mov	r6,r10
   PTR_CACHE ptr_entry;
   Bool b_end_of_name = false;

   fat_cache_mark_sector_as_dirty();
8000534e:	f0 1f 00 30 	mcall	8000540c <fat_create_long_name_entry+0xc8>
   ptr_entry = fat_get_ptr_entry();
80005352:	f0 1f 00 30 	mcall	80005410 <fat_create_long_name_entry+0xcc>
   *ptr_entry = u8_id;
80005356:	18 c6       	st.b	r12++,r6
   ptr_entry++;   // The long name start at offset 1 of the entry file
80005358:	30 01       	mov	r1,0
8000535a:	30 18       	mov	r8,1

   for( u8_id=1; u8_id<FS_SIZE_FILE_ENTRY ; u8_id++ , ptr_entry++ )
   {
      // fields with no character
      if( 11 == u8_id)
8000535c:	30 b9       	mov	r9,11
      {
         *ptr_entry = FS_ATTR_LFN_ENTRY;  // attribut field
8000535e:	30 f3       	mov	r3,15
         continue;
      }
      if( (12 == u8_id)
80005360:	30 c6       	mov	r6,12
80005362:	31 ab       	mov	r11,26
80005364:	30 0a       	mov	r10,0
   fat_cache_mark_sector_as_dirty();
   ptr_entry = fat_get_ptr_entry();
   *ptr_entry = u8_id;
   ptr_entry++;   // The long name start at offset 1 of the entry file

   for( u8_id=1; u8_id<FS_SIZE_FILE_ENTRY ; u8_id++ , ptr_entry++ )
80005366:	31 fe       	mov	lr,31
      if( 11 == u8_id)
      {
         *ptr_entry = FS_ATTR_LFN_ENTRY;  // attribut field
         continue;
      }
      if( (12 == u8_id)
80005368:	31 b5       	mov	r5,27
      {
         // Reserved field
         // *ptr_entry = 0x00;            // No necessary because the cache must be clean
         continue;
      }
      if( 13 == u8_id)
8000536a:	30 d2       	mov	r2,13
         u8_id++;
         sz_name += (Is_unicode? 2 : 1 );
      }
      else
      {  // end of name
         *ptr_entry = 0xFF;               // Padding mandatory
8000536c:	50 01       	stdsp	sp[0x0],r1
   ptr_entry++;   // The long name start at offset 1 of the entry file

   for( u8_id=1; u8_id<FS_SIZE_FILE_ENTRY ; u8_id++ , ptr_entry++ )
   {
      // fields with no character
      if( 11 == u8_id)
8000536e:	f2 08 18 00 	cp.b	r8,r9
80005372:	c0 31       	brne	80005378 <fat_create_long_name_entry+0x34>
      {
         *ptr_entry = FS_ATTR_LFN_ENTRY;  // attribut field
80005374:	b8 83       	st.b	r12[0x0],r3
         continue;
80005376:	c4 58       	rjmp	80005400 <fat_create_long_name_entry+0xbc>
      }
      if( (12 == u8_id)
80005378:	ec 08 18 00 	cp.b	r8,r6
8000537c:	5f 00       	sreq	r0
8000537e:	f6 08 18 00 	cp.b	r8,r11
80005382:	5f 04       	sreq	r4
80005384:	08 40       	or	r0,r4
80005386:	00 94       	mov	r4,r0
80005388:	f4 00 18 00 	cp.b	r0,r10
8000538c:	c3 21       	brne	800053f0 <fat_create_long_name_entry+0xac>
8000538e:	ea 08 18 00 	cp.b	r8,r5
80005392:	c3 70       	breq	80005400 <fat_create_long_name_entry+0xbc>
      {
         // Reserved field
         // *ptr_entry = 0x00;            // No necessary because the cache must be clean
         continue;
      }
      if( 13 == u8_id)
80005394:	e4 08 18 00 	cp.b	r8,r2
80005398:	c0 41       	brne	800053a0 <fat_create_long_name_entry+0x5c>
      {
         *ptr_entry = u8_crc;             // CRC field
8000539a:	40 34       	lddsp	r4,sp[0xc]
8000539c:	b8 84       	st.b	r12[0x0],r4
         continue;
8000539e:	c3 18       	rjmp	80005400 <fat_create_long_name_entry+0xbc>
      }

      // fields with a character
      if( !b_end_of_name )
800053a0:	40 01       	lddsp	r1,sp[0x0]
800053a2:	58 01       	cp.w	r1,0
800053a4:	c2 41       	brne	800053ec <fat_create_long_name_entry+0xa8>
         uint16_t u16_tmp;
         if( Is_unicode )
         {
            u16_tmp = ((FS_STR_UNICODE)sz_name)[0];
         }else{
            u16_tmp = sz_name[0];
800053a6:	0f 84       	ld.ub	r4,r7[0x0]
800053a8:	fb 54 00 12 	st.h	sp[18],r4
         }
         if(('\\' == u16_tmp )
800053ac:	35 c1       	mov	r1,92
800053ae:	e2 04 19 00 	cp.h	r4,r1
800053b2:	5f 00       	sreq	r0
800053b4:	50 20       	stdsp	sp[0x8],r0
800053b6:	32 f0       	mov	r0,47
800053b8:	e0 04 19 00 	cp.h	r4,r0
800053bc:	5f 01       	sreq	r1
800053be:	40 20       	lddsp	r0,sp[0x8]
800053c0:	02 40       	or	r0,r1
800053c2:	f4 00 18 00 	cp.b	r0,r10
800053c6:	c0 50       	breq	800053d0 <fat_create_long_name_entry+0x8c>
         || ('/'  == u16_tmp ) )
         {  // end of name
            u16_tmp = 0;                  // Set a end of name flag
800053c8:	30 04       	mov	r4,0
800053ca:	fb 54 00 12 	st.h	sp[18],r4
800053ce:	c0 38       	rjmp	800053d4 <fat_create_long_name_entry+0x90>
         }
         if( 0 == u16_tmp )
800053d0:	58 04       	cp.w	r4,0
800053d2:	c0 31       	brne	800053d8 <fat_create_long_name_entry+0x94>
800053d4:	30 14       	mov	r4,1
800053d6:	50 04       	stdsp	sp[0x0],r4
         {
            b_end_of_name = true;
         }
         *ptr_entry = LSB(u16_tmp);
800053d8:	fa c4 ff ee 	sub	r4,sp,-18
800053dc:	09 90       	ld.ub	r0,r4[0x1]
800053de:	18 c0       	st.b	r12++,r0
         ptr_entry++;
         *ptr_entry = MSB(u16_tmp);
800053e0:	09 84       	ld.ub	r4,r4[0x0]
800053e2:	b8 84       	st.b	r12[0x0],r4
         u8_id++;
800053e4:	2f f8       	sub	r8,-1
800053e6:	5c 58       	castu.b	r8
         sz_name += (Is_unicode? 2 : 1 );
800053e8:	2f f7       	sub	r7,-1
800053ea:	c0 38       	rjmp	800053f0 <fat_create_long_name_entry+0xac>
      }
      else
      {  // end of name
         *ptr_entry = 0xFF;               // Padding mandatory
800053ec:	3f f1       	mov	r1,-1
800053ee:	b8 81       	st.b	r12[0x0],r1
   fat_cache_mark_sector_as_dirty();
   ptr_entry = fat_get_ptr_entry();
   *ptr_entry = u8_id;
   ptr_entry++;   // The long name start at offset 1 of the entry file

   for( u8_id=1; u8_id<FS_SIZE_FILE_ENTRY ; u8_id++ , ptr_entry++ )
800053f0:	2f f8       	sub	r8,-1
800053f2:	5c 58       	castu.b	r8
800053f4:	fc 08 18 00 	cp.b	r8,lr
800053f8:	e0 8b 00 08 	brhi	80005408 <fat_create_long_name_entry+0xc4>
800053fc:	2f fc       	sub	r12,-1
800053fe:	cb 8b       	rjmp	8000536e <fat_create_long_name_entry+0x2a>
80005400:	2f f8       	sub	r8,-1
80005402:	5c 58       	castu.b	r8
80005404:	2f fc       	sub	r12,-1
80005406:	cb 4b       	rjmp	8000536e <fat_create_long_name_entry+0x2a>
      else
      {  // end of name
         *ptr_entry = 0xFF;               // Padding mandatory
      }
   } // end of loop
}
80005408:	2f bd       	sub	sp,-20
8000540a:	d8 32       	popm	r0-r7,pc
8000540c:	80 00       	ld.sh	r0,r0[0x0]
8000540e:	46 0c       	lddsp	r12,sp[0x180]
80005410:	80 00       	ld.sh	r0,r0[0x0]
80005412:	42 64       	lddsp	r4,sp[0x98]

80005414 <fat_delete_file>:
//!
//! @return    false in case of error, see global value "fs_g_status" for more detail
//! @return    true otherwise
//!
Bool  fat_delete_file( Bool b_cluster_list )
{
80005414:	d4 31       	pushm	r0-r7,lr
80005416:	20 1d       	sub	sp,4
80005418:	50 0c       	stdsp	sp[0x0],r12
8000541a:	30 03       	mov	r3,0

      // Get pointer on the current entry
      ptr_entry = fat_get_ptr_entry();
      u8_tmp = ptr_entry[0];

      if( (FS_ATTR_LFN_ENTRY != ptr_entry[11])
8000541c:	30 f4       	mov	r4,15
8000541e:	30 05       	mov	r5,0
         break;   // Go to delete cluster list
      }

      // Delete entry
      b_short_del = true;
      ptr_entry[0] = FS_ENTRY_DEL;
80005420:	3e 52       	mov	r2,-27
         // It is the last entry of long name
         break;   // Go to delete cluster list
      }

      // Go to previous entry
      fs_g_nav_fast.u16_entry_pos_sel_file--;
80005422:	49 a6       	lddpc	r6,80005488 <fat_delete_file+0x74>
80005424:	30 10       	mov	r0,1

   // loop in directory
   while( 1 )
   {
      // Fill internal cache with a sector from directory
      if( !fat_read_dir() )
80005426:	f0 1f 00 1a 	mcall	8000548c <fat_delete_file+0x78>
8000542a:	c2 d0       	breq	80005484 <fat_delete_file+0x70>
         return false;

      // Get pointer on the current entry
      ptr_entry = fat_get_ptr_entry();
8000542c:	f0 1f 00 19 	mcall	80005490 <fat_delete_file+0x7c>
      u8_tmp = ptr_entry[0];
80005430:	19 81       	ld.ub	r1,r12[0x0]

      if( (FS_ATTR_LFN_ENTRY != ptr_entry[11])
80005432:	f8 c7 ff f5 	sub	r7,r12,-11
80005436:	0f 88       	ld.ub	r8,r7[0x0]
80005438:	e8 08 18 00 	cp.b	r8,r4
8000543c:	5f 19       	srne	r9
8000543e:	ea 03 18 00 	cp.b	r3,r5
80005442:	5f 18       	srne	r8
80005444:	f3 e8 00 08 	and	r8,r9,r8
80005448:	ea 08 18 00 	cp.b	r8,r5
8000544c:	c1 01       	brne	8000546c <fat_delete_file+0x58>
         break;   // Go to delete cluster list
      }

      // Delete entry
      b_short_del = true;
      ptr_entry[0] = FS_ENTRY_DEL;
8000544e:	b8 82       	st.b	r12[0x0],r2
      fat_cache_mark_sector_as_dirty();
80005450:	f0 1f 00 11 	mcall	80005494 <fat_delete_file+0x80>

      if( (FS_ATTR_LFN_ENTRY == ptr_entry[11])
80005454:	0f 88       	ld.ub	r8,r7[0x0]
80005456:	e8 08 18 00 	cp.b	r8,r4
8000545a:	c0 41       	brne	80005462 <fat_delete_file+0x4e>
8000545c:	e2 11 00 40 	andl	r1,0x40,COH
80005460:	c0 61       	brne	8000546c <fat_delete_file+0x58>
         // It is the last entry of long name
         break;   // Go to delete cluster list
      }

      // Go to previous entry
      fs_g_nav_fast.u16_entry_pos_sel_file--;
80005462:	8c 18       	ld.sh	r8,r6[0x2]
80005464:	20 18       	sub	r8,1
80005466:	ac 18       	st.h	r6[0x2],r8
80005468:	00 93       	mov	r3,r0
   }  // end of while(1)
8000546a:	cd eb       	rjmp	80005426 <fat_delete_file+0x12>

   if( b_cluster_list )
8000546c:	40 08       	lddsp	r8,sp[0x0]
8000546e:	58 08       	cp.w	r8,0
80005470:	c0 31       	brne	80005476 <fat_delete_file+0x62>
80005472:	30 1c       	mov	r12,1
80005474:	c0 88       	rjmp	80005484 <fat_delete_file+0x70>
   {
      // Delete cluster list
      fs_g_nav_entry.u32_pos_in_file=0;      // Delete ALL list (start at begining)
80005476:	30 09       	mov	r9,0
80005478:	48 88       	lddpc	r8,80005498 <fat_delete_file+0x84>
8000547a:	91 39       	st.w	r8[0xc],r9
      if( !fat_read_file( FS_CLUST_ACT_CLR ))
8000547c:	30 3c       	mov	r12,3
8000547e:	f0 1f 00 08 	mcall	8000549c <fat_delete_file+0x88>
80005482:	5f 1c       	srne	r12
         return false;
   }

   return true;
}
80005484:	2f fd       	sub	sp,-4
80005486:	d8 32       	popm	r0-r7,pc
80005488:	00 00       	add	r0,r0
8000548a:	06 d0       	st.w	--r3,r0
8000548c:	80 00       	ld.sh	r0,r0[0x0]
8000548e:	4e 5c       	lddpc	r12,80005620 <fat_allocfreespace+0x18>
80005490:	80 00       	ld.sh	r0,r0[0x0]
80005492:	42 64       	lddsp	r4,sp[0x98]
80005494:	80 00       	ld.sh	r0,r0[0x0]
80005496:	46 0c       	lddsp	r12,sp[0x180]
80005498:	00 00       	add	r0,r0
8000549a:	04 44       	or	r4,r2
8000549c:	80 00       	ld.sh	r0,r0[0x0]
8000549e:	4e e0       	lddpc	r0,80005654 <fat_allocfreespace+0x4c>

800054a0 <fat_garbage_collector_entry>:
//!
//! @return    false in case of error, see global value "fs_g_status" for more detail
//! @return    true otherwise
//!
Bool fat_garbage_collector_entry( void )
{
800054a0:	eb cd 40 fc 	pushm	r2-r7,lr
800054a4:	20 8d       	sub	sp,32
800054a6:	30 06       	mov	r6,0
800054a8:	0c 97       	mov	r7,r6

   // Loop in directory
   while( 1 )
   {
      // Go to old entry list
      fs_g_nav_fast.u16_entry_pos_sel_file=u16_pos_old;
800054aa:	4a 95       	lddpc	r5,8000554c <fat_garbage_collector_entry+0xac>
            fs_g_nav_fast.u16_entry_pos_sel_file++;
         }
         return true;  // End of garbage
      }

      if ( FS_ENTRY_DEL != *ptr_entry )
800054ac:	3e 54       	mov	r4,-27
      {
         // entry valid
         if( u16_pos_old != u16_pos_new )
         {
            // A free space exist then move entry
            memcpy_ram2ram( entry, ptr_entry, FS_SIZE_FILE_ENTRY );
800054ae:	1a 93       	mov	r3,sp
800054b0:	32 02       	mov	r2,32

   // Loop in directory
   while( 1 )
   {
      // Go to old entry list
      fs_g_nav_fast.u16_entry_pos_sel_file=u16_pos_old;
800054b2:	aa 17       	st.h	r5[0x2],r7
      // Fill internal cache with a sector from directory
      if( !fat_read_dir() )
800054b4:	f0 1f 00 27 	mcall	80005550 <fat_garbage_collector_entry+0xb0>
800054b8:	c0 81       	brne	800054c8 <fat_garbage_collector_entry+0x28>
      {
         if( FS_ERR_OUT_LIST != fs_g_status )
800054ba:	4a 78       	lddpc	r8,80005554 <fat_garbage_collector_entry+0xb4>
800054bc:	11 89       	ld.ub	r9,r8[0x0]
800054be:	31 a8       	mov	r8,26
800054c0:	f0 09 18 00 	cp.b	r9,r8
800054c4:	c3 d1       	brne	8000553e <fat_garbage_collector_entry+0x9e>
800054c6:	c0 68       	rjmp	800054d2 <fat_garbage_collector_entry+0x32>
            return false;
         goto fat_garbage_collector_entry_endofdir;
      }

      // Check entry
      ptr_entry = fat_get_ptr_entry();
800054c8:	f0 1f 00 24 	mcall	80005558 <fat_garbage_collector_entry+0xb8>

      if ( FS_ENTRY_END == *ptr_entry )
800054cc:	19 88       	ld.ub	r8,r12[0x0]
800054ce:	58 08       	cp.w	r8,0
800054d0:	c1 b1       	brne	80005506 <fat_garbage_collector_entry+0x66>
      {
         // The entry is free, then it is the end of entry list
fat_garbage_collector_entry_endofdir:
         // Fill empty entry in old list
         fs_g_nav_fast.u16_entry_pos_sel_file=u16_pos_new;
800054d2:	49 f8       	lddpc	r8,8000554c <fat_garbage_collector_entry+0xac>
800054d4:	b0 16       	st.h	r8[0x2],r6
         while( fs_g_nav_fast.u16_entry_pos_sel_file != u16_pos_old )
800054d6:	ec 07 19 00 	cp.h	r7,r6
800054da:	c3 40       	breq	80005542 <fat_garbage_collector_entry+0xa2>
         {
            // Fill internal cache with a sector from directory
            if( !fat_read_dir() )
               return false;
            memset( fat_get_ptr_entry() , 0 , 32 );
800054dc:	32 05       	mov	r5,32
800054de:	30 04       	mov	r4,0
            fat_cache_mark_sector_as_dirty();
            fs_g_nav_fast.u16_entry_pos_sel_file++;
800054e0:	49 b6       	lddpc	r6,8000554c <fat_garbage_collector_entry+0xac>
         // Fill empty entry in old list
         fs_g_nav_fast.u16_entry_pos_sel_file=u16_pos_new;
         while( fs_g_nav_fast.u16_entry_pos_sel_file != u16_pos_old )
         {
            // Fill internal cache with a sector from directory
            if( !fat_read_dir() )
800054e2:	f0 1f 00 1c 	mcall	80005550 <fat_garbage_collector_entry+0xb0>
800054e6:	c2 c0       	breq	8000553e <fat_garbage_collector_entry+0x9e>
               return false;
            memset( fat_get_ptr_entry() , 0 , 32 );
800054e8:	f0 1f 00 1c 	mcall	80005558 <fat_garbage_collector_entry+0xb8>
800054ec:	0a 9a       	mov	r10,r5
800054ee:	08 9b       	mov	r11,r4
800054f0:	f0 1f 00 1b 	mcall	8000555c <fat_garbage_collector_entry+0xbc>
            fat_cache_mark_sector_as_dirty();
800054f4:	f0 1f 00 1b 	mcall	80005560 <fat_garbage_collector_entry+0xc0>
            fs_g_nav_fast.u16_entry_pos_sel_file++;
800054f8:	8c 18       	ld.sh	r8,r6[0x2]
800054fa:	2f f8       	sub	r8,-1
800054fc:	ac 18       	st.h	r6[0x2],r8
      {
         // The entry is free, then it is the end of entry list
fat_garbage_collector_entry_endofdir:
         // Fill empty entry in old list
         fs_g_nav_fast.u16_entry_pos_sel_file=u16_pos_new;
         while( fs_g_nav_fast.u16_entry_pos_sel_file != u16_pos_old )
800054fe:	f0 07 19 00 	cp.h	r7,r8
80005502:	cf 01       	brne	800054e2 <fat_garbage_collector_entry+0x42>
80005504:	c1 f8       	rjmp	80005542 <fat_garbage_collector_entry+0xa2>
            fs_g_nav_fast.u16_entry_pos_sel_file++;
         }
         return true;  // End of garbage
      }

      if ( FS_ENTRY_DEL != *ptr_entry )
80005506:	e8 08 18 00 	cp.b	r8,r4
8000550a:	c1 70       	breq	80005538 <fat_garbage_collector_entry+0x98>
      {
         // entry valid
         if( u16_pos_old != u16_pos_new )
8000550c:	ec 07 19 00 	cp.h	r7,r6
80005510:	c1 20       	breq	80005534 <fat_garbage_collector_entry+0x94>
         {
            // A free space exist then move entry
            memcpy_ram2ram( entry, ptr_entry, FS_SIZE_FILE_ENTRY );
80005512:	04 9a       	mov	r10,r2
80005514:	18 9b       	mov	r11,r12
80005516:	1a 9c       	mov	r12,sp
80005518:	f0 1f 00 13 	mcall	80005564 <fat_garbage_collector_entry+0xc4>
            fs_g_nav_fast.u16_entry_pos_sel_file=u16_pos_new;
8000551c:	aa 16       	st.h	r5[0x2],r6
            // Fill internal cache with a sector from directory
            if( !fat_read_dir() )
8000551e:	f0 1f 00 0d 	mcall	80005550 <fat_garbage_collector_entry+0xb0>
80005522:	c0 e0       	breq	8000553e <fat_garbage_collector_entry+0x9e>
               return false;
            memcpy_ram2ram( fat_get_ptr_entry(), entry, FS_SIZE_FILE_ENTRY );
80005524:	f0 1f 00 0d 	mcall	80005558 <fat_garbage_collector_entry+0xb8>
80005528:	04 9a       	mov	r10,r2
8000552a:	1a 9b       	mov	r11,sp
8000552c:	f0 1f 00 0e 	mcall	80005564 <fat_garbage_collector_entry+0xc4>
            fat_cache_mark_sector_as_dirty();
80005530:	f0 1f 00 0c 	mcall	80005560 <fat_garbage_collector_entry+0xc0>
         }
         u16_pos_new++;
80005534:	2f f6       	sub	r6,-1
80005536:	5c 86       	casts.h	r6
      }
      u16_pos_old++;
80005538:	2f f7       	sub	r7,-1
8000553a:	5c 87       	casts.h	r7
   }  // end of while(1)
8000553c:	cb bb       	rjmp	800054b2 <fat_garbage_collector_entry+0x12>
8000553e:	30 0c       	mov	r12,0
80005540:	c0 28       	rjmp	80005544 <fat_garbage_collector_entry+0xa4>
80005542:	30 1c       	mov	r12,1
}
80005544:	2f 8d       	sub	sp,-32
80005546:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
8000554a:	00 00       	add	r0,r0
8000554c:	00 00       	add	r0,r0
8000554e:	06 d0       	st.w	--r3,r0
80005550:	80 00       	ld.sh	r0,r0[0x0]
80005552:	4e 5c       	lddpc	r12,800056e4 <fat_allocfreespace+0xdc>
80005554:	00 00       	add	r0,r0
80005556:	06 d4       	st.w	--r3,r4
80005558:	80 00       	ld.sh	r0,r0[0x0]
8000555a:	42 64       	lddsp	r4,sp[0x98]
8000555c:	80 00       	ld.sh	r0,r0[0x0]
8000555e:	7b 42       	ld.w	r2,sp[0x50]
80005560:	80 00       	ld.sh	r0,r0[0x0]
80005562:	46 0c       	lddsp	r12,sp[0x180]
80005564:	80 00       	ld.sh	r0,r0[0x0]
80005566:	79 fa       	ld.w	r10,r12[0x7c]

80005568 <fat_write_fat32_FSInfo>:
//!
//! @return    false in case of error, see global value "fs_g_status" for more detail
//! @return    true otherwise
//!
Bool  fat_write_fat32_FSInfo( uint32_t u32_nb_free_cluster )
{
80005568:	eb cd 40 c0 	pushm	r6-r7,lr
8000556c:	20 1d       	sub	sp,4
8000556e:	50 0c       	stdsp	sp[0x0],r12
   // Init sector
   fs_gu32_addrsector = fs_g_nav.u32_ptr_fat - fs_g_nav.u16_offset_FSInfo;
80005570:	49 c8       	lddpc	r8,800055e0 <fat_write_fat32_FSInfo+0x78>
80005572:	90 c9       	ld.uh	r9,r8[0x8]
80005574:	70 4a       	ld.w	r10,r8[0x10]
80005576:	49 c8       	lddpc	r8,800055e4 <fat_write_fat32_FSInfo+0x7c>
80005578:	12 1a       	sub	r10,r9
8000557a:	91 0a       	st.w	r8[0x0],r10

   if( !fat_cache_read_sector( false ))
8000557c:	30 0c       	mov	r12,0
8000557e:	f0 1f 00 1b 	mcall	800055e8 <fat_write_fat32_FSInfo+0x80>
80005582:	c2 c0       	breq	800055da <fat_write_fat32_FSInfo+0x72>
      return false;
   fat_cache_mark_sector_as_dirty();
80005584:	f0 1f 00 1a 	mcall	800055ec <fat_write_fat32_FSInfo+0x84>
   fat_cache_clear();
80005588:	f0 1f 00 1a 	mcall	800055f0 <fat_write_fat32_FSInfo+0x88>

   // Fill sector
   // offset 00-04, This lead signature
   memcpy_code2ram( &fs_g_sector[0], const_FSI_LeadSig, sizeof(const_FSI_LeadSig) );
8000558c:	49 a7       	lddpc	r7,800055f4 <fat_write_fat32_FSInfo+0x8c>
8000558e:	30 46       	mov	r6,4
80005590:	0c 9a       	mov	r10,r6
80005592:	49 ab       	lddpc	r11,800055f8 <fat_write_fat32_FSInfo+0x90>
80005594:	0e 9c       	mov	r12,r7
80005596:	f0 1f 00 1a 	mcall	800055fc <fat_write_fat32_FSInfo+0x94>
   // offset 004-483, reserved (fill with 0)
   // offset 484-487, signature
   memcpy_code2ram( &fs_g_sector[484], const_FSI_StrucSig, sizeof(const_FSI_StrucSig) );
8000559a:	0c 9a       	mov	r10,r6
8000559c:	49 9b       	lddpc	r11,80005600 <fat_write_fat32_FSInfo+0x98>
8000559e:	ee cc fe 1c 	sub	r12,r7,-484
800055a2:	f0 1f 00 17 	mcall	800055fc <fat_write_fat32_FSInfo+0x94>
   // offset 488-491, free cluster count (by default NO value)
   fs_g_sector[488] = LSB0(u32_nb_free_cluster);
800055a6:	1b b9       	ld.ub	r9,sp[0x3]
800055a8:	ef 69 01 e8 	st.b	r7[488],r9
   fs_g_sector[489] = LSB1(u32_nb_free_cluster);
800055ac:	1b a9       	ld.ub	r9,sp[0x2]
800055ae:	ef 69 01 e9 	st.b	r7[489],r9
   fs_g_sector[490] = LSB2(u32_nb_free_cluster);
800055b2:	1b 99       	ld.ub	r9,sp[0x1]
800055b4:	ef 69 01 ea 	st.b	r7[490],r9
   fs_g_sector[491] = LSB3(u32_nb_free_cluster);
800055b8:	1b 88       	ld.ub	r8,sp[0x0]
800055ba:	ef 68 01 eb 	st.b	r7[491],r8
   // offset 492-495, indicates the cluster number at which the driver should start looking for free clusters (by default NO value)
   memset( &fs_g_sector[492] , 0xFF , 4 );
800055be:	0c 9a       	mov	r10,r6
800055c0:	e0 6b 00 ff 	mov	r11,255
800055c4:	ee cc fe 14 	sub	r12,r7,-492
800055c8:	f0 1f 00 0f 	mcall	80005604 <fat_write_fat32_FSInfo+0x9c>
   // offset 496-509, reserved (fill with 0)
   // offset 510-511, Signature
   fs_g_sector[510] = FS_BR_SIGNATURE_LOW;
800055cc:	35 58       	mov	r8,85
800055ce:	ef 68 01 fe 	st.b	r7[510],r8
   fs_g_sector[511] = FS_BR_SIGNATURE_HIGH;
800055d2:	3a a8       	mov	r8,-86
800055d4:	ef 68 01 ff 	st.b	r7[511],r8
800055d8:	30 1c       	mov	r12,1
   return true;
}
800055da:	2f fd       	sub	sp,-4
800055dc:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800055e0:	00 00       	add	r0,r0
800055e2:	06 84       	andn	r4,r3
800055e4:	00 00       	add	r0,r0
800055e6:	04 40       	or	r0,r2
800055e8:	80 00       	ld.sh	r0,r0[0x0]
800055ea:	48 2c       	lddpc	r12,800055f0 <fat_write_fat32_FSInfo+0x88>
800055ec:	80 00       	ld.sh	r0,r0[0x0]
800055ee:	46 0c       	lddsp	r12,sp[0x180]
800055f0:	80 00       	ld.sh	r0,r0[0x0]
800055f2:	48 14       	lddpc	r4,800055f4 <fat_write_fat32_FSInfo+0x8c>
800055f4:	00 00       	add	r0,r0
800055f6:	04 84       	andn	r4,r2
800055f8:	80 00       	ld.sh	r0,r0[0x0]
800055fa:	7e d0       	ld.w	r0,pc[0x34]
800055fc:	80 00       	ld.sh	r0,r0[0x0]
800055fe:	79 fa       	ld.w	r10,r12[0x7c]
80005600:	80 00       	ld.sh	r0,r0[0x0]
80005602:	7e e4       	ld.w	r4,pc[0x38]
80005604:	80 00       	ld.sh	r0,r0[0x0]
80005606:	7b 42       	ld.w	r2,sp[0x50]

80005608 <fat_allocfreespace>:
//!   fs_g_seg.u32_addr          Return the first cluster value of the new cluster list
//!   fs_g_seg.u32_size_or_pos   The number of sector remainning (no allocated sectors, because disk fragmented or disk full)
//! @endverbatim
//!
Bool  fat_allocfreespace( void )
{
80005608:	d4 31       	pushm	r0-r7,lr
8000560a:	20 1d       	sub	sp,4
   // Flag to signal the first step which search the first free cluster of the new list
   Bool first_cluster_free_is_found = false;
   // If true then use a quick procedure but don't scan all FAT else use a slow proceudre but scan all FAT
   Bool b_quick_find = true;

   if( Is_fat32 )
8000560c:	4c d8       	lddpc	r8,80005740 <fat_allocfreespace+0x138>
8000560e:	11 89       	ld.ub	r9,r8[0x0]
80005610:	30 38       	mov	r8,3
80005612:	f0 09 18 00 	cp.b	r9,r8
80005616:	c0 61       	brne	80005622 <fat_allocfreespace+0x1a>
   {
      // Clear info about free space
      if( !fat_write_fat32_FSInfo( 0xFFFFFFFF ))
80005618:	3f fc       	mov	r12,-1
8000561a:	f0 1f 00 4b 	mcall	80005744 <fat_allocfreespace+0x13c>
8000561e:	e0 80 00 8d 	breq	80005738 <fat_allocfreespace+0x130>
         return false;
   }

   if( 0xFF == MSB0(fs_g_seg.u32_addr) )
80005622:	4c a1       	lddpc	r1,80005748 <fat_allocfreespace+0x140>
80005624:	03 89       	ld.ub	r9,r1[0x0]
80005626:	3f f8       	mov	r8,-1
80005628:	f0 09 18 00 	cp.b	r9,r8
8000562c:	c0 71       	brne	8000563a <fat_allocfreespace+0x32>
8000562e:	30 19       	mov	r9,1
80005630:	50 09       	stdsp	sp[0x0],r9
   {
fat_allocfreespace_start:
      // New cluster list, then research at the beginning of FAT
      fs_g_cluster.u32_pos = 2;
80005632:	30 29       	mov	r9,2
80005634:	4c 68       	lddpc	r8,8000574c <fat_allocfreespace+0x144>
80005636:	91 09       	st.w	r8[0x0],r9
80005638:	c0 88       	rjmp	80005648 <fat_allocfreespace+0x40>
   }else{
      // Continue the cluster list then start after the end of the cluster list
      fs_g_cluster.u32_pos = fs_g_seg.u32_addr+1;
8000563a:	4c 48       	lddpc	r8,80005748 <fat_allocfreespace+0x140>
8000563c:	70 09       	ld.w	r9,r8[0x0]
8000563e:	2f f9       	sub	r9,-1
80005640:	4c 38       	lddpc	r8,8000574c <fat_allocfreespace+0x144>
80005642:	91 09       	st.w	r8[0x0],r9
80005644:	30 18       	mov	r8,1
80005646:	50 08       	stdsp	sp[0x0],r8
   }

   fat_clear_info_fat_mod();
80005648:	f0 1f 00 42 	mcall	80005750 <fat_allocfreespace+0x148>

   // Read ALL FAT1
   for(
8000564c:	4c 08       	lddpc	r8,8000574c <fat_allocfreespace+0x144>
8000564e:	70 09       	ld.w	r9,r8[0x0]
80005650:	4c 18       	lddpc	r8,80005754 <fat_allocfreespace+0x14c>
80005652:	70 38       	ld.w	r8,r8[0xc]
80005654:	10 39       	cp.w	r9,r8
80005656:	c6 32       	brcc	8000571c <fat_allocfreespace+0x114>
80005658:	30 05       	mov	r5,0
   ;     fs_g_cluster.u32_pos < fs_g_nav.u32_CountofCluster
   ;     fs_g_cluster.u32_pos++ )
   {
      // Get the value of the cluster
      if ( !fat_cluster_val( FS_CLUST_VAL_READ ) )
8000565a:	0a 90       	mov	r0,r5
         return false;

      if ( 0 == fs_g_cluster.u32_val )
8000565c:	4b c7       	lddpc	r7,8000574c <fat_allocfreespace+0x144>
         fs_g_seg.u32_size_or_pos -= fs_g_nav.u8_BPB_SecPerClus;
      }
      else
      {
         // The next cluster is not free
         if( true == first_cluster_free_is_found )
8000565e:	30 12       	mov	r2,1
         }

         // At the new cluster position, set the flag end of list
         fs_g_cluster.u32_pos = fs_g_cluster.u32_val;    // Select the new cluster
         fs_g_cluster.u32_val = FS_CLUST_VAL_EOL;        // Cluster value is the flag end of list
         if ( !fat_cluster_val( FS_CLUST_VAL_WRITE ) )
80005660:	30 13       	mov	r3,1
            return false;

         // Compute the remaining sectors
         if ( fs_g_seg.u32_size_or_pos <= fs_g_nav.u8_BPB_SecPerClus )
80005662:	4b a4       	lddpc	r4,80005748 <fat_allocfreespace+0x140>
80005664:	4b c6       	lddpc	r6,80005754 <fat_allocfreespace+0x14c>
   for(
   ;     fs_g_cluster.u32_pos < fs_g_nav.u32_CountofCluster
   ;     fs_g_cluster.u32_pos++ )
   {
      // Get the value of the cluster
      if ( !fat_cluster_val( FS_CLUST_VAL_READ ) )
80005666:	00 9c       	mov	r12,r0
80005668:	f0 1f 00 3c 	mcall	80005758 <fat_allocfreespace+0x150>
8000566c:	c6 60       	breq	80005738 <fat_allocfreespace+0x130>
         return false;

      if ( 0 == fs_g_cluster.u32_val )
8000566e:	6e 18       	ld.w	r8,r7[0x4]
80005670:	58 08       	cp.w	r8,0
80005672:	c4 21       	brne	800056f6 <fat_allocfreespace+0xee>
      {
         // A free cluster is found
         fs_g_cluster.u32_val = fs_g_cluster.u32_pos;    // value of the cluster is the new free cluster
80005674:	6e 08       	ld.w	r8,r7[0x0]
80005676:	8f 18       	st.w	r7[0x4],r8
         if( true == first_cluster_free_is_found )
80005678:	e4 05 18 00 	cp.b	r5,r2
8000567c:	c0 81       	brne	8000568c <fat_allocfreespace+0x84>
         {
            // Link the new cluster with previous cluster
            fs_g_cluster.u32_pos--;                      // select the previous cluster
8000567e:	20 18       	sub	r8,1
80005680:	8f 08       	st.w	r7[0x0],r8
            if ( !fat_cluster_val( FS_CLUST_VAL_WRITE ) )
80005682:	06 9c       	mov	r12,r3
80005684:	f0 1f 00 35 	mcall	80005758 <fat_allocfreespace+0x150>
80005688:	c1 f1       	brne	800056c6 <fat_allocfreespace+0xbe>
8000568a:	c5 78       	rjmp	80005738 <fat_allocfreespace+0x130>
         else
         {
            // It is the first cluster of the new list
            first_cluster_free_is_found = true;

            if( 0xFF != MSB0(fs_g_seg.u32_addr) )
8000568c:	03 88       	ld.ub	r8,r1[0x0]
8000568e:	3f f9       	mov	r9,-1
80005690:	f2 08 18 00 	cp.b	r8,r9
80005694:	c1 70       	breq	800056c2 <fat_allocfreespace+0xba>
            {
               // Link this new cluster with the current cluster list
               // Select the last cluster of the current list
               if( 0 == fs_g_seg.u32_addr )
80005696:	68 08       	ld.w	r8,r4[0x0]
80005698:	58 08       	cp.w	r8,0
8000569a:	c0 f1       	brne	800056b8 <fat_allocfreespace+0xb0>
               {  // The current cluster list is the cluster list of root directory
                  if( FS_TYPE_FAT_32 != fs_g_nav_fast.u8_type_fat )
8000569c:	4a 98       	lddpc	r8,80005740 <fat_allocfreespace+0x138>
8000569e:	11 89       	ld.ub	r9,r8[0x0]
800056a0:	30 38       	mov	r8,3
800056a2:	f0 09 18 00 	cp.b	r9,r8
800056a6:	c0 60       	breq	800056b2 <fat_allocfreespace+0xaa>
                  {
                     // Impossible to increment ROOT DIR size of FAT12 or FAT16
                     fs_g_status = FS_ERR_NO_FREE_SPACE;
800056a8:	31 b9       	mov	r9,27
800056aa:	4a d8       	lddpc	r8,8000575c <fat_allocfreespace+0x154>
800056ac:	b0 89       	st.b	r8[0x0],r9
800056ae:	30 0c       	mov	r12,0
                     return false;
800056b0:	c4 58       	rjmp	8000573a <fat_allocfreespace+0x132>
                  }
                  fs_g_cluster.u32_pos = fs_g_nav.rootdir.u32_cluster;
800056b2:	6c 68       	ld.w	r8,r6[0x18]
800056b4:	8f 08       	st.w	r7[0x0],r8
800056b6:	c0 28       	rjmp	800056ba <fat_allocfreespace+0xb2>
               }
               else
               {
                  fs_g_cluster.u32_pos = fs_g_seg.u32_addr;
800056b8:	8f 08       	st.w	r7[0x0],r8
               }
               if ( !fat_cluster_val( FS_CLUST_VAL_WRITE ) )
800056ba:	06 9c       	mov	r12,r3
800056bc:	f0 1f 00 27 	mcall	80005758 <fat_allocfreespace+0x150>
800056c0:	c3 c0       	breq	80005738 <fat_allocfreespace+0x130>
                  return false;
            }  // else no writing the first cluster value in FAT because no current cluster list
            fs_g_seg.u32_addr = fs_g_cluster.u32_val;    // save the first cluster value
800056c2:	6e 18       	ld.w	r8,r7[0x4]
800056c4:	89 08       	st.w	r4[0x0],r8
         }

         // At the new cluster position, set the flag end of list
         fs_g_cluster.u32_pos = fs_g_cluster.u32_val;    // Select the new cluster
800056c6:	6e 18       	ld.w	r8,r7[0x4]
800056c8:	8f 08       	st.w	r7[0x0],r8
         fs_g_cluster.u32_val = FS_CLUST_VAL_EOL;        // Cluster value is the flag end of list
800056ca:	e0 69 ff ff 	mov	r9,65535
800056ce:	ea 19 0f ff 	orh	r9,0xfff
800056d2:	8f 19       	st.w	r7[0x4],r9
         if ( !fat_cluster_val( FS_CLUST_VAL_WRITE ) )
800056d4:	06 9c       	mov	r12,r3
800056d6:	f0 1f 00 21 	mcall	80005758 <fat_allocfreespace+0x150>
800056da:	c2 f0       	breq	80005738 <fat_allocfreespace+0x130>
            return false;

         // Compute the remaining sectors
         if ( fs_g_seg.u32_size_or_pos <= fs_g_nav.u8_BPB_SecPerClus )
800056dc:	68 19       	ld.w	r9,r4[0x4]
800056de:	0d 98       	ld.ub	r8,r6[0x1]
800056e0:	10 39       	cp.w	r9,r8
800056e2:	e0 8b 00 06 	brhi	800056ee <fat_allocfreespace+0xe6>
         {
            fs_g_seg.u32_size_or_pos = 0; // All space found
800056e6:	30 09       	mov	r9,0
800056e8:	49 88       	lddpc	r8,80005748 <fat_allocfreespace+0x140>
800056ea:	91 19       	st.w	r8[0x4],r9
            break;                        // Stop loop
800056ec:	c2 38       	rjmp	80005732 <fat_allocfreespace+0x12a>
         }
         fs_g_seg.u32_size_or_pos -= fs_g_nav.u8_BPB_SecPerClus;
800056ee:	10 19       	sub	r9,r8
800056f0:	89 19       	st.w	r4[0x4],r9
800056f2:	06 95       	mov	r5,r3
800056f4:	c0 b8       	rjmp	8000570a <fat_allocfreespace+0x102>
      }
      else
      {
         // The next cluster is not free
         if( true == first_cluster_free_is_found )
800056f6:	e4 05 18 00 	cp.b	r5,r2
800056fa:	c1 c0       	breq	80005732 <fat_allocfreespace+0x12a>
         }
         else
         {
            // It is the first step to search the first free cluster
            // then ignore this cluster no free and continue search
            if( b_quick_find )
800056fc:	40 08       	lddsp	r8,sp[0x0]
800056fe:	58 08       	cp.w	r8,0
80005700:	c0 50       	breq	8000570a <fat_allocfreespace+0x102>
            {
               fs_g_cluster.u32_pos += 500;
80005702:	6e 08       	ld.w	r8,r7[0x0]
80005704:	f0 c8 fe 0c 	sub	r8,r8,-500
80005708:	8f 08       	st.w	r7[0x0],r8
   fat_clear_info_fat_mod();

   // Read ALL FAT1
   for(
   ;     fs_g_cluster.u32_pos < fs_g_nav.u32_CountofCluster
   ;     fs_g_cluster.u32_pos++ )
8000570a:	6e 08       	ld.w	r8,r7[0x0]
8000570c:	2f f8       	sub	r8,-1
8000570e:	8f 08       	st.w	r7[0x0],r8
   }

   fat_clear_info_fat_mod();

   // Read ALL FAT1
   for(
80005710:	6c 39       	ld.w	r9,r6[0xc]
80005712:	10 39       	cp.w	r9,r8
80005714:	fe 9b ff a9 	brhi	80005666 <fat_allocfreespace+0x5e>
         }
      }
   }

   // End of alloc
   if( false == first_cluster_free_is_found )
80005718:	58 05       	cp.w	r5,0
8000571a:	c0 c1       	brne	80005732 <fat_allocfreespace+0x12a>
   {
      if( b_quick_find )
8000571c:	40 09       	lddsp	r9,sp[0x0]
8000571e:	58 09       	cp.w	r9,0
80005720:	c0 40       	breq	80005728 <fat_allocfreespace+0x120>
80005722:	30 08       	mov	r8,0
80005724:	50 08       	stdsp	sp[0x0],r8
80005726:	c8 6b       	rjmp	80005632 <fat_allocfreespace+0x2a>
      {
         // Retry in normal mode to scann all FAT (= no quick mode)
         b_quick_find = false;
         goto fat_allocfreespace_start;
      }
      fs_g_status = FS_ERR_NO_FREE_SPACE; // NO FREE CLUSTER FIND
80005728:	31 b9       	mov	r9,27
8000572a:	48 d8       	lddpc	r8,8000575c <fat_allocfreespace+0x154>
8000572c:	b0 89       	st.b	r8[0x0],r9
8000572e:	30 0c       	mov	r12,0
      return false;
80005730:	c0 58       	rjmp	8000573a <fat_allocfreespace+0x132>
   }

   return fat_update_fat2();
80005732:	f0 1f 00 0c 	mcall	80005760 <fat_allocfreespace+0x158>
80005736:	c0 28       	rjmp	8000573a <fat_allocfreespace+0x132>
80005738:	30 0c       	mov	r12,0
}
8000573a:	2f fd       	sub	sp,-4
8000573c:	d8 32       	popm	r0-r7,pc
8000573e:	00 00       	add	r0,r0
80005740:	00 00       	add	r0,r0
80005742:	06 d0       	st.w	--r3,r0
80005744:	80 00       	ld.sh	r0,r0[0x0]
80005746:	55 68       	stdsp	sp[0x158],r8
80005748:	00 00       	add	r0,r0
8000574a:	07 2c       	ld.uh	r12,r3++
8000574c:	00 00       	add	r0,r0
8000574e:	07 24       	ld.uh	r4,r3++
80005750:	80 00       	ld.sh	r0,r0[0x0]
80005752:	51 ac       	stdsp	sp[0x68],r12
80005754:	00 00       	add	r0,r0
80005756:	06 84       	andn	r4,r3
80005758:	80 00       	ld.sh	r0,r0[0x0]
8000575a:	49 40       	lddpc	r0,800057a8 <fat_alloc_entry_free+0x44>
8000575c:	00 00       	add	r0,r0
8000575e:	06 d4       	st.w	--r3,r4
80005760:	80 00       	ld.sh	r0,r0[0x0]
80005762:	52 38       	stdsp	sp[0x8c],r8

80005764 <fat_alloc_entry_free>:
//! @verbatim
//! OUT: Initialise the system on the last alloced free entry
//! @endverbatim
//!
Bool  fat_alloc_entry_free( uint8_t u8_nb_entry )
{
80005764:	d4 31       	pushm	r0-r7,lr
80005766:	20 1d       	sub	sp,4
   uint8_t u8_nb_entry_save;

   u8_nb_entry_save = u8_nb_entry;

   // Start at the beginning of dir
   fs_g_nav_fast.u16_entry_pos_sel_file=0;
80005768:	30 09       	mov	r9,0
8000576a:	4a 38       	lddpc	r8,800057f4 <fat_alloc_entry_free+0x90>
8000576c:	b0 19       	st.h	r8[0x2],r9
8000576e:	18 92       	mov	r2,r12
80005770:	30 04       	mov	r4,0
   while( 1 )
   {
      // Fill internal cache with a sector from directory
      if( !fat_read_dir() )
      {
         if( FS_ERR_OUT_LIST != fs_g_status )
80005772:	4a 26       	lddpc	r6,800057f8 <fat_alloc_entry_free+0x94>
80005774:	31 a3       	mov	r3,26
            return false;

         // The position is outside the cluster list
         // then alloc a new sector (= new cluster)
         // Remark: The fs_g_seg.u32_addr contains the last cluster value of a directory list to link with the new list
         fs_g_seg.u32_size_or_pos = 1;
80005776:	4a 21       	lddpc	r1,800057fc <fat_alloc_entry_free+0x98>
80005778:	30 15       	mov	r5,1
            if( b_garbage_collector_used )
               return false;
            if( !fat_garbage_collector_entry())
               return false;
            b_garbage_collector_used = true;
            fs_g_nav_fast.u16_entry_pos_sel_file=0;
8000577a:	10 97       	mov	r7,r8
8000577c:	12 90       	mov	r0,r9
8000577e:	50 0c       	stdsp	sp[0x0],r12
   fs_g_nav_fast.u16_entry_pos_sel_file=0;
   // Loop in directory
   while( 1 )
   {
      // Fill internal cache with a sector from directory
      if( !fat_read_dir() )
80005780:	f0 1f 00 20 	mcall	80005800 <fat_alloc_entry_free+0x9c>
80005784:	c1 61       	brne	800057b0 <fat_alloc_entry_free+0x4c>
      {
         if( FS_ERR_OUT_LIST != fs_g_status )
80005786:	0d 88       	ld.ub	r8,r6[0x0]
80005788:	e6 08 18 00 	cp.b	r8,r3
8000578c:	c3 11       	brne	800057ee <fat_alloc_entry_free+0x8a>
            return false;

         // The position is outside the cluster list
         // then alloc a new sector (= new cluster)
         // Remark: The fs_g_seg.u32_addr contains the last cluster value of a directory list to link with the new list
         fs_g_seg.u32_size_or_pos = 1;
8000578e:	83 15       	st.w	r1[0x4],r5
         if( !fat_allocfreespace())
80005790:	f0 1f 00 1d 	mcall	80005804 <fat_alloc_entry_free+0xa0>
80005794:	c0 a1       	brne	800057a8 <fat_alloc_entry_free+0x44>
         {
            // Garbage collector on entry file
            if( b_garbage_collector_used )
80005796:	58 04       	cp.w	r4,0
80005798:	c2 b1       	brne	800057ee <fat_alloc_entry_free+0x8a>
               return false;
            if( !fat_garbage_collector_entry())
8000579a:	f0 1f 00 1c 	mcall	80005808 <fat_alloc_entry_free+0xa4>
8000579e:	c2 80       	breq	800057ee <fat_alloc_entry_free+0x8a>
               return false;
            b_garbage_collector_used = true;
            fs_g_nav_fast.u16_entry_pos_sel_file=0;
800057a0:	ae 10       	st.h	r7[0x2],r0
800057a2:	40 02       	lddsp	r2,sp[0x0]
800057a4:	0a 94       	mov	r4,r5
            u8_nb_entry = u8_nb_entry_save;
            continue;
800057a6:	ce db       	rjmp	80005780 <fat_alloc_entry_free+0x1c>
         }

         // Clean this new cluster
         // Remark: The fs_g_seg.u32_addr contains the new cluster value
         if( !fat_clear_cluster())
800057a8:	f0 1f 00 19 	mcall	8000580c <fat_alloc_entry_free+0xa8>
800057ac:	ce a1       	brne	80005780 <fat_alloc_entry_free+0x1c>
800057ae:	c2 08       	rjmp	800057ee <fat_alloc_entry_free+0x8a>

         continue;  // Rescan the directory list to find the new allocated sector
      }

      // Check entry
      ptr_entry = fat_get_ptr_entry();
800057b0:	f0 1f 00 18 	mcall	80005810 <fat_alloc_entry_free+0xac>
      if ( FS_ENTRY_END == *ptr_entry )
800057b4:	19 88       	ld.ub	r8,r12[0x0]
800057b6:	30 09       	mov	r9,0
800057b8:	f2 08 18 00 	cp.b	r8,r9
800057bc:	c0 61       	brne	800057c8 <fat_alloc_entry_free+0x64>
      {  // The entry is free
         u8_nb_entry--;
800057be:	20 12       	sub	r2,1
800057c0:	5c 52       	castu.b	r2
         if( 0 == u8_nb_entry )
800057c2:	c0 31       	brne	800057c8 <fat_alloc_entry_free+0x64>
800057c4:	30 1c       	mov	r12,1
800057c6:	c1 58       	rjmp	800057f0 <fat_alloc_entry_free+0x8c>
            return true;  // All free entry is found
         }
      }

      // go to next entry
      fs_g_nav_fast.u16_entry_pos_sel_file++;
800057c8:	8e 18       	ld.sh	r8,r7[0x2]
800057ca:	2f f8       	sub	r8,-1
800057cc:	5c 88       	casts.h	r8
800057ce:	ae 18       	st.h	r7[0x2],r8
      if( 0 == fs_g_nav_fast.u16_entry_pos_sel_file )
800057d0:	cd 81       	brne	80005780 <fat_alloc_entry_free+0x1c>
      {
         // Here, the directory have the maximum size
         // Garbage collector on entry file
         if( b_garbage_collector_used )
800057d2:	58 04       	cp.w	r4,0
800057d4:	c0 60       	breq	800057e0 <fat_alloc_entry_free+0x7c>
         {
            // Directory full (FAT Norm limit directory to 65535 entrys)
            fs_g_status = FS_ERR_NO_FREE_SPACE;
800057d6:	31 b9       	mov	r9,27
800057d8:	48 88       	lddpc	r8,800057f8 <fat_alloc_entry_free+0x94>
800057da:	b0 89       	st.b	r8[0x0],r9
800057dc:	30 0c       	mov	r12,0
            return false;
800057de:	c0 98       	rjmp	800057f0 <fat_alloc_entry_free+0x8c>
         }
         if( !fat_garbage_collector_entry())
800057e0:	f0 1f 00 0a 	mcall	80005808 <fat_alloc_entry_free+0xa4>
800057e4:	c0 50       	breq	800057ee <fat_alloc_entry_free+0x8a>
            return false;
         b_garbage_collector_used = true;
         fs_g_nav_fast.u16_entry_pos_sel_file=0;
800057e6:	ae 10       	st.h	r7[0x2],r0
800057e8:	40 02       	lddsp	r2,sp[0x0]
800057ea:	0a 94       	mov	r4,r5
800057ec:	cc ab       	rjmp	80005780 <fat_alloc_entry_free+0x1c>
800057ee:	30 0c       	mov	r12,0
         u8_nb_entry = u8_nb_entry_save;
         continue;
      }
   }  // end of while(1)
}
800057f0:	2f fd       	sub	sp,-4
800057f2:	d8 32       	popm	r0-r7,pc
800057f4:	00 00       	add	r0,r0
800057f6:	06 d0       	st.w	--r3,r0
800057f8:	00 00       	add	r0,r0
800057fa:	06 d4       	st.w	--r3,r4
800057fc:	00 00       	add	r0,r0
800057fe:	07 2c       	ld.uh	r12,r3++
80005800:	80 00       	ld.sh	r0,r0[0x0]
80005802:	4e 5c       	lddpc	r12,80005994 <fat_create_short_entry_name+0x10c>
80005804:	80 00       	ld.sh	r0,r0[0x0]
80005806:	56 08       	stdsp	sp[0x180],r8
80005808:	80 00       	ld.sh	r0,r0[0x0]
8000580a:	54 a0       	stdsp	sp[0x128],r0
8000580c:	80 00       	ld.sh	r0,r0[0x0]
8000580e:	51 c4       	stdsp	sp[0x70],r4
80005810:	80 00       	ld.sh	r0,r0[0x0]
80005812:	42 64       	lddsp	r4,sp[0x98]

80005814 <fat_check_name>:
//!
//! @return    number of entry file to strore the name (short + long name) <br>
//!            if name incorrect then 0 is returned.
//!
uint8_t    fat_check_name( FS_STRING sz_name  )
{
80005814:	d4 31       	pushm	r0-r7,lr
80005816:	18 94       	mov	r4,r12
      if( fat_check_eof_name( u16_character ) )
         break;

      for( u8_j = 0 ; u8_j < sizeof(fs_s_tab_incorrect_char) ; u8_j++ )
      {
         if( u16_character == fs_s_tab_incorrect_char[u8_j] )
80005818:	33 a2       	mov	r2,58
8000581a:	30 d5       	mov	r5,13
8000581c:	30 23       	mov	r3,2
8000581e:	49 86       	lddpc	r6,8000587c <fat_check_name+0x68>
80005820:	ec c1 ff ff 	sub	r1,r6,-1
//! @param     sz_name     original name to create
//!
//! @return    number of entry file to strore the name (short + long name) <br>
//!            if name incorrect then 0 is returned.
//!
uint8_t    fat_check_name( FS_STRING sz_name  )
80005824:	2f 96       	sub	r6,-7
            return 0;      // incorrect character
         }
      }
      if( 0 == u8_i )
      {
         u8_nb_entry++;
80005826:	0a 90       	mov	r0,r5
   {
      if( Is_unicode )
      {
         u16_character = ((FS_STR_UNICODE)sz_name)[0];
      }else{
         u16_character = sz_name[0];
80005828:	09 87       	ld.ub	r7,r4[0x0]
      }
      if( fat_check_eof_name( u16_character ) )
8000582a:	0e 9c       	mov	r12,r7
8000582c:	f0 1f 00 15 	mcall	80005880 <fat_check_name+0x6c>
80005830:	c1 a1       	brne	80005864 <fat_check_name+0x50>
         break;

      for( u8_j = 0 ; u8_j < sizeof(fs_s_tab_incorrect_char) ; u8_j++ )
      {
         if( u16_character == fs_s_tab_incorrect_char[u8_j] )
80005832:	ee 02 19 00 	cp.h	r2,r7
80005836:	c0 60       	breq	80005842 <fat_check_name+0x2e>
80005838:	02 98       	mov	r8,r1
8000583a:	11 89       	ld.ub	r9,r8[0x0]
8000583c:	ee 09 19 00 	cp.h	r9,r7
80005840:	c0 61       	brne	8000584c <fat_check_name+0x38>
         {
            fs_g_status = FS_ERR_INCORRECT_NAME;
80005842:	31 c9       	mov	r9,28
80005844:	49 08       	lddpc	r8,80005884 <fat_check_name+0x70>
80005846:	b0 89       	st.b	r8[0x0],r9
80005848:	30 03       	mov	r3,0
            return 0;      // incorrect character
8000584a:	c1 68       	rjmp	80005876 <fat_check_name+0x62>
8000584c:	2f f8       	sub	r8,-1
         u16_character = sz_name[0];
      }
      if( fat_check_eof_name( u16_character ) )
         break;

      for( u8_j = 0 ; u8_j < sizeof(fs_s_tab_incorrect_char) ; u8_j++ )
8000584e:	0c 38       	cp.w	r8,r6
80005850:	cf 51       	brne	8000583a <fat_check_name+0x26>
         {
            fs_g_status = FS_ERR_INCORRECT_NAME;
            return 0;      // incorrect character
         }
      }
      if( 0 == u8_i )
80005852:	58 05       	cp.w	r5,0
80005854:	c0 41       	brne	8000585c <fat_check_name+0x48>
      {
         u8_nb_entry++;
80005856:	2f f3       	sub	r3,-1
80005858:	5c 53       	castu.b	r3
8000585a:	00 95       	mov	r5,r0
         u8_i = FS_SIZE_LFN_ENTRY;
      }
      u8_i--;
8000585c:	20 15       	sub	r5,1
8000585e:	5c 55       	castu.b	r5
      sz_name += (Is_unicode? 2 : 1 );
80005860:	2f f4       	sub	r4,-1
   }
80005862:	ce 3b       	rjmp	80005828 <fat_check_name+0x14>
   if( 0x14 < u8_nb_entry )
80005864:	31 48       	mov	r8,20
80005866:	f0 03 18 00 	cp.b	r3,r8
8000586a:	e0 88 00 06 	brls	80005876 <fat_check_name+0x62>
   {
      fs_g_status = FS_ERR_NAME_TOO_LARGE;
8000586e:	32 b9       	mov	r9,43
80005870:	48 58       	lddpc	r8,80005884 <fat_check_name+0x70>
80005872:	b0 89       	st.b	r8[0x0],r9
80005874:	30 03       	mov	r3,0
      return 0;            // Name too large
   }
   return u8_nb_entry;
}
80005876:	06 9c       	mov	r12,r3
80005878:	d8 32       	popm	r0-r7,pc
8000587a:	00 00       	add	r0,r0
8000587c:	80 00       	ld.sh	r0,r0[0x0]
8000587e:	7e d4       	ld.w	r4,pc[0x34]
80005880:	80 00       	ld.sh	r0,r0[0x0]
80005882:	42 3c       	lddsp	r12,sp[0x8c]
80005884:	00 00       	add	r0,r0
80005886:	06 d4       	st.w	--r3,r4

80005888 <fat_create_short_entry_name>:
//!                           false to write in internal cache
//!
//! @return    short name CRC
//!
uint8_t    fat_create_short_entry_name( FS_STRING sz_name , FS_STRING short_name , uint8_t nb , Bool mode  )
{
80005888:	d4 31       	pushm	r0-r7,lr
8000588a:	20 8d       	sub	sp,32
8000588c:	18 94       	mov	r4,r12
8000588e:	50 2b       	stdsp	sp[0x8],r11
80005890:	14 97       	mov	r7,r10
80005892:	50 09       	stdsp	sp[0x0],r9
   PTR_CACHE ptr_entry = 0;
   uint8_t u8_i, u8_step, character;
   uint8_t crc;
   uint8_t nb_digit;

   if( !mode )
80005894:	58 09       	cp.w	r9,0
80005896:	c0 40       	breq	8000589e <fat_create_short_entry_name+0x16>
80005898:	30 0a       	mov	r10,0
8000589a:	50 1a       	stdsp	sp[0x4],r10
8000589c:	c0 68       	rjmp	800058a8 <fat_create_short_entry_name+0x20>
   {
      // Modify internal cache to create short name entry in the current entry
      fat_cache_mark_sector_as_dirty();
8000589e:	f0 1f 00 65 	mcall	80005a30 <fat_create_short_entry_name+0x1a8>
      // Get pointer on current entry
      ptr_entry = fat_get_ptr_entry();
800058a2:	f0 1f 00 65 	mcall	80005a34 <fat_create_short_entry_name+0x1ac>
800058a6:	50 1c       	stdsp	sp[0x4],r12
   }

   // Compute the digit number
   if( nb < 10 )        nb_digit = 1;
800058a8:	30 98       	mov	r8,9
800058aa:	f0 07 18 00 	cp.b	r7,r8
800058ae:	e0 8b 00 04 	brhi	800058b6 <fat_create_short_entry_name+0x2e>
800058b2:	30 18       	mov	r8,1
800058b4:	c0 88       	rjmp	800058c4 <fat_create_short_entry_name+0x3c>
   else if( nb < 100 )  nb_digit = 2;
800058b6:	36 38       	mov	r8,99
800058b8:	ee 08 18 00 	cp.b	r8,r7
800058bc:	f9 b8 02 02 	movhs	r8,2
800058c0:	f9 b8 03 03 	movlo	r8,3
         }
         character = ' ';
      }
      if( 5 == u8_step )
      {  // step 4 = add unit 1 of number
         character = '0'+(nb%10);
800058c4:	e0 6a cc cd 	mov	r10,52429
800058c8:	ea 1a cc cc 	orh	r10,0xcccc
800058cc:	ee 0a 06 42 	mulu.d	r2,r7,r10
800058d0:	e6 09 16 03 	lsr	r9,r3,0x3
800058d4:	f2 09 00 29 	add	r9,r9,r9<<0x2
800058d8:	ee 09 01 19 	sub	r9,r7,r9<<0x1
800058dc:	2d 09       	sub	r9,-48
800058de:	5c 59       	castu.b	r9
800058e0:	50 79       	stdsp	sp[0x1c],r9
         u8_step++;                                      // go to next step
      }
      if( 4 == u8_step )
      {  // step 3 = add unit 10 of number
         character = '0'+((nb%100)/10);
800058e2:	e0 63 85 1f 	mov	r3,34079
800058e6:	ea 13 51 eb 	orh	r3,0x51eb
800058ea:	ee 03 06 42 	mulu.d	r2,r7,r3
800058ee:	e6 09 16 05 	lsr	r9,r3,0x5
800058f2:	f2 0b 10 64 	mul	r11,r9,100
800058f6:	ee 0b 01 0b 	sub	r11,r7,r11
800058fa:	5c 5b       	castu.b	r11
800058fc:	f6 0a 06 4a 	mulu.d	r10,r11,r10
80005900:	f6 0a 16 03 	lsr	r10,r11,0x3
80005904:	2d 0a       	sub	r10,-48
80005906:	5c 5a       	castu.b	r10
80005908:	50 6a       	stdsp	sp[0x18],r10
         u8_step++;                                      // go to next step
      }
      if( 3 == u8_step )
      {  // step 2 = add unit 100 of number
         character = '0'+(nb/100);
8000590a:	2d 09       	sub	r9,-48
8000590c:	5c 59       	castu.b	r9
8000590e:	50 59       	stdsp	sp[0x14],r9
80005910:	30 01       	mov	r1,0
80005912:	30 17       	mov	r7,1
80005914:	02 95       	mov	r5,r1
         character = ((FS_STR_UNICODE)sz_name)[0];
      }else{
         character = sz_name[0];
      }

      if( 1 == u8_step )
80005916:	30 13       	mov	r3,1
      {  // step 1 = translate the name
         if( ((FS_SIZE_SFNAME_WITHOUT_EXT-(1+nb_digit)) == u8_i)    // name field is full (-2 for "~1")
80005918:	f0 09 11 ff 	rsub	r9,r8,-1
8000591c:	2f 89       	sub	r9,-8
8000591e:	50 39       	stdsp	sp[0xc],r9
80005920:	32 e0       	mov	r0,46
         {
            u8_step++;                                   // go to next step
            continue;
         }
      }
      if( 8 == u8_step )
80005922:	30 82       	mov	r2,8
         u8_step++;                                      // go to next step
      }
      if( 2 == u8_step )
      {  // step 2 = add character '~'
         character = '~';
         u8_step+=(4-nb_digit);                          // go to next step
80005924:	f0 08 11 06 	rsub	r8,r8,6
80005928:	5c 58       	castu.b	r8
8000592a:	50 48       	stdsp	sp[0x10],r8
8000592c:	c0 28       	rjmp	80005930 <fat_create_short_entry_name+0xa8>
         character = '0'+((nb%100)/10);
         u8_step++;                                      // go to next step
      }
      if( 3 == u8_step )
      {  // step 2 = add unit 100 of number
         character = '0'+(nb/100);
8000592e:	30 77       	mov	r7,7
   {
      if( Is_unicode )
      {
         character = ((FS_STR_UNICODE)sz_name)[0];
      }else{
         character = sz_name[0];
80005930:	09 86       	ld.ub	r6,r4[0x0]
      }

      if( 1 == u8_step )
80005932:	e6 07 18 00 	cp.b	r7,r3
80005936:	c1 41       	brne	8000595e <fat_create_short_entry_name+0xd6>
      {  // step 1 = translate the name
         if( ((FS_SIZE_SFNAME_WITHOUT_EXT-(1+nb_digit)) == u8_i)    // name field is full (-2 for "~1")
80005938:	40 38       	lddsp	r8,sp[0xc]
8000593a:	0a 38       	cp.w	r8,r5
8000593c:	5f 09       	sreq	r9
8000593e:	e0 06 18 00 	cp.b	r6,r0
80005942:	5f 08       	sreq	r8
80005944:	f3 e8 10 08 	or	r8,r9,r8
80005948:	30 0a       	mov	r10,0
8000594a:	f4 08 18 00 	cp.b	r8,r10
8000594e:	c0 51       	brne	80005958 <fat_create_short_entry_name+0xd0>
         ||  ('.'    == character)                       // is the end of name without extension
         ||  fat_check_eof_name(character)            )  // is the end of name
80005950:	0c 9c       	mov	r12,r6
80005952:	f0 1f 00 3a 	mcall	80005a38 <fat_create_short_entry_name+0x1b0>
         character = sz_name[0];
      }

      if( 1 == u8_step )
      {  // step 1 = translate the name
         if( ((FS_SIZE_SFNAME_WITHOUT_EXT-(1+nb_digit)) == u8_i)    // name field is full (-2 for "~1")
80005956:	c1 10       	breq	80005978 <fat_create_short_entry_name+0xf0>
         ||  ('.'    == character)                       // is the end of name without extension
         ||  fat_check_eof_name(character)            )  // is the end of name
         {
            u8_step++;                                   // go to next step
80005958:	2f f7       	sub	r7,-1
8000595a:	5c 57       	castu.b	r7
            continue;
8000595c:	ce ab       	rjmp	80005930 <fat_create_short_entry_name+0xa8>
         }
      }
      if( 8 == u8_step )
8000595e:	e4 07 18 00 	cp.b	r7,r2
80005962:	c1 21       	brne	80005986 <fat_create_short_entry_name+0xfe>
      {  // step 8 = translate the extension
         if( (u8_i == FS_SIZE_SFNAME)                    // name field is full
80005964:	30 b8       	mov	r8,11
80005966:	f0 05 18 00 	cp.b	r5,r8
8000596a:	c0 50       	breq	80005974 <fat_create_short_entry_name+0xec>
         ||  fat_check_eof_name(character)            )  // is the end of name
8000596c:	0c 9c       	mov	r12,r6
8000596e:	f0 1f 00 33 	mcall	80005a38 <fat_create_short_entry_name+0x1b0>
            continue;
         }
      }
      if( 8 == u8_step )
      {  // step 8 = translate the extension
         if( (u8_i == FS_SIZE_SFNAME)                    // name field is full
80005972:	c0 30       	breq	80005978 <fat_create_short_entry_name+0xf0>
80005974:	30 97       	mov	r7,9
         ||  fat_check_eof_name(character)            )  // is the end of name
         {
            u8_step++;                                   // go to next step
            continue;
80005976:	cd db       	rjmp	80005930 <fat_create_short_entry_name+0xa8>
         }
      }
      if( (1==u8_step) || (8==u8_step) )
      {  // steps to translate name
         character = fat_translate_char_shortname( character );
80005978:	0c 9c       	mov	r12,r6
8000597a:	f0 1f 00 31 	mcall	80005a3c <fat_create_short_entry_name+0x1b4>
8000597e:	18 96       	mov	r6,r12
         sz_name += (Is_unicode? 2 : 1 );
80005980:	2f f4       	sub	r4,-1
         if( 0 == character )
80005982:	58 0c       	cp.w	r12,0
80005984:	cd 60       	breq	80005930 <fat_create_short_entry_name+0xa8>
         {
            continue;                                    // Bad character, ignore this one
         }
      }
      if( 7 == u8_step )
80005986:	30 78       	mov	r8,7
80005988:	f0 07 18 00 	cp.b	r7,r8
8000598c:	c0 c1       	brne	800059a4 <fat_create_short_entry_name+0x11c>
      {  // step 5 = find character '.'
         if( ('.'    == character)                       // is the end of name without extension
8000598e:	e0 06 18 00 	cp.b	r6,r0
80005992:	c0 50       	breq	8000599c <fat_create_short_entry_name+0x114>
         ||  fat_check_eof_name(character)            )  // is the end of name
80005994:	0c 9c       	mov	r12,r6
80005996:	f0 1f 00 29 	mcall	80005a38 <fat_create_short_entry_name+0x1b0>
            continue;                                    // Bad character, ignore this one
         }
      }
      if( 7 == u8_step )
      {  // step 5 = find character '.'
         if( ('.'    == character)                       // is the end of name without extension
8000599a:	c0 30       	breq	800059a0 <fat_create_short_entry_name+0x118>
8000599c:	30 87       	mov	r7,8
8000599e:	cc 9b       	rjmp	80005930 <fat_create_short_entry_name+0xa8>
         ||  fat_check_eof_name(character)            )  // is the end of name
         {
            u8_step++;                                   // go to next step
         } else {
            sz_name += (Is_unicode? 2 : 1 );
800059a0:	2f f4       	sub	r4,-1
800059a2:	cc 7b       	rjmp	80005930 <fat_create_short_entry_name+0xa8>
         }
         continue;                                       // this step don't add a character in the short name
      }
      if( 6 == u8_step )
800059a4:	30 68       	mov	r8,6
800059a6:	f0 07 18 00 	cp.b	r7,r8
800059aa:	c0 61       	brne	800059b6 <fat_create_short_entry_name+0x12e>
      {  // step 4 = add padding
         if( u8_i == FS_SIZE_SFNAME_WITHOUT_EXT )        // end of field name without extension
800059ac:	e4 05 18 00 	cp.b	r5,r2
800059b0:	cb f0       	breq	8000592e <fat_create_short_entry_name+0xa6>
800059b2:	32 06       	mov	r6,32
800059b4:	c1 28       	rjmp	800059d8 <fat_create_short_entry_name+0x150>
            u8_step++;                                   // go to next step
            continue;
         }
         character = ' ';
      }
      if( 9 == u8_step )
800059b6:	30 98       	mov	r8,9
800059b8:	f0 07 18 00 	cp.b	r7,r8
800059bc:	c0 71       	brne	800059ca <fat_create_short_entry_name+0x142>
      {  // step 7 = add padding in extension name
         if( u8_i == FS_SIZE_SFNAME )                    // end of field name with extension
800059be:	30 b9       	mov	r9,11
800059c0:	f2 05 18 00 	cp.b	r5,r9
800059c4:	c3 20       	breq	80005a28 <fat_create_short_entry_name+0x1a0>
800059c6:	32 06       	mov	r6,32
800059c8:	c0 f8       	rjmp	800059e6 <fat_create_short_entry_name+0x15e>
         {
            break;                                       // end of loop while(1)
         }
         character = ' ';
      }
      if( 5 == u8_step )
800059ca:	30 58       	mov	r8,5
800059cc:	f0 07 18 00 	cp.b	r7,r8
800059d0:	c0 41       	brne	800059d8 <fat_create_short_entry_name+0x150>
800059d2:	40 76       	lddsp	r6,sp[0x1c]
800059d4:	30 67       	mov	r7,6
800059d6:	c0 f8       	rjmp	800059f4 <fat_create_short_entry_name+0x16c>
      {  // step 4 = add unit 1 of number
         character = '0'+(nb%10);
         u8_step++;                                      // go to next step
      }
      if( 4 == u8_step )
800059d8:	30 48       	mov	r8,4
800059da:	f0 07 18 00 	cp.b	r7,r8
800059de:	c0 41       	brne	800059e6 <fat_create_short_entry_name+0x15e>
800059e0:	40 66       	lddsp	r6,sp[0x18]
800059e2:	30 57       	mov	r7,5
800059e4:	c0 f8       	rjmp	80005a02 <fat_create_short_entry_name+0x17a>
      {  // step 3 = add unit 10 of number
         character = '0'+((nb%100)/10);
         u8_step++;                                      // go to next step
      }
      if( 3 == u8_step )
800059e6:	30 38       	mov	r8,3
800059e8:	f0 07 18 00 	cp.b	r7,r8
800059ec:	c0 41       	brne	800059f4 <fat_create_short_entry_name+0x16c>
800059ee:	40 56       	lddsp	r6,sp[0x14]
800059f0:	30 47       	mov	r7,4
800059f2:	c0 88       	rjmp	80005a02 <fat_create_short_entry_name+0x17a>
         u8_step++;                                      // go to next step
      }
      if( 2 == u8_step )
      {  // step 2 = add character '~'
         character = '~';
         u8_step+=(4-nb_digit);                          // go to next step
800059f4:	40 49       	lddsp	r9,sp[0x10]
      if( 3 == u8_step )
      {  // step 2 = add unit 100 of number
         character = '0'+(nb/100);
         u8_step++;                                      // go to next step
      }
      if( 2 == u8_step )
800059f6:	30 28       	mov	r8,2
800059f8:	f0 07 18 00 	cp.b	r7,r8
800059fc:	c0 31       	brne	80005a02 <fat_create_short_entry_name+0x17a>
      {  // step 2 = add character '~'
         character = '~';
         u8_step+=(4-nb_digit);                          // go to next step
800059fe:	12 97       	mov	r7,r9
80005a00:	37 e6       	mov	r6,126
      }

      if( mode )
80005a02:	40 09       	lddsp	r9,sp[0x0]
80005a04:	58 09       	cp.w	r9,0
80005a06:	c0 50       	breq	80005a10 <fat_create_short_entry_name+0x188>
      {
         // Record the short name in buffer
         *short_name = character;
80005a08:	40 28       	lddsp	r8,sp[0x8]
80005a0a:	10 c6       	st.b	r8++,r6
80005a0c:	50 28       	stdsp	sp[0x8],r8
80005a0e:	c0 48       	rjmp	80005a16 <fat_create_short_entry_name+0x18e>
         short_name++;
      }else{
         // Record the character in short entry file
         *ptr_entry = character;
80005a10:	40 1a       	lddsp	r10,sp[0x4]
80005a12:	14 c6       	st.b	r10++,r6
80005a14:	50 1a       	stdsp	sp[0x4],r10
         ptr_entry++;
      }
      u8_i++;
80005a16:	2f f5       	sub	r5,-1
80005a18:	5c 55       	castu.b	r5

      // Compute the CRC of the short name
      crc = (crc >> 1) + ((crc & 1) << 7);               // rotate
80005a1a:	e2 08 16 01 	lsr	r8,r1,0x1
80005a1e:	a7 71       	lsl	r1,0x7
80005a20:	10 01       	add	r1,r8
      crc += character;                                  // add next char
80005a22:	0c 01       	add	r1,r6
80005a24:	5c 51       	castu.b	r1
80005a26:	c8 5b       	rjmp	80005930 <fat_create_short_entry_name+0xa8>
   } // End of loop while
   return crc;
}
80005a28:	02 9c       	mov	r12,r1
80005a2a:	2f 8d       	sub	sp,-32
80005a2c:	d8 32       	popm	r0-r7,pc
80005a2e:	00 00       	add	r0,r0
80005a30:	80 00       	ld.sh	r0,r0[0x0]
80005a32:	46 0c       	lddsp	r12,sp[0x180]
80005a34:	80 00       	ld.sh	r0,r0[0x0]
80005a36:	42 64       	lddsp	r4,sp[0x98]
80005a38:	80 00       	ld.sh	r0,r0[0x0]
80005a3a:	42 3c       	lddsp	r12,sp[0x8c]
80005a3c:	80 00       	ld.sh	r0,r0[0x0]
80005a3e:	51 60       	stdsp	sp[0x58],r0

80005a40 <fat_entry_shortname_compare>:
//!
//! @return    true it is the same
//! @return    false in case of error, see global value "fs_g_status" for more detail
//!
Bool  fat_entry_shortname_compare( FS_STRING short_name )
{
80005a40:	eb cd 40 80 	pushm	r7,lr
80005a44:	18 97       	mov	r7,r12
   PTR_CACHE ptr_entry;

   ptr_entry = fat_get_ptr_entry();
80005a46:	f0 1f 00 12 	mcall	80005a8c <fat_entry_shortname_compare+0x4c>
   if( FS_ENTRY_END == *ptr_entry )             // end of directory
80005a4a:	19 88       	ld.ub	r8,r12[0x0]
80005a4c:	58 08       	cp.w	r8,0
80005a4e:	c0 61       	brne	80005a5a <fat_entry_shortname_compare+0x1a>
   {
      fs_g_status = FS_ERR_ENTRY_EMPTY;
80005a50:	30 a9       	mov	r9,10
80005a52:	49 08       	lddpc	r8,80005a90 <fat_entry_shortname_compare+0x50>
80005a54:	b0 89       	st.b	r8[0x0],r9
80005a56:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
      return false;
   }
   if( (FS_ENTRY_DEL == *ptr_entry )            // deleted entry
80005a5a:	3e 59       	mov	r9,-27
80005a5c:	f2 08 18 00 	cp.b	r8,r9
80005a60:	c0 70       	breq	80005a6e <fat_entry_shortname_compare+0x2e>
   ||  (FS_ATTR_LFN_ENTRY == ptr_entry[11]) )   // long file name
80005a62:	f9 39 00 0b 	ld.ub	r9,r12[11]
80005a66:	30 f8       	mov	r8,15
80005a68:	f0 09 18 00 	cp.b	r9,r8
80005a6c:	c0 61       	brne	80005a78 <fat_entry_shortname_compare+0x38>
   {
      fs_g_status = FS_ERR_ENTRY_BAD;
80005a6e:	30 b9       	mov	r9,11
80005a70:	48 88       	lddpc	r8,80005a90 <fat_entry_shortname_compare+0x50>
80005a72:	b0 89       	st.b	r8[0x0],r9
80005a74:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
      return false;
   }
   fs_g_status = FS_ERR_ENTRY_BAD;              // by default this entry is different then bad
80005a78:	30 b9       	mov	r9,11
80005a7a:	48 68       	lddpc	r8,80005a90 <fat_entry_shortname_compare+0x50>
80005a7c:	b0 89       	st.b	r8[0x0],r9
   return (0==memcmp_ram2ram(ptr_entry , short_name , 8+3 ));
80005a7e:	30 ba       	mov	r10,11
80005a80:	0e 9b       	mov	r11,r7
80005a82:	f0 1f 00 05 	mcall	80005a94 <fat_entry_shortname_compare+0x54>
80005a86:	5f 0c       	sreq	r12
}
80005a88:	e3 cd 80 80 	ldm	sp++,r7,pc
80005a8c:	80 00       	ld.sh	r0,r0[0x0]
80005a8e:	42 64       	lddsp	r4,sp[0x98]
80005a90:	00 00       	add	r0,r0
80005a92:	06 d4       	st.w	--r3,r4
80005a94:	80 00       	ld.sh	r0,r0[0x0]
80005a96:	79 d4       	ld.w	r4,r12[0x74]

80005a98 <fat_find_short_entry_name>:
//!
//! @return the number used to create the short name
//! @return 0 in case of error
//!
uint8_t    fat_find_short_entry_name( FS_STRING sz_name  )
{
80005a98:	d4 31       	pushm	r0-r7,lr
80005a9a:	20 3d       	sub	sp,12
80005a9c:	18 93       	mov	r3,r12
80005a9e:	30 07       	mov	r7,0
   {
      if( 0xFF == u8_nb )
         return 0;                                       // All short name exist
         
      u8_nb++;                                           // Try next short name
      fat_create_short_entry_name( sz_name , short_name , u8_nb , true  ); // Compute the short name
80005aa0:	1a 96       	mov	r6,sp
80005aa2:	30 12       	mov	r2,1
      fs_g_nav_fast.u16_entry_pos_sel_file = 0;          // Go to beginning of directory
80005aa4:	49 65       	lddpc	r5,80005afc <fat_find_short_entry_name+0x64>
80005aa6:	30 04       	mov	r4,0
               return u8_nb;                             // short name don't exist, then good number
            return 0;                                    // System or Disk Error
         }
         if( fat_entry_shortname_compare( short_name ) ) // Check entry
            break;                                       // Short name exist
         if( FS_ERR_ENTRY_EMPTY == fs_g_status )
80005aa8:	49 61       	lddpc	r1,80005b00 <fat_find_short_entry_name+0x68>
80005aaa:	30 a0       	mov	r0,10
80005aac:	c0 58       	rjmp	80005ab6 <fat_find_short_entry_name+0x1e>
   uint8_t u8_nb;

   u8_nb = 0;
   while(1)
   {
      if( 0xFF == u8_nb )
80005aae:	3f f8       	mov	r8,-1
80005ab0:	f0 07 18 00 	cp.b	r7,r8
80005ab4:	c2 00       	breq	80005af4 <fat_find_short_entry_name+0x5c>
         return 0;                                       // All short name exist
         
      u8_nb++;                                           // Try next short name
80005ab6:	2f f7       	sub	r7,-1
80005ab8:	5c 57       	castu.b	r7
      fat_create_short_entry_name( sz_name , short_name , u8_nb , true  ); // Compute the short name
80005aba:	04 99       	mov	r9,r2
80005abc:	0e 9a       	mov	r10,r7
80005abe:	1a 9b       	mov	r11,sp
80005ac0:	06 9c       	mov	r12,r3
80005ac2:	f0 1f 00 11 	mcall	80005b04 <fat_find_short_entry_name+0x6c>
      fs_g_nav_fast.u16_entry_pos_sel_file = 0;          // Go to beginning of directory
80005ac6:	aa 14       	st.h	r5[0x2],r4
      // Scan directory to find a short entry
      while(1)
      {
         if ( !fat_read_dir())                           // Read directory
80005ac8:	f0 1f 00 10 	mcall	80005b08 <fat_find_short_entry_name+0x70>
80005acc:	c0 81       	brne	80005adc <fat_find_short_entry_name+0x44>
         {
            if( FS_ERR_OUT_LIST == fs_g_status )
80005ace:	48 d8       	lddpc	r8,80005b00 <fat_find_short_entry_name+0x68>
80005ad0:	11 89       	ld.ub	r9,r8[0x0]
80005ad2:	31 a8       	mov	r8,26
80005ad4:	f0 09 18 00 	cp.b	r9,r8
80005ad8:	c0 e1       	brne	80005af4 <fat_find_short_entry_name+0x5c>
80005ada:	c0 e8       	rjmp	80005af6 <fat_find_short_entry_name+0x5e>
               return u8_nb;                             // short name don't exist, then good number
            return 0;                                    // System or Disk Error
         }
         if( fat_entry_shortname_compare( short_name ) ) // Check entry
80005adc:	1a 9c       	mov	r12,sp
80005ade:	f0 1f 00 0c 	mcall	80005b0c <fat_find_short_entry_name+0x74>
80005ae2:	ce 61       	brne	80005aae <fat_find_short_entry_name+0x16>
            break;                                       // Short name exist
         if( FS_ERR_ENTRY_EMPTY == fs_g_status )
80005ae4:	03 88       	ld.ub	r8,r1[0x0]
80005ae6:	e0 08 18 00 	cp.b	r8,r0
80005aea:	c0 60       	breq	80005af6 <fat_find_short_entry_name+0x5e>
            return u8_nb;                                // Short name don't exist, then good number
         fs_g_nav_fast.u16_entry_pos_sel_file++;         // Go to next entry
80005aec:	8a 18       	ld.sh	r8,r5[0x2]
80005aee:	2f f8       	sub	r8,-1
80005af0:	aa 18       	st.h	r5[0x2],r8
      }
80005af2:	ce bb       	rjmp	80005ac8 <fat_find_short_entry_name+0x30>
80005af4:	30 07       	mov	r7,0
   }
}
80005af6:	0e 9c       	mov	r12,r7
80005af8:	2f dd       	sub	sp,-12
80005afa:	d8 32       	popm	r0-r7,pc
80005afc:	00 00       	add	r0,r0
80005afe:	06 d0       	st.w	--r3,r0
80005b00:	00 00       	add	r0,r0
80005b02:	06 d4       	st.w	--r3,r4
80005b04:	80 00       	ld.sh	r0,r0[0x0]
80005b06:	58 88       	cp.w	r8,8
80005b08:	80 00       	ld.sh	r0,r0[0x0]
80005b0a:	4e 5c       	lddpc	r12,80005c9c <fat_mount+0xe4>
80005b0c:	80 00       	ld.sh	r0,r0[0x0]
80005b0e:	5a 40       	cp.w	r0,-28

80005b10 <fat_create_entry_file_name>:
//! b_unicode is a global flag to select UNICODE or ASCII
//! The name must be terminated by NULL and it can't have two dot characters.
//! @endverbatim
//!
Bool  fat_create_entry_file_name( FS_STRING sz_name )
{
80005b10:	eb cd 40 fc 	pushm	r2-r7,lr
80005b14:	18 96       	mov	r6,r12
   uint8_t u8_i, u8_nb;
   uint8_t u8_crc, u8_nb_entry;

   // Compute the number of entry for this name
   u8_nb_entry = fat_check_name( sz_name  );
80005b16:	f0 1f 00 21 	mcall	80005b98 <fat_create_entry_file_name+0x88>
80005b1a:	18 95       	mov	r5,r12
   if( 0 == u8_nb_entry )
80005b1c:	c3 b0       	breq	80005b92 <fat_create_entry_file_name+0x82>
      return false;

   // Search a unik short entry
   u8_nb = fat_find_short_entry_name( sz_name  );
80005b1e:	0c 9c       	mov	r12,r6
80005b20:	f0 1f 00 1f 	mcall	80005b9c <fat_create_entry_file_name+0x8c>
80005b24:	18 97       	mov	r7,r12
   if( 0 == u8_nb )
80005b26:	c0 61       	brne	80005b32 <fat_create_entry_file_name+0x22>
   {
      fs_g_status = FS_ERR_FILE_EXIST;
80005b28:	32 a9       	mov	r9,42
80005b2a:	49 e8       	lddpc	r8,80005ba0 <fat_create_entry_file_name+0x90>
80005b2c:	b0 89       	st.b	r8[0x0],r9
80005b2e:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
      return false;  // All short name exist
   }
   
   // Alloc a space for entrys
   if( !fat_alloc_entry_free( u8_nb_entry ))
80005b32:	0a 9c       	mov	r12,r5
80005b34:	f0 1f 00 1c 	mcall	80005ba4 <fat_create_entry_file_name+0x94>
80005b38:	c2 d0       	breq	80005b92 <fat_create_entry_file_name+0x82>
      return false;
   // Remark: here the pointer of entry is on the last free entry of new space allocated

   // Add short name entry
   u8_crc = fat_create_short_entry_name( sz_name , 0 , u8_nb, false  );
80005b3a:	30 09       	mov	r9,0
80005b3c:	0e 9a       	mov	r10,r7
80005b3e:	12 9b       	mov	r11,r9
80005b40:	0c 9c       	mov	r12,r6
80005b42:	f0 1f 00 1a 	mcall	80005ba8 <fat_create_entry_file_name+0x98>
80005b46:	18 92       	mov	r2,r12
   u8_nb_entry--;
80005b48:	20 15       	sub	r5,1
80005b4a:	5c 55       	castu.b	r5

   // For each long name entry
   for( u8_i=1 ; u8_i<=u8_nb_entry ; u8_i++ )
80005b4c:	c1 c0       	breq	80005b84 <fat_create_entry_file_name+0x74>
80005b4e:	30 17       	mov	r7,1
   {
      // Go to previous entry
      fs_g_nav_fast.u16_entry_pos_sel_file--;
80005b50:	49 74       	lddpc	r4,80005bac <fat_create_entry_file_name+0x9c>
      if( !fat_read_dir())
         return false;
      // Write a long name entry
      if( u8_i == u8_nb_entry )
      {
         u8_i += FS_ENTRY_LFN_LAST;
80005b52:	ea c3 ff c0 	sub	r3,r5,-64
80005b56:	5c 53       	castu.b	r3

   // For each long name entry
   for( u8_i=1 ; u8_i<=u8_nb_entry ; u8_i++ )
   {
      // Go to previous entry
      fs_g_nav_fast.u16_entry_pos_sel_file--;
80005b58:	88 18       	ld.sh	r8,r4[0x2]
80005b5a:	20 18       	sub	r8,1
80005b5c:	a8 18       	st.h	r4[0x2],r8
      if( !fat_read_dir())
80005b5e:	f0 1f 00 15 	mcall	80005bb0 <fat_create_entry_file_name+0xa0>
80005b62:	c1 80       	breq	80005b92 <fat_create_entry_file_name+0x82>
         return false;
      // Write a long name entry
      if( u8_i == u8_nb_entry )
      {
         u8_i += FS_ENTRY_LFN_LAST;
80005b64:	ea 07 18 00 	cp.b	r7,r5
80005b68:	e6 07 17 00 	moveq	r7,r3
      }
      fat_create_long_name_entry( sz_name , u8_crc , u8_i );
80005b6c:	0e 9a       	mov	r10,r7
80005b6e:	04 9b       	mov	r11,r2
80005b70:	0c 9c       	mov	r12,r6
80005b72:	f0 1f 00 11 	mcall	80005bb4 <fat_create_entry_file_name+0xa4>
   // Add short name entry
   u8_crc = fat_create_short_entry_name( sz_name , 0 , u8_nb, false  );
   u8_nb_entry--;

   // For each long name entry
   for( u8_i=1 ; u8_i<=u8_nb_entry ; u8_i++ )
80005b76:	2f f7       	sub	r7,-1
80005b78:	5c 57       	castu.b	r7
80005b7a:	ee 05 18 00 	cp.b	r5,r7
80005b7e:	c0 33       	brcs	80005b84 <fat_create_entry_file_name+0x74>
      if( u8_i == u8_nb_entry )
      {
         u8_i += FS_ENTRY_LFN_LAST;
      }
      fat_create_long_name_entry( sz_name , u8_crc , u8_i );
      sz_name += FS_SIZE_LFN_ENTRY*(Is_unicode? 2 : 1 );
80005b80:	2f 36       	sub	r6,-13
80005b82:	ce bb       	rjmp	80005b58 <fat_create_entry_file_name+0x48>
  }
  // Go back to the short name entry
  fs_g_nav_fast.u16_entry_pos_sel_file += u8_nb_entry;
80005b84:	48 a8       	lddpc	r8,80005bac <fat_create_entry_file_name+0x9c>
80005b86:	90 19       	ld.sh	r9,r8[0x2]
80005b88:	f2 05 00 05 	add	r5,r9,r5
80005b8c:	b0 15       	st.h	r8[0x2],r5
80005b8e:	e3 cf 90 fc 	ldm	sp++,r2-r7,pc,r12=1
  return true;
80005b92:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80005b96:	00 00       	add	r0,r0
80005b98:	80 00       	ld.sh	r0,r0[0x0]
80005b9a:	58 14       	cp.w	r4,1
80005b9c:	80 00       	ld.sh	r0,r0[0x0]
80005b9e:	5a 98       	cp.w	r8,-23
80005ba0:	00 00       	add	r0,r0
80005ba2:	06 d4       	st.w	--r3,r4
80005ba4:	80 00       	ld.sh	r0,r0[0x0]
80005ba6:	57 64       	stdsp	sp[0x1d8],r4
80005ba8:	80 00       	ld.sh	r0,r0[0x0]
80005baa:	58 88       	cp.w	r8,8
80005bac:	00 00       	add	r0,r0
80005bae:	06 d0       	st.w	--r3,r0
80005bb0:	80 00       	ld.sh	r0,r0[0x0]
80005bb2:	4e 5c       	lddpc	r12,80005d44 <fat_mount+0x18c>
80005bb4:	80 00       	ld.sh	r0,r0[0x0]
80005bb6:	53 44       	stdsp	sp[0xd0],r4

80005bb8 <fat_mount>:
//! If the FS_MULTI_PARTITION option is disabled
//! then the mount routine selects the first partition supported by file system. <br>
//! @endverbatim
//!
Bool  fat_mount( void )
{
80005bb8:	d4 31       	pushm	r0-r7,lr
80005bba:	20 3d       	sub	sp,12
   uint8_t  u8_tmp;
   uint16_t u16_tmp;
   uint32_t u32_tmp;

   // Select the root directory
   fs_g_nav.u32_cluster_sel_dir   = 0;
80005bbc:	30 07       	mov	r7,0
80005bbe:	fe f8 02 d2 	ld.w	r8,pc[722]
80005bc2:	91 87       	st.w	r8[0x20],r7
   // No selected file
   fat_clear_entry_info_and_ptr();
80005bc4:	f0 1f 00 b4 	mcall	80005e94 <fat_mount+0x2dc>

   fs_g_nav_fast.u8_type_fat = FS_TYPE_FAT_UNM;
80005bc8:	fe f8 02 d0 	ld.w	r8,pc[720]
80005bcc:	b0 87       	st.b	r8[0x0],r7
   fs_gu32_addrsector = 0;    // Start read at the beginning of memory
80005bce:	fe f8 02 ce 	ld.w	r8,pc[718]
80005bd2:	91 07       	st.w	r8[0x0],r7

   // Check if the drive is availabled
   if( !fat_check_device() )
80005bd4:	f0 1f 00 b3 	mcall	80005ea0 <fat_mount+0x2e8>
80005bd8:	e0 80 01 58 	breq	80005e88 <fat_mount+0x2d0>
      // Read one sector
      if( !fat_cache_read_sector( true ))
         return false;

      // Check PBR/MBR signature
      if ( (fs_g_sector[510] != FS_BR_SIGNATURE_LOW  )
80005bdc:	fe f5 02 c8 	ld.w	r5,pc[712]
      {
         fs_g_status = FS_ERR_NO_FORMAT;
         return false;
      }

      if ( 0 == fs_gu32_addrsector )
80005be0:	ea c8 fe 42 	sub	r8,r5,-446
80005be4:	50 08       	stdsp	sp[0x0],r8
         u16_tmp=0;  // Init to "no valid partition found"
#endif
         for( u8_tmp=0 ; u8_tmp!=4 ; u8_tmp++ )
         {
            // The first sector must be a MBR, then check the partition entry in the MBR
            if ( ((fs_g_sector[FS_MBR_OFFSET_PART_ENTRY(u8_tmp)+0] == FS_PART_BOOTABLE             )||
80005be6:	38 04       	mov	r4,-128
80005be8:	30 46       	mov	r6,4
      return false;

   while( 1 )  // Search a valid partition
   {
      // Read one sector
      if( !fat_cache_read_sector( true ))
80005bea:	30 1c       	mov	r12,1
80005bec:	f0 1f 00 af 	mcall	80005ea8 <fat_mount+0x2f0>
80005bf0:	e0 80 01 4c 	breq	80005e88 <fat_mount+0x2d0>
         return false;

      // Check PBR/MBR signature
      if ( (fs_g_sector[510] != FS_BR_SIGNATURE_LOW  )
80005bf4:	eb 39 01 fe 	ld.ub	r9,r5[510]
80005bf8:	35 58       	mov	r8,85
80005bfa:	f0 09 18 00 	cp.b	r9,r8
80005bfe:	c0 d0       	breq	80005c18 <fat_mount+0x60>
      &&   (fs_g_sector[511] != FS_BR_SIGNATURE_HIGH ) )
80005c00:	eb 39 01 ff 	ld.ub	r9,r5[511]
80005c04:	3a a8       	mov	r8,-86
80005c06:	f0 09 18 00 	cp.b	r9,r8
80005c0a:	c0 70       	breq	80005c18 <fat_mount+0x60>
      {
         fs_g_status = FS_ERR_NO_FORMAT;
80005c0c:	30 29       	mov	r9,2
80005c0e:	fe f8 02 9e 	ld.w	r8,pc[670]
80005c12:	b0 89       	st.b	r8[0x0],r9
80005c14:	30 0c       	mov	r12,0
         return false;
80005c16:	c3 a9       	rjmp	80005e8a <fat_mount+0x2d2>
      }

      if ( 0 == fs_gu32_addrsector )
80005c18:	fe f8 02 84 	ld.w	r8,pc[644]
80005c1c:	70 08       	ld.w	r8,r8[0x0]
80005c1e:	58 08       	cp.w	r8,0
80005c20:	c5 21       	brne	80005cc4 <fat_mount+0x10c>
80005c22:	40 08       	lddsp	r8,sp[0x0]
80005c24:	30 0a       	mov	r10,0
         u16_tmp=0;  // Init to "no valid partition found"
#endif
         for( u8_tmp=0 ; u8_tmp!=4 ; u8_tmp++ )
         {
            // The first sector must be a MBR, then check the partition entry in the MBR
            if ( ((fs_g_sector[FS_MBR_OFFSET_PART_ENTRY(u8_tmp)+0] == FS_PART_BOOTABLE             )||
80005c26:	30 1e       	mov	lr,1
80005c28:	30 63       	mov	r3,6
80005c2a:	30 e2       	mov	r2,14
80005c2c:	30 b1       	mov	r1,11
80005c2e:	30 c0       	mov	r0,12
80005c30:	11 89       	ld.ub	r9,r8[0x0]
80005c32:	e8 09 18 00 	cp.b	r9,r4
80005c36:	5f 0b       	sreq	r11
80005c38:	ee 09 18 00 	cp.b	r9,r7
80005c3c:	5f 09       	sreq	r9
80005c3e:	f7 e9 10 09 	or	r9,r11,r9
80005c42:	ee 09 18 00 	cp.b	r9,r7
80005c46:	c1 90       	breq	80005c78 <fat_mount+0xc0>
                  (fs_g_sector[FS_MBR_OFFSET_PART_ENTRY(u8_tmp)+0] == FS_PART_NO_BOOTABLE          )  )
            &&   ((fs_g_sector[FS_MBR_OFFSET_PART_ENTRY(u8_tmp)+4] == FS_PART_TYPE_FAT12           )||
80005c48:	11 c9       	ld.ub	r9,r8[0x4]
         u16_tmp=0;  // Init to "no valid partition found"
#endif
         for( u8_tmp=0 ; u8_tmp!=4 ; u8_tmp++ )
         {
            // The first sector must be a MBR, then check the partition entry in the MBR
            if ( ((fs_g_sector[FS_MBR_OFFSET_PART_ENTRY(u8_tmp)+0] == FS_PART_BOOTABLE             )||
80005c4a:	fc 09 18 00 	cp.b	r9,lr
80005c4e:	5f 0c       	sreq	r12
80005c50:	ec 09 18 00 	cp.b	r9,r6
80005c54:	5f 0b       	sreq	r11
80005c56:	f9 eb 10 0b 	or	r11,r12,r11
80005c5a:	ee 0b 18 00 	cp.b	r11,r7
80005c5e:	c1 41       	brne	80005c86 <fat_mount+0xce>
80005c60:	e6 09 18 00 	cp.b	r9,r3
80005c64:	c1 10       	breq	80005c86 <fat_mount+0xce>
80005c66:	e4 09 18 00 	cp.b	r9,r2
80005c6a:	c0 e0       	breq	80005c86 <fat_mount+0xce>
80005c6c:	e2 09 18 00 	cp.b	r9,r1
80005c70:	c0 b0       	breq	80005c86 <fat_mount+0xce>
80005c72:	e0 09 18 00 	cp.b	r9,r0
80005c76:	c0 80       	breq	80005c86 <fat_mount+0xce>
         //** first sector then check a MBR structure
         // Search the first partition supported
#if (FS_MULTI_PARTITION == ENABLED)
         u16_tmp=0;  // Init to "no valid partition found"
#endif
         for( u8_tmp=0 ; u8_tmp!=4 ; u8_tmp++ )
80005c78:	2f fa       	sub	r10,-1
80005c7a:	5c 5a       	castu.b	r10
80005c7c:	2f 08       	sub	r8,-16
80005c7e:	ec 0a 18 00 	cp.b	r10,r6
80005c82:	cd 71       	brne	80005c30 <fat_mount+0x78>
80005c84:	c2 08       	rjmp	80005cc4 <fat_mount+0x10c>
#else
               break;
#endif
            }
         }
         if( u8_tmp != 4 )
80005c86:	ec 0a 18 00 	cp.b	r10,r6
80005c8a:	c1 d0       	breq	80005cc4 <fat_mount+0x10c>
         {
            // Partition found -> Get partition position (unit sector) at offset 8
            LSB0(fs_gu32_addrsector) = fs_g_sector[FS_MBR_OFFSET_PART_ENTRY(u8_tmp)+8];
80005c8c:	fe f3 02 10 	ld.w	r3,pc[528]
80005c90:	a5 6a       	lsl	r10,0x4
80005c92:	f4 ca fe 42 	sub	r10,r10,-446
80005c96:	ea 0a 00 0a 	add	r10,r5,r10
80005c9a:	f5 38 00 08 	ld.ub	r8,r10[8]
80005c9e:	a6 b8       	st.b	r3[0x3],r8
            LSB1(fs_gu32_addrsector) = fs_g_sector[FS_MBR_OFFSET_PART_ENTRY(u8_tmp)+9];
80005ca0:	f5 38 00 09 	ld.ub	r8,r10[9]
80005ca4:	a6 a8       	st.b	r3[0x2],r8
            LSB2(fs_gu32_addrsector) = fs_g_sector[FS_MBR_OFFSET_PART_ENTRY(u8_tmp)+10];
80005ca6:	f5 38 00 0a 	ld.ub	r8,r10[10]
80005caa:	a6 98       	st.b	r3[0x1],r8
            LSB3(fs_gu32_addrsector) = fs_g_sector[FS_MBR_OFFSET_PART_ENTRY(u8_tmp)+11];
80005cac:	f5 38 00 0b 	ld.ub	r8,r10[11]
80005cb0:	a6 88       	st.b	r3[0x0],r8
            fs_gu32_addrsector *= mem_sector_size( fs_g_nav.u8_lun );
80005cb2:	4f 88       	lddpc	r8,80005e90 <fat_mount+0x2d8>
80005cb4:	11 8c       	ld.ub	r12,r8[0x0]
80005cb6:	f0 1f 00 7f 	mcall	80005eb0 <fat_mount+0x2f8>
80005cba:	66 08       	ld.w	r8,r3[0x0]
80005cbc:	f8 08 02 48 	mul	r8,r12,r8
80005cc0:	87 08       	st.w	r3[0x0],r8
         break;   // valid PBR found
      }
      // PBR not found
      fs_g_status = FS_ERR_NO_PART;
      return false;
   }
80005cc2:	c9 4b       	rjmp	80005bea <fat_mount+0x32>
         }
#endif
      }

      //** Check a PBR structure
      if ( (fs_g_sector[0] == 0xEB) &&          // PBR Byte 0
80005cc4:	4f 88       	lddpc	r8,80005ea4 <fat_mount+0x2ec>
80005cc6:	11 89       	ld.ub	r9,r8[0x0]
80005cc8:	3e b8       	mov	r8,-21
80005cca:	f0 09 18 00 	cp.b	r9,r8
80005cce:	c0 f1       	brne	80005cec <fat_mount+0x134>
           (fs_g_sector[2] == 0x90) &&          // PBR Byte 2
80005cd0:	4f 58       	lddpc	r8,80005ea4 <fat_mount+0x2ec>
80005cd2:	11 a9       	ld.ub	r9,r8[0x2]
80005cd4:	39 08       	mov	r8,-112
80005cd6:	f0 09 18 00 	cp.b	r9,r8
80005cda:	c0 91       	brne	80005cec <fat_mount+0x134>
           ((fs_g_sector[21] & 0xF0) == 0xF0) ) // PBR Byte 21 : Media byte
80005cdc:	4f 28       	lddpc	r8,80005ea4 <fat_mount+0x2ec>
80005cde:	f1 38 00 15 	ld.ub	r8,r8[21]
80005ce2:	e2 18 00 f0 	andl	r8,0xf0,COH
80005ce6:	e0 48 00 f0 	cp.w	r8,240
80005cea:	c0 60       	breq	80005cf6 <fat_mount+0x13e>
      {
         break;   // valid PBR found
      }
      // PBR not found
      fs_g_status = FS_ERR_NO_PART;
80005cec:	30 39       	mov	r9,3
80005cee:	4f 08       	lddpc	r8,80005eac <fat_mount+0x2f4>
80005cf0:	b0 89       	st.b	r8[0x0],r9
80005cf2:	30 0c       	mov	r12,0
      return false;
80005cf4:	cc b8       	rjmp	80005e8a <fat_mount+0x2d2>
   }

   fs_g_status = FS_ERR_NO_SUPPORT_PART;  // by default partition no supported
80005cf6:	30 49       	mov	r9,4
80005cf8:	4e d8       	lddpc	r8,80005eac <fat_mount+0x2f4>
80005cfa:	b0 89       	st.b	r8[0x0],r9

   // Get sector size of File System (unit 512B)
   // To translate from sector disk unit to sector 512B unit
   u8_sector_size = HIGH_16_BPB_BytsPerSec/2;
80005cfc:	4e aa       	lddpc	r10,80005ea4 <fat_mount+0x2ec>
80005cfe:	f5 39 00 0c 	ld.ub	r9,r10[12]
80005d02:	a1 99       	lsr	r9,0x1

   // Read BPB_SecPerClus (unit sector)
   fs_g_nav.u8_BPB_SecPerClus = U8_BPB_SecPerClus * u8_sector_size;
80005d04:	f5 38 00 0d 	ld.ub	r8,r10[13]
80005d08:	b3 38       	mul	r8,r9
80005d0a:	5c 58       	castu.b	r8
80005d0c:	4e 1b       	lddpc	r11,80005e90 <fat_mount+0x2d8>
80005d0e:	b6 98       	st.b	r11[0x1],r8

   //** FAT Type determination (algorithm of "Hardware White Paper FAT")
   // Get FAT size (unit sector)
   u32_tmp=0;
80005d10:	30 0b       	mov	r11,0
80005d12:	50 1b       	stdsp	sp[0x4],r11
   LSB0( u32_tmp ) = LOW_16_BPB_FATSz16;
80005d14:	fa cb ff fc 	sub	r11,sp,-4
80005d18:	fa c7 ff f9 	sub	r7,sp,-7
80005d1c:	f5 3c 00 16 	ld.ub	r12,r10[22]
80005d20:	ae 8c       	st.b	r7[0x0],r12
   LSB1( u32_tmp ) = HIGH_16_BPB_FATSz16;
80005d22:	fa ce ff fa 	sub	lr,sp,-6
80005d26:	f5 3a 00 17 	ld.ub	r10,r10[23]
80005d2a:	bc 8a       	st.b	lr[0x0],r10
   if ( 0==u32_tmp )
80005d2c:	40 1a       	lddsp	r10,sp[0x4]
80005d2e:	58 0a       	cp.w	r10,0
80005d30:	c0 e1       	brne	80005d4c <fat_mount+0x194>
   {
      LSB0( u32_tmp ) = LOW0_32_BPB_FATSz32;
80005d32:	4d da       	lddpc	r10,80005ea4 <fat_mount+0x2ec>
80005d34:	f5 3c 00 24 	ld.ub	r12,r10[36]
80005d38:	ae 8c       	st.b	r7[0x0],r12
      LSB1( u32_tmp ) = LOW1_32_BPB_FATSz32;
80005d3a:	f5 3c 00 25 	ld.ub	r12,r10[37]
80005d3e:	bc 8c       	st.b	lr[0x0],r12
      LSB2( u32_tmp ) = LOW2_32_BPB_FATSz32;
80005d40:	f5 3c 00 26 	ld.ub	r12,r10[38]
80005d44:	b6 9c       	st.b	r11[0x1],r12
      LSB3( u32_tmp ) = LOW3_32_BPB_FATSz32;
80005d46:	f5 3a 00 27 	ld.ub	r10,r10[39]
80005d4a:	b6 8a       	st.b	r11[0x0],r10
   }
   fs_g_nav.u32_fat_size = u32_tmp * u8_sector_size;
80005d4c:	12 95       	mov	r5,r9
80005d4e:	40 1c       	lddsp	r12,sp[0x4]
80005d50:	f2 0c 02 4c 	mul	r12,r9,r12
80005d54:	4c fa       	lddpc	r10,80005e90 <fat_mount+0x2d8>
80005d56:	95 1c       	st.w	r10[0x4],r12

   // Get total count of sectors in partition
   if ( (0==LOW_16_BPB_TotSec16) && (0==HIGH_16_BPB_TotSec16) )
80005d58:	4d 3a       	lddpc	r10,80005ea4 <fat_mount+0x2ec>
80005d5a:	f5 3a 00 13 	ld.ub	r10,r10[19]
80005d5e:	58 0a       	cp.w	r10,0
80005d60:	c1 61       	brne	80005d8c <fat_mount+0x1d4>
80005d62:	4d 16       	lddpc	r6,80005ea4 <fat_mount+0x2ec>
80005d64:	ed 34 00 14 	ld.ub	r4,r6[20]
80005d68:	30 06       	mov	r6,0
80005d6a:	ec 04 18 00 	cp.b	r4,r6
80005d6e:	c0 f1       	brne	80005d8c <fat_mount+0x1d4>
   {
      LSB0( u32_tmp ) = LOW0_32_BPB_TotSec32;
80005d70:	4c da       	lddpc	r10,80005ea4 <fat_mount+0x2ec>
80005d72:	f5 36 00 20 	ld.ub	r6,r10[32]
80005d76:	ae 86       	st.b	r7[0x0],r6
      LSB1( u32_tmp ) = LOW1_32_BPB_TotSec32;
80005d78:	f5 37 00 21 	ld.ub	r7,r10[33]
80005d7c:	bc 87       	st.b	lr[0x0],r7
      LSB2( u32_tmp ) = LOW2_32_BPB_TotSec32;
80005d7e:	f5 3e 00 22 	ld.ub	lr,r10[34]
80005d82:	b6 9e       	st.b	r11[0x1],lr
      LSB3( u32_tmp ) = LOW3_32_BPB_TotSec32;
80005d84:	f5 3a 00 23 	ld.ub	r10,r10[35]
80005d88:	b6 8a       	st.b	r11[0x0],r10
      LSB3( u32_tmp ) = LOW3_32_BPB_FATSz32;
   }
   fs_g_nav.u32_fat_size = u32_tmp * u8_sector_size;

   // Get total count of sectors in partition
   if ( (0==LOW_16_BPB_TotSec16) && (0==HIGH_16_BPB_TotSec16) )
80005d8a:	c0 98       	rjmp	80005d9c <fat_mount+0x1e4>
      LSB2( u32_tmp ) = LOW2_32_BPB_TotSec32;
      LSB3( u32_tmp ) = LOW3_32_BPB_TotSec32;
   }
   else
   {
      LSB0( u32_tmp ) = LOW_16_BPB_TotSec16;
80005d8c:	ae 8a       	st.b	r7[0x0],r10
      LSB1( u32_tmp ) = HIGH_16_BPB_TotSec16;
80005d8e:	4c 6a       	lddpc	r10,80005ea4 <fat_mount+0x2ec>
80005d90:	f5 3a 00 14 	ld.ub	r10,r10[20]
80005d94:	bc 8a       	st.b	lr[0x0],r10
      LSB2( u32_tmp ) = 0;
80005d96:	30 0a       	mov	r10,0
80005d98:	b6 9a       	st.b	r11[0x1],r10
      LSB3( u32_tmp ) = 0;
80005d9a:	b6 8a       	st.b	r11[0x0],r10
   }
   u32_tmp *= u8_sector_size;   // Translate from sector disk unit to sector 512B unit
80005d9c:	40 14       	lddsp	r4,sp[0x4]

   // Compute the offset (unit 512B) between the end of FAT (beginning of root dir in FAT1x) and the beginning of PBR
   fs_g_nav.rootdir.seg.u16_pos = FS_NB_FAT * (uint16_t)fs_g_nav.u32_fat_size;
80005d9e:	4b da       	lddpc	r10,80005e90 <fat_mount+0x2d8>
80005da0:	f8 0b 15 01 	lsl	r11,r12,0x1
80005da4:	f5 5b 00 18 	st.h	r10[24],r11

   // Compute the root directory size (unit sector), for FAT32 is always 0
   LSB( u16_tmp ) = LOW_16_BPB_RootEntCnt;
80005da8:	fa c6 ff f6 	sub	r6,sp,-10
80005dac:	fa c7 ff f4 	sub	r7,sp,-12
80005db0:	4b db       	lddpc	r11,80005ea4 <fat_mount+0x2ec>
80005db2:	f7 3e 00 11 	ld.ub	lr,r11[17]
80005db6:	0e fe       	st.b	--r7,lr
   MSB( u16_tmp ) = HIGH_16_BPB_RootEntCnt;
80005db8:	f7 3e 00 12 	ld.ub	lr,r11[18]
80005dbc:	ac 8e       	st.b	r6[0x0],lr
   fs_g_nav.rootdir.seg.u16_size = ((u16_tmp * FS_SIZE_FILE_ENTRY) + ((FS_512B*u8_sector_size)-1)) / (FS_512B*u8_sector_size);
   fs_g_nav.rootdir.seg.u16_size *= u8_sector_size;
80005dbe:	f2 03 15 04 	lsl	r3,r9,0x4
80005dc2:	9a de       	ld.uh	lr,sp[0xa]
80005dc4:	e6 0e 00 0e 	add	lr,r3,lr
80005dc8:	a5 7e       	lsl	lr,0x5
80005dca:	20 1e       	sub	lr,1
80005dcc:	f2 03 15 09 	lsl	r3,r9,0x9
80005dd0:	fc 03 0c 02 	divs	r2,lr,r3
80005dd4:	e4 09 02 4e 	mul	lr,r2,r9
80005dd8:	f5 5e 00 1a 	st.h	r10[26],lr

   // Get number of reserved sector
   LSB( u16_tmp ) = LOW_16_BPB_ResvSecCnt;
80005ddc:	f7 33 00 0e 	ld.ub	r3,r11[14]
80005de0:	ae 83       	st.b	r7[0x0],r3
   MSB( u16_tmp ) = HIGH_16_BPB_ResvSecCnt;
80005de2:	f7 37 00 0f 	ld.ub	r7,r11[15]
80005de6:	ac 87       	st.b	r6[0x0],r7
   // Get FSInfo position
   fs_g_nav.u16_offset_FSInfo = (u16_tmp-LOW_16_BPB_FSInfo)*u8_sector_size;
80005de8:	9a 57       	ld.sh	r7,sp[0xa]
80005dea:	f7 3b 00 30 	ld.ub	r11,r11[48]
80005dee:	0e 96       	mov	r6,r7
80005df0:	ee 0b 01 0b 	sub	r11,r7,r11
80005df4:	b3 3b       	mul	r11,r9
80005df6:	b4 4b       	st.h	r10[0x8],r11
   u16_tmp *= u8_sector_size; // number of reserved sector translated in unit 512B

   // Compute the FAT address (unit 512B)
   fs_g_nav.u32_ptr_fat = fs_gu32_addrsector + u16_tmp;
80005df8:	ee 09 02 49 	mul	r9,r7,r9
80005dfc:	5c 79       	castu.h	r9
80005dfe:	4a 8b       	lddpc	r11,80005e9c <fat_mount+0x2e4>
80005e00:	76 0b       	ld.w	r11,r11[0x0]
80005e02:	f2 0b 00 0b 	add	r11,r9,r11
80005e06:	95 4b       	st.w	r10[0x10],r11

   // Compute the offset (unit 512B) between the first data cluster and the FAT beginning
   fs_g_nav.u32_offset_data = (FS_NB_FAT * fs_g_nav.u32_fat_size) + (uint32_t)fs_g_nav.rootdir.seg.u16_size;
80005e08:	5c 7e       	castu.h	lr
80005e0a:	fc 0c 00 1c 	add	r12,lr,r12<<0x1
80005e0e:	95 5c       	st.w	r10[0x14],r12
   // Compute the data region (clusters space = Total - Sector used) size (unit 512B)
   u32_tmp -= ((uint32_t)u16_tmp + fs_g_nav.u32_offset_data);

   // Compute the count of CLUSTER in the data region
   // !!!Optimization -> u32_CountofCluster (unit 512B)/ fs_g_nav.u8_BPB_SecPerClus (unit 512B & power of 2)
   if (!fs_g_nav.u8_BPB_SecPerClus)
80005e10:	58 08       	cp.w	r8,0
80005e12:	c3 b0       	breq	80005e88 <fat_mount+0x2d0>

   // Compute the offset (unit 512B) between the first data cluster and the FAT beginning
   fs_g_nav.u32_offset_data = (FS_NB_FAT * fs_g_nav.u32_fat_size) + (uint32_t)fs_g_nav.rootdir.seg.u16_size;

   // Compute the data region (clusters space = Total - Sector used) size (unit 512B)
   u32_tmp -= ((uint32_t)u16_tmp + fs_g_nav.u32_offset_data);
80005e14:	a9 35       	mul	r5,r4
80005e16:	ea 09 01 09 	sub	r9,r5,r9
80005e1a:	18 19       	sub	r9,r12
80005e1c:	50 19       	stdsp	sp[0x4],r9

   // Compute the count of CLUSTER in the data region
   // !!!Optimization -> u32_CountofCluster (unit 512B)/ fs_g_nav.u8_BPB_SecPerClus (unit 512B & power of 2)
   if (!fs_g_nav.u8_BPB_SecPerClus)
     return false;
   for( u8_tmp = fs_g_nav.u8_BPB_SecPerClus; u8_tmp!=1 ; u8_tmp >>= 1 )
80005e1e:	30 1a       	mov	r10,1
80005e20:	f4 08 18 00 	cp.b	r8,r10
80005e24:	c0 70       	breq	80005e32 <fat_mount+0x27a>
   {
     u32_tmp  >>= 1;   // This computation round down
80005e26:	a1 99       	lsr	r9,0x1

   // Compute the count of CLUSTER in the data region
   // !!!Optimization -> u32_CountofCluster (unit 512B)/ fs_g_nav.u8_BPB_SecPerClus (unit 512B & power of 2)
   if (!fs_g_nav.u8_BPB_SecPerClus)
     return false;
   for( u8_tmp = fs_g_nav.u8_BPB_SecPerClus; u8_tmp!=1 ; u8_tmp >>= 1 )
80005e28:	a1 98       	lsr	r8,0x1
80005e2a:	f4 08 18 00 	cp.b	r8,r10
80005e2e:	cf c1       	brne	80005e26 <fat_mount+0x26e>
80005e30:	50 19       	stdsp	sp[0x4],r9
   {
     u32_tmp  >>= 1;   // This computation round down
   }
   fs_g_nav.u32_CountofCluster = u32_tmp+2; // The total of cluster include the two reserved clusters
80005e32:	40 18       	lddsp	r8,sp[0x4]
80005e34:	f0 ca ff fe 	sub	r10,r8,-2
80005e38:	49 69       	lddpc	r9,80005e90 <fat_mount+0x2d8>
80005e3a:	93 3a       	st.w	r9[0xc],r10

   // Determine the FAT type
   if (u32_tmp < FS_FAT12_MAX_CLUSTERS)
80005e3c:	e0 48 0f f4 	cp.w	r8,4084
80005e40:	e0 8b 00 07 	brhi	80005e4e <fat_mount+0x296>
   {
      // Is FAT 12
#if (FS_FAT_12 == DISABLED)
      return false;
#endif
      fs_g_nav_fast.u8_type_fat = FS_TYPE_FAT_12;
80005e44:	30 19       	mov	r9,1
80005e46:	49 58       	lddpc	r8,80005e98 <fat_mount+0x2e0>
80005e48:	b0 89       	st.b	r8[0x0],r9
80005e4a:	30 1c       	mov	r12,1
80005e4c:	c1 f8       	rjmp	80005e8a <fat_mount+0x2d2>
   } else {
   if (u32_tmp < FS_FAT16_MAX_CLUSTERS)
80005e4e:	e0 48 ff f4 	cp.w	r8,65524
80005e52:	e0 8b 00 07 	brhi	80005e60 <fat_mount+0x2a8>
   {
      // Is FAT 16
#if (FS_FAT_16 == DISABLED)
      return FS_NO_SUPPORT_PART;
#endif
      fs_g_nav_fast.u8_type_fat = FS_TYPE_FAT_16;
80005e56:	30 29       	mov	r9,2
80005e58:	49 08       	lddpc	r8,80005e98 <fat_mount+0x2e0>
80005e5a:	b0 89       	st.b	r8[0x0],r9
80005e5c:	30 1c       	mov	r12,1
80005e5e:	c1 68       	rjmp	80005e8a <fat_mount+0x2d2>
   } else {
      // Is FAT 32
#if (FS_FAT_32 == DISABLED)
      return false;
#endif
      fs_g_nav_fast.u8_type_fat = FS_TYPE_FAT_32;
80005e60:	30 39       	mov	r9,3
80005e62:	48 e8       	lddpc	r8,80005e98 <fat_mount+0x2e0>
80005e64:	b0 89       	st.b	r8[0x0],r9
      // In FAT32, the root dir is like another directory, this one have a cluster list
      // Get the first cluster number of root
      LSB0( fs_g_nav.rootdir.u32_cluster ) = LOW0_32_BPB_RootClus;
80005e66:	48 b8       	lddpc	r8,80005e90 <fat_mount+0x2d8>
80005e68:	2e 88       	sub	r8,-24
80005e6a:	48 f9       	lddpc	r9,80005ea4 <fat_mount+0x2ec>
80005e6c:	f3 3a 00 2c 	ld.ub	r10,r9[44]
80005e70:	b0 ba       	st.b	r8[0x3],r10
      LSB1( fs_g_nav.rootdir.u32_cluster ) = LOW1_32_BPB_RootClus;
80005e72:	f3 3a 00 2d 	ld.ub	r10,r9[45]
80005e76:	b0 aa       	st.b	r8[0x2],r10
      LSB2( fs_g_nav.rootdir.u32_cluster ) = LOW2_32_BPB_RootClus;
80005e78:	f3 3a 00 2e 	ld.ub	r10,r9[46]
80005e7c:	b0 9a       	st.b	r8[0x1],r10
      LSB3( fs_g_nav.rootdir.u32_cluster ) = LOW3_32_BPB_RootClus;
80005e7e:	f3 39 00 2f 	ld.ub	r9,r9[47]
80005e82:	b0 89       	st.b	r8[0x0],r9
80005e84:	30 1c       	mov	r12,1
80005e86:	c0 28       	rjmp	80005e8a <fat_mount+0x2d2>
80005e88:	30 0c       	mov	r12,0
   }
   }

   return true;
}
80005e8a:	2f dd       	sub	sp,-12
80005e8c:	d8 32       	popm	r0-r7,pc
80005e8e:	00 00       	add	r0,r0
80005e90:	00 00       	add	r0,r0
80005e92:	06 84       	andn	r4,r3
80005e94:	80 00       	ld.sh	r0,r0[0x0]
80005e96:	42 00       	lddsp	r0,sp[0x80]
80005e98:	00 00       	add	r0,r0
80005e9a:	06 d0       	st.w	--r3,r0
80005e9c:	00 00       	add	r0,r0
80005e9e:	04 40       	or	r0,r2
80005ea0:	80 00       	ld.sh	r0,r0[0x0]
80005ea2:	4f bc       	lddpc	r12,8000608c <nav_file_name+0x4c>
80005ea4:	00 00       	add	r0,r0
80005ea6:	04 84       	andn	r4,r2
80005ea8:	80 00       	ld.sh	r0,r0[0x0]
80005eaa:	48 2c       	lddpc	r12,80005eb0 <fat_mount+0x2f8>
80005eac:	00 00       	add	r0,r0
80005eae:	06 d4       	st.w	--r3,r4
80005eb0:	80 00       	ld.sh	r0,r0[0x0]
80005eb2:	6a e8       	ld.w	r8,r5[0x38]

80005eb4 <file_eof>:
//! @return    1     the position is at the end of file
//! @return    0     the position isn't at the end of file
//! @return    FFh   error
//!
uint8_t    file_eof( void )
{
80005eb4:	d4 01       	pushm	lr
   if( !fat_check_mount_select_open() )
80005eb6:	f0 1f 00 07 	mcall	80005ed0 <file_eof+0x1c>
80005eba:	c0 41       	brne	80005ec2 <file_eof+0xe>
80005ebc:	e0 6c 00 ff 	mov	r12,255
80005ec0:	d8 02       	popm	pc
      return 0xFF;
   return (fs_g_nav_entry.u32_size <= fs_g_nav_entry.u32_pos_in_file );
80005ec2:	48 58       	lddpc	r8,80005ed4 <file_eof+0x20>
80005ec4:	70 29       	ld.w	r9,r8[0x8]
80005ec6:	70 38       	ld.w	r8,r8[0xc]
80005ec8:	10 39       	cp.w	r9,r8
80005eca:	5f 8c       	srls	r12
}
80005ecc:	d8 02       	popm	pc
80005ece:	00 00       	add	r0,r0
80005ed0:	80 00       	ld.sh	r0,r0[0x0]
80005ed2:	51 00       	stdsp	sp[0x40],r0
80005ed4:	00 00       	add	r0,r0
80005ed6:	04 44       	or	r4,r2

80005ed8 <file_close>:


//! This function closes the file
//!
void  file_close( void )
{
80005ed8:	d4 01       	pushm	lr
   // If a file is opened, then close this one
   if( fat_check_mount_select_open() )
80005eda:	f0 1f 00 0a 	mcall	80005f00 <file_close+0x28>
80005ede:	c1 00       	breq	80005efe <file_close+0x26>
   {

#if (FSFEATURE_WRITE == (FS_LEVEL_FEATURES & FSFEATURE_WRITE))
      if( FOPEN_WRITE_ACCESS & fs_g_nav_entry.u8_open_mode )
80005ee0:	48 98       	lddpc	r8,80005f04 <file_close+0x2c>
80005ee2:	11 88       	ld.ub	r8,r8[0x0]
80005ee4:	e2 18 00 02 	andl	r8,0x2,COH
80005ee8:	c0 80       	breq	80005ef8 <file_close+0x20>
      {
         // Write file information
         if( !fat_read_dir() )
80005eea:	f0 1f 00 08 	mcall	80005f08 <file_close+0x30>
80005eee:	c0 80       	breq	80005efe <file_close+0x26>
            return;           // error
         fat_write_entry_file();
80005ef0:	f0 1f 00 07 	mcall	80005f0c <file_close+0x34>
         fat_cache_flush();   // In case of error during writing data, flush the data before exit function
80005ef4:	f0 1f 00 07 	mcall	80005f10 <file_close+0x38>
      }
#endif  // FS_LEVEL_FEATURES
      Fat_file_close();
80005ef8:	30 09       	mov	r9,0
80005efa:	48 38       	lddpc	r8,80005f04 <file_close+0x2c>
80005efc:	b0 89       	st.b	r8[0x0],r9
80005efe:	d8 02       	popm	pc
80005f00:	80 00       	ld.sh	r0,r0[0x0]
80005f02:	51 00       	stdsp	sp[0x40],r0
80005f04:	00 00       	add	r0,r0
80005f06:	04 44       	or	r4,r2
80005f08:	80 00       	ld.sh	r0,r0[0x0]
80005f0a:	4e 5c       	lddpc	r12,8000609c <nav_file_name+0x5c>
80005f0c:	80 00       	ld.sh	r0,r0[0x0]
80005f0e:	46 1c       	lddsp	r12,sp[0x184]
80005f10:	80 00       	ld.sh	r0,r0[0x0]
80005f12:	47 c0       	lddsp	r0,sp[0x1f0]

80005f14 <file_getc>:
//!
//! @return    The byte readed
//! @return    EOF, in case of error or end of file
//!
uint16_t   file_getc( void )
{
80005f14:	d4 01       	pushm	lr
   uint16_t   u16_byte;

   while(1)
   {
      if(!(FOPEN_READ_ACCESS & fs_g_nav_entry.u8_open_mode))
80005f16:	49 78       	lddpc	r8,80005f70 <file_getc+0x5c>
80005f18:	11 88       	ld.ub	r8,r8[0x0]
80005f1a:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005f1e:	c0 51       	brne	80005f28 <file_getc+0x14>
      {
         fs_g_status = FS_ERR_WRITE_ONLY;
80005f20:	31 e9       	mov	r9,30
80005f22:	49 58       	lddpc	r8,80005f74 <file_getc+0x60>
80005f24:	b0 89       	st.b	r8[0x0],r9
80005f26:	dc 0a       	popm	pc,r12=-1
         break;
      }
      if( fs_g_nav_entry.u32_size <= fs_g_nav_entry.u32_pos_in_file )
80005f28:	49 28       	lddpc	r8,80005f70 <file_getc+0x5c>
80005f2a:	70 29       	ld.w	r9,r8[0x8]
80005f2c:	70 38       	ld.w	r8,r8[0xc]
80005f2e:	10 39       	cp.w	r9,r8
80005f30:	e0 8b 00 06 	brhi	80005f3c <file_getc+0x28>
      {
         fs_g_status = FS_ERR_EOF;
80005f34:	32 09       	mov	r9,32
80005f36:	49 08       	lddpc	r8,80005f74 <file_getc+0x60>
80005f38:	b0 89       	st.b	r8[0x0],r9
80005f3a:	dc 0a       	popm	pc,r12=-1
         break;
      }

      if( !fat_read_file( FS_CLUST_ACT_ONE ))
80005f3c:	30 2c       	mov	r12,2
80005f3e:	f0 1f 00 0f 	mcall	80005f78 <file_getc+0x64>
80005f42:	c0 c1       	brne	80005f5a <file_getc+0x46>
      {
         if( FS_ERR_OUT_LIST == fs_g_status )
80005f44:	48 c8       	lddpc	r8,80005f74 <file_getc+0x60>
80005f46:	11 89       	ld.ub	r9,r8[0x0]
80005f48:	31 a8       	mov	r8,26
80005f4a:	f0 09 18 00 	cp.b	r9,r8
80005f4e:	c0 20       	breq	80005f52 <file_getc+0x3e>
80005f50:	dc 0a       	popm	pc,r12=-1
         {  // Translate the error
            fs_g_status = FS_ERR_EOF;   // End of file
80005f52:	32 09       	mov	r9,32
80005f54:	48 88       	lddpc	r8,80005f74 <file_getc+0x60>
80005f56:	b0 89       	st.b	r8[0x0],r9
80005f58:	dc 0a       	popm	pc,r12=-1
         }
         break;
      }

      u16_byte = fs_g_sector[ fs_g_nav_entry.u32_pos_in_file & FS_512B_MASK ];
80005f5a:	48 68       	lddpc	r8,80005f70 <file_getc+0x5c>
80005f5c:	70 39       	ld.w	r9,r8[0xc]
80005f5e:	f5 d9 c0 09 	bfextu	r10,r9,0x0,0x9
80005f62:	48 7b       	lddpc	r11,80005f7c <file_getc+0x68>
80005f64:	f6 0a 07 0c 	ld.ub	r12,r11[r10]
      fs_g_nav_entry.u32_pos_in_file++;
80005f68:	2f f9       	sub	r9,-1
80005f6a:	91 39       	st.w	r8[0xc],r9
      return u16_byte;
   }
   return FS_EOF;   // No data readed
}
80005f6c:	d8 02       	popm	pc
80005f6e:	00 00       	add	r0,r0
80005f70:	00 00       	add	r0,r0
80005f72:	04 44       	or	r4,r2
80005f74:	00 00       	add	r0,r0
80005f76:	06 d4       	st.w	--r3,r4
80005f78:	80 00       	ld.sh	r0,r0[0x0]
80005f7a:	4e e0       	lddpc	r0,80006130 <nav_filelist_set>
80005f7c:	00 00       	add	r0,r0
80005f7e:	04 84       	andn	r4,r2

80005f80 <file_open>:
//!
//! @return    false in case of error, see global value "fs_g_status" for more detail
//! @return    true otherwise
//!
Bool  file_open( uint8_t fopen_mode )
{
80005f80:	eb cd 40 c0 	pushm	r6-r7,lr
80005f84:	18 97       	mov	r7,r12
   if( !fat_check_mount_select_noopen())
80005f86:	f0 1f 00 20 	mcall	80006004 <file_open+0x84>
80005f8a:	c3 a0       	breq	80005ffe <file_open+0x7e>
      return false;

   if( !fat_check_is_file())
80005f8c:	f0 1f 00 1f 	mcall	80006008 <file_open+0x88>
80005f90:	c3 70       	breq	80005ffe <file_open+0x7e>
      return false;

   if(FOPEN_WRITE_ACCESS & fopen_mode)
80005f92:	0e 96       	mov	r6,r7
80005f94:	0e 98       	mov	r8,r7
80005f96:	e2 18 00 02 	andl	r8,0x2,COH
80005f9a:	c1 90       	breq	80005fcc <file_open+0x4c>
   {
      if( !fat_check_nav_access_file( true ) )
80005f9c:	30 1c       	mov	r12,1
80005f9e:	f0 1f 00 1c 	mcall	8000600c <file_open+0x8c>
80005fa2:	c2 e0       	breq	80005ffe <file_open+0x7e>
         return false;
#if (FSFEATURE_WRITE == (FS_LEVEL_FEATURES & FSFEATURE_WRITE))
      if (FS_ATTR_READ_ONLY & fs_g_nav_entry.u8_attr)
80005fa4:	49 b8       	lddpc	r8,80006010 <file_open+0x90>
80005fa6:	11 a8       	ld.ub	r8,r8[0x2]
80005fa8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005fac:	c0 60       	breq	80005fb8 <file_open+0x38>
      {
         fs_g_status = FS_ERR_READ_ONLY;  // File is read only
80005fae:	31 59       	mov	r9,21
80005fb0:	49 98       	lddpc	r8,80006014 <file_open+0x94>
80005fb2:	b0 89       	st.b	r8[0x0],r9
80005fb4:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
         return false;
      }
      if( mem_wr_protect( fs_g_nav.u8_lun  ))
80005fb8:	49 88       	lddpc	r8,80006018 <file_open+0x98>
80005fba:	11 8c       	ld.ub	r12,r8[0x0]
80005fbc:	f0 1f 00 18 	mcall	8000601c <file_open+0x9c>
80005fc0:	c0 a0       	breq	80005fd4 <file_open+0x54>
      {
         fs_g_status = FS_LUN_WP;  // Disk read only
80005fc2:	31 49       	mov	r9,20
80005fc4:	49 48       	lddpc	r8,80006014 <file_open+0x94>
80005fc6:	b0 89       	st.b	r8[0x0],r9
80005fc8:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
      return false;
#endif  // FS_LEVEL_FEATURES
   }
   else
   {
      if( !fat_check_nav_access_file( false ) )
80005fcc:	30 0c       	mov	r12,0
80005fce:	f0 1f 00 10 	mcall	8000600c <file_open+0x8c>
80005fd2:	c1 60       	breq	80005ffe <file_open+0x7e>
         return false;
   }

   if(FOPEN_CLEAR_SIZE & fopen_mode)
80005fd4:	0c 98       	mov	r8,r6
80005fd6:	e2 18 00 04 	andl	r8,0x4,COH
80005fda:	c0 40       	breq	80005fe2 <file_open+0x62>
   {
      fs_g_nav_entry.u32_size    = 0;     // The size is null
80005fdc:	30 09       	mov	r9,0
80005fde:	48 d8       	lddpc	r8,80006010 <file_open+0x90>
80005fe0:	91 29       	st.w	r8[0x8],r9
   }
   if(FOPEN_CLEAR_PTR & fopen_mode)
80005fe2:	e2 16 00 08 	andl	r6,0x8,COH
80005fe6:	c0 50       	breq	80005ff0 <file_open+0x70>
   {
      fs_g_nav_entry.u32_pos_in_file = 0;
80005fe8:	30 09       	mov	r9,0
80005fea:	48 a8       	lddpc	r8,80006010 <file_open+0x90>
80005fec:	91 39       	st.w	r8[0xc],r9
80005fee:	c0 48       	rjmp	80005ff6 <file_open+0x76>
   }
   else
   {  // Go to at the end of file
      fs_g_nav_entry.u32_pos_in_file = fs_g_nav_entry.u32_size;
80005ff0:	48 88       	lddpc	r8,80006010 <file_open+0x90>
80005ff2:	70 29       	ld.w	r9,r8[0x8]
80005ff4:	91 39       	st.w	r8[0xc],r9
   }
   fs_g_nav_entry.u8_open_mode = fopen_mode;
80005ff6:	48 78       	lddpc	r8,80006010 <file_open+0x90>
80005ff8:	b0 87       	st.b	r8[0x0],r7
80005ffa:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
   return true;
80005ffe:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
80006002:	00 00       	add	r0,r0
80006004:	80 00       	ld.sh	r0,r0[0x0]
80006006:	51 24       	stdsp	sp[0x48],r4
80006008:	80 00       	ld.sh	r0,r0[0x0]
8000600a:	3f 20       	mov	r0,-14
8000600c:	80 00       	ld.sh	r0,r0[0x0]
8000600e:	46 6c       	lddsp	r12,sp[0x198]
80006010:	00 00       	add	r0,r0
80006012:	04 44       	or	r4,r2
80006014:	00 00       	add	r0,r0
80006016:	06 d4       	st.w	--r3,r4
80006018:	00 00       	add	r0,r0
8000601a:	06 84       	andn	r4,r3
8000601c:	80 00       	ld.sh	r0,r0[0x0]
8000601e:	6a f0       	ld.w	r0,r5[0x3c]

80006020 <nav_getindex>:
//! This routine is interresting to save a file position in small variable.
//! This pointer allow to reinit a navigator quickly with nav_gotoindex() routine.
//! @endverbatim
//!
Fs_index nav_getindex( void )
{
80006020:	20 3d       	sub	sp,12
   // Fill index structure
   index.u8_lun                  = fs_g_nav.u8_lun;
#if (FS_MULTI_PARTITION  ==  ENABLED)
   index.u8_partition            = fs_g_nav.u8_partition;
#endif
   index.u32_cluster_sel_dir     = fs_g_nav.u32_cluster_sel_dir;
80006022:	48 69       	lddpc	r9,80006038 <nav_getindex+0x18>
80006024:	72 8b       	ld.w	r11,r9[0x20]
   index.u16_entry_pos_sel_file  = fs_g_nav_fast.u16_entry_pos_sel_file;
80006026:	48 6a       	lddpc	r10,8000603c <nav_getindex+0x1c>
80006028:	94 1a       	ld.sh	r10,r10[0x2]
   return index;
8000602a:	13 89       	ld.ub	r9,r9[0x0]
8000602c:	b8 89       	st.b	r12[0x0],r9
8000602e:	99 1b       	st.w	r12[0x4],r11
80006030:	b8 4a       	st.h	r12[0x8],r10
}
80006032:	2f dd       	sub	sp,-12
80006034:	5e fc       	retal	r12
80006036:	00 00       	add	r0,r0
80006038:	00 00       	add	r0,r0
8000603a:	06 84       	andn	r4,r3
8000603c:	00 00       	add	r0,r0
8000603e:	06 d0       	st.w	--r3,r0

80006040 <nav_file_name>:
//!
//! @return  false in case of error, see global value "fs_g_status" for more detail
//! @return  true otherwise
//!
Bool  nav_file_name( FS_STRING sz_name , uint8_t u8_size_max , Bool b_mode , Bool b_match_case  )
{
80006040:	d4 31       	pushm	r0-r7,lr
80006042:	20 1d       	sub	sp,4
80006044:	18 95       	mov	r5,r12
80006046:	16 97       	mov	r7,r11
80006048:	14 96       	mov	r6,r10
8000604a:	12 94       	mov	r4,r9
   _MEM_TYPE_SLOW_   uint16_t u16_lgt;   // Only used if LENGTH string mode enabled
   uint16_t  u16_ptr_save_entry;
   Bool  b_readshortname = false;

   if ( !fat_check_mount_select())
8000604c:	f0 1f 00 32 	mcall	80006114 <nav_file_name+0xd4>
80006050:	c5 e0       	breq	8000610c <nav_file_name+0xcc>
      return false;

   // Check if the string size is not 0
   if( (FS_NAME_GET == b_mode)
80006052:	30 18       	mov	r8,1
80006054:	f0 06 18 00 	cp.b	r6,r8
80006058:	5f 0a       	sreq	r10
8000605a:	30 08       	mov	r8,0
8000605c:	f0 07 18 00 	cp.b	r7,r8
80006060:	5f 09       	sreq	r9
80006062:	f5 e9 00 09 	and	r9,r10,r9
80006066:	f0 09 18 00 	cp.b	r9,r8
8000606a:	c0 30       	breq	80006070 <nav_file_name+0x30>
8000606c:	30 1c       	mov	r12,1
8000606e:	c5 08       	rjmp	8000610e <nav_file_name+0xce>
   {
      return true;
   }

   // Save the current entry position
   u16_ptr_save_entry = fs_g_nav_fast.u16_entry_pos_sel_file;
80006070:	4a a8       	lddpc	r8,80006118 <nav_file_name+0xd8>
80006072:	90 13       	ld.sh	r3,r8[0x2]
   // if it is the beginning of the directory
   if ( 0 == fs_g_nav_fast.u16_entry_pos_sel_file )
80006074:	58 03       	cp.w	r3,0
80006076:	c0 31       	brne	8000607c <nav_file_name+0x3c>
80006078:	30 10       	mov	r0,1
8000607a:	c0 68       	rjmp	80006086 <nav_file_name+0x46>
   {
      b_readshortname = true;                   // It isn't possibled to have a long name
   }
   else
   {
      fs_g_nav_fast.u16_entry_pos_sel_file--;   // Initialize entry position to search the first long name entry
8000607c:	e6 c9 00 01 	sub	r9,r3,1
80006080:	4a 68       	lddpc	r8,80006118 <nav_file_name+0xd8>
80006082:	b0 19       	st.h	r8[0x2],r9
80006084:	30 00       	mov	r0,0
80006086:	30 08       	mov	r8,0
80006088:	50 08       	stdsp	sp[0x0],r8
         }
         fs_g_nav_fast.u16_entry_pos_sel_file = u16_ptr_save_entry;
         return true;
      }

      if ( FS_NO_LAST_LFN_ENTRY != fs_g_status )
8000608a:	31 01       	mov	r1,16
      {
         // Increment the string to store the next part of file name
         sz_name += FS_SIZE_LFN_ENTRY * (Is_unicode? 2 : 1 );
         u8_size_max -= FS_SIZE_LFN_ENTRY;
      }
      fs_g_nav_fast.u16_entry_pos_sel_file--;   // Go to the next part of long file name
8000608c:	4a 32       	lddpc	r2,80006118 <nav_file_name+0xd8>
8000608e:	c0 28       	rjmp	80006092 <nav_file_name+0x52>
   {
      b_readshortname = true;                   // It isn't possibled to have a long name
   }
   else
   {
      fs_g_nav_fast.u16_entry_pos_sel_file--;   // Initialize entry position to search the first long name entry
80006090:	30 10       	mov	r0,1

   // Loop in directory entry
   u16_lgt = 0;
   while( 1 )
   {
      if ( !fat_read_dir())
80006092:	f0 1f 00 23 	mcall	8000611c <nav_file_name+0xdc>
80006096:	c3 b0       	breq	8000610c <nav_file_name+0xcc>
         break; // error

      if ( b_readshortname )
80006098:	58 00       	cp.w	r0,0
8000609a:	c0 70       	breq	800060a8 <nav_file_name+0x68>
      {
         // No long name present then read short name
         return fat_entry_shortname( sz_name , u8_size_max , b_mode  );
8000609c:	0c 9a       	mov	r10,r6
8000609e:	0e 9b       	mov	r11,r7
800060a0:	0a 9c       	mov	r12,r5
800060a2:	f0 1f 00 20 	mcall	80006120 <nav_file_name+0xe0>
800060a6:	c3 48       	rjmp	8000610e <nav_file_name+0xce>
      }

      // Check or read the part of long file name in this entry
      if ( fat_entry_longname( sz_name , u8_size_max , b_mode , b_match_case  ))
800060a8:	08 99       	mov	r9,r4
800060aa:	0c 9a       	mov	r10,r6
800060ac:	0e 9b       	mov	r11,r7
800060ae:	0a 9c       	mov	r12,r5
800060b0:	f0 1f 00 1d 	mcall	80006124 <nav_file_name+0xe4>
800060b4:	c0 f0       	breq	800060d2 <nav_file_name+0x92>
      {
         if( g_b_string_length )
800060b6:	49 d8       	lddpc	r8,80006128 <nav_file_name+0xe8>
800060b8:	11 89       	ld.ub	r9,r8[0x0]
800060ba:	30 08       	mov	r8,0
800060bc:	f0 09 18 00 	cp.b	r9,r8
800060c0:	c0 50       	breq	800060ca <nav_file_name+0x8a>
         {
            ((FS_STR_UNICODE)sz_name )[0] += u16_lgt;
800060c2:	8a 08       	ld.sh	r8,r5[0x0]
800060c4:	40 09       	lddsp	r9,sp[0x0]
800060c6:	12 08       	add	r8,r9
800060c8:	aa 08       	st.h	r5[0x0],r8
         }
         fs_g_nav_fast.u16_entry_pos_sel_file = u16_ptr_save_entry;
800060ca:	49 48       	lddpc	r8,80006118 <nav_file_name+0xd8>
800060cc:	b0 13       	st.h	r8[0x2],r3
800060ce:	30 1c       	mov	r12,1
         return true;
800060d0:	c1 f8       	rjmp	8000610e <nav_file_name+0xce>
      }

      if ( FS_NO_LAST_LFN_ENTRY != fs_g_status )
800060d2:	49 79       	lddpc	r9,8000612c <nav_file_name+0xec>
800060d4:	13 88       	ld.ub	r8,r9[0x0]
800060d6:	e2 08 18 00 	cp.b	r8,r1
800060da:	c0 70       	breq	800060e8 <nav_file_name+0xa8>
      {
         // Go to the main entry file (=short name entry)
         fs_g_nav_fast.u16_entry_pos_sel_file = u16_ptr_save_entry;
800060dc:	a4 13       	st.h	r2[0x2],r3

         if ( FS_ERR_ENTRY_BAD == fs_g_status )
800060de:	30 b9       	mov	r9,11
800060e0:	f2 08 18 00 	cp.b	r8,r9
800060e4:	c1 41       	brne	8000610c <nav_file_name+0xcc>
800060e6:	cd 5b       	rjmp	80006090 <nav_file_name+0x50>
            continue;                 // restart the loop
         }
         // here, it is a error system or the string don't match with the file name
         break;
      }
      if( g_b_string_length )
800060e8:	49 09       	lddpc	r9,80006128 <nav_file_name+0xe8>
800060ea:	13 88       	ld.ub	r8,r9[0x0]
800060ec:	30 09       	mov	r9,0
800060ee:	f2 08 18 00 	cp.b	r8,r9
800060f2:	c0 60       	breq	800060fe <nav_file_name+0xbe>
      {
         u16_lgt += FS_SIZE_LFN_ENTRY;
800060f4:	40 08       	lddsp	r8,sp[0x0]
800060f6:	2f 38       	sub	r8,-13
800060f8:	5c 88       	casts.h	r8
800060fa:	50 08       	stdsp	sp[0x0],r8
800060fc:	c0 48       	rjmp	80006104 <nav_file_name+0xc4>
      }
      else
      {
         // Increment the string to store the next part of file name
         sz_name += FS_SIZE_LFN_ENTRY * (Is_unicode? 2 : 1 );
800060fe:	2f 35       	sub	r5,-13
         u8_size_max -= FS_SIZE_LFN_ENTRY;
80006100:	20 d7       	sub	r7,13
80006102:	5c 57       	castu.b	r7
      }
      fs_g_nav_fast.u16_entry_pos_sel_file--;   // Go to the next part of long file name
80006104:	84 18       	ld.sh	r8,r2[0x2]
80006106:	20 18       	sub	r8,1
80006108:	a4 18       	st.h	r2[0x2],r8
8000610a:	cc 4b       	rjmp	80006092 <nav_file_name+0x52>
8000610c:	30 0c       	mov	r12,0

   }  // end of loop while(1)
   return false;
}
8000610e:	2f fd       	sub	sp,-4
80006110:	d8 32       	popm	r0-r7,pc
80006112:	00 00       	add	r0,r0
80006114:	80 00       	ld.sh	r0,r0[0x0]
80006116:	50 e8       	stdsp	sp[0x38],r8
80006118:	00 00       	add	r0,r0
8000611a:	06 d0       	st.w	--r3,r0
8000611c:	80 00       	ld.sh	r0,r0[0x0]
8000611e:	4e 5c       	lddpc	r12,800062b0 <nav_filelist_findname+0x10>
80006120:	80 00       	ld.sh	r0,r0[0x0]
80006122:	44 2c       	lddsp	r12,sp[0x108]
80006124:	80 00       	ld.sh	r0,r0[0x0]
80006126:	42 7c       	lddsp	r12,sp[0x9c]
80006128:	00 00       	add	r0,r0
8000612a:	06 d5       	st.w	--r3,r5
8000612c:	00 00       	add	r0,r0
8000612e:	06 d4       	st.w	--r3,r4

80006130 <nav_filelist_set>:
//! @verbatim
//! Note: if no file is selected then nav_filelist_set( 0 , FS_NEXT ) goes to the first entry of the file list.
//! @endverbatim
//!
Bool  nav_filelist_set( uint16_t u16_nb , Bool b_direction )
{
80006130:	d4 31       	pushm	r0-r7,lr
80006132:	20 4d       	sub	sp,16
80006134:	50 0c       	stdsp	sp[0x0],r12
80006136:	16 90       	mov	r0,r11
   uint16_t   u16_ptr_save_entry;
   uint16_t   u16_save_pos_sel_file;
   Bool  b_save_entry_type;
   Bool  b_find_last_entry = false;

   if ( !fat_check_mount_noopen())
80006138:	f0 1f 00 53 	mcall	80006284 <nav_filelist_set+0x154>
8000613c:	e0 80 00 a1 	breq	8000627e <nav_filelist_set+0x14e>
      return false;

   // Save the current selection
   u16_ptr_save_entry      = fs_g_nav_fast.u16_entry_pos_sel_file;
80006140:	4d 28       	lddpc	r8,80006288 <nav_filelist_set+0x158>
80006142:	90 18       	ld.sh	r8,r8[0x2]
80006144:	50 38       	stdsp	sp[0xc],r8
   u16_save_pos_sel_file   = fs_g_nav.u16_pos_sel_file;
80006146:	4d 28       	lddpc	r8,8000628c <nav_filelist_set+0x15c>
80006148:	f1 0a 00 24 	ld.sh	r10,r8[36]
8000614c:	50 2a       	stdsp	sp[0x8],r10
   b_save_entry_type       = fs_g_nav.b_mode_nav;
8000614e:	f1 38 00 2c 	ld.ub	r8,r8[44]
80006152:	50 18       	stdsp	sp[0x4],r8
80006154:	30 05       	mov	r5,0

   // Loop in directory
   while( 1 )
   {
      if(( FS_FIND_NEXT == b_direction )
80006156:	30 12       	mov	r2,1
80006158:	30 07       	mov	r7,0
      || ( b_find_last_entry ) )
      {
         if ( FS_END_FIND == fs_g_nav_fast.u16_entry_pos_sel_file )
8000615a:	4c c3       	lddpc	r3,80006288 <nav_filelist_set+0x158>
            break;
         }
         if ( 0 == fs_g_nav_fast.u16_entry_pos_sel_file )
         {
            // beginning of directory
            if ( (FS_DIR == fs_g_nav.b_mode_nav ) || fs_g_nav.b_mode_nav_single )
8000615c:	4c c6       	lddpc	r6,8000628c <nav_filelist_set+0x15c>
           continue;
         }
      }

      // Here error, check type of error
      if(( FS_ERR_ENTRY_EMPTY == fs_g_status )
8000615e:	4c d1       	lddpc	r1,80006290 <nav_filelist_set+0x160>
   b_save_entry_type       = fs_g_nav.b_mode_nav;

   // Loop in directory
   while( 1 )
   {
      if(( FS_FIND_NEXT == b_direction )
80006160:	e4 00 18 00 	cp.b	r0,r2
80006164:	5f 04       	sreq	r4
80006166:	ee 05 18 00 	cp.b	r5,r7
8000616a:	5f 18       	srne	r8
8000616c:	e9 e8 10 08 	or	r8,r4,r8
80006170:	ee 08 18 00 	cp.b	r8,r7
80006174:	c0 d0       	breq	8000618e <nav_filelist_set+0x5e>
      || ( b_find_last_entry ) )
      {
         if ( FS_END_FIND == fs_g_nav_fast.u16_entry_pos_sel_file )
80006176:	86 18       	ld.sh	r8,r3[0x2]
80006178:	3f e9       	mov	r9,-2
8000617a:	f2 08 19 00 	cp.h	r8,r9
8000617e:	c0 51       	brne	80006188 <nav_filelist_set+0x58>
         {
            // Too many files in directory (case impossible)
            fs_g_status = FS_ERR_FS;
80006180:	30 89       	mov	r9,8
80006182:	4c 48       	lddpc	r8,80006290 <nav_filelist_set+0x160>
80006184:	b0 89       	st.b	r8[0x0],r9
            break;
80006186:	c7 18       	rjmp	80006268 <nav_filelist_set+0x138>
         }
         fs_g_nav_fast.u16_entry_pos_sel_file++;      // Update entry position
80006188:	2f f8       	sub	r8,-1
8000618a:	a6 18       	st.h	r3[0x2],r8
8000618c:	c1 e8       	rjmp	800061c8 <nav_filelist_set+0x98>
      }
      else
      {
         if ( FS_NO_SEL == fs_g_nav_fast.u16_entry_pos_sel_file )
8000618e:	86 18       	ld.sh	r8,r3[0x2]
80006190:	3f fa       	mov	r10,-1
80006192:	f4 08 19 00 	cp.h	r8,r10
80006196:	c0 51       	brne	800061a0 <nav_filelist_set+0x70>
         {
            // No selected file then previous action impossible
            fs_g_status = FS_ERR_NO_FIND;
80006198:	30 99       	mov	r9,9
8000619a:	4b e8       	lddpc	r8,80006290 <nav_filelist_set+0x160>
8000619c:	b0 89       	st.b	r8[0x0],r9
            break;
8000619e:	c6 58       	rjmp	80006268 <nav_filelist_set+0x138>
         }
         if ( 0 == fs_g_nav_fast.u16_entry_pos_sel_file )
800061a0:	58 08       	cp.w	r8,0
800061a2:	c1 11       	brne	800061c4 <nav_filelist_set+0x94>
         {
            // beginning of directory
            if ( (FS_DIR == fs_g_nav.b_mode_nav ) || fs_g_nav.b_mode_nav_single )
800061a4:	ed 38 00 2c 	ld.ub	r8,r6[44]
800061a8:	ee 08 18 00 	cp.b	r8,r7
800061ac:	c0 80       	breq	800061bc <nav_filelist_set+0x8c>
800061ae:	ed 38 00 2d 	ld.ub	r8,r6[45]
800061b2:	ee 08 18 00 	cp.b	r8,r7
800061b6:	c0 31       	brne	800061bc <nav_filelist_set+0x8c>
800061b8:	30 15       	mov	r5,1
800061ba:	c0 78       	rjmp	800061c8 <nav_filelist_set+0x98>
            {
               // End of directory scan, then no previous action possible
               fs_g_status = FS_ERR_NO_FIND;
800061bc:	30 99       	mov	r9,9
800061be:	4b 58       	lddpc	r8,80006290 <nav_filelist_set+0x160>
800061c0:	b0 89       	st.b	r8[0x0],r9
               break;
800061c2:	c5 38       	rjmp	80006268 <nav_filelist_set+0x138>
            }
            // End of file scan, then find last directory
            b_find_last_entry = true;
         }else{
            fs_g_nav_fast.u16_entry_pos_sel_file--;   // Update entry position
800061c4:	20 18       	sub	r8,1
800061c6:	a6 18       	st.h	r3[0x2],r8
         }
      }

      if( !fat_read_dir())
800061c8:	f0 1f 00 33 	mcall	80006294 <nav_filelist_set+0x164>
800061cc:	c0 71       	brne	800061da <nav_filelist_set+0xaa>
      {
         if( FS_ERR_OUT_LIST != fs_g_status )
800061ce:	03 89       	ld.ub	r9,r1[0x0]
800061d0:	31 a8       	mov	r8,26
800061d2:	f0 09 18 00 	cp.b	r9,r8
800061d6:	c3 00       	breq	80006236 <nav_filelist_set+0x106>
800061d8:	c4 88       	rjmp	80006268 <nav_filelist_set+0x138>
            break; // Error
      }else{
         if ( fat_entry_check( fs_g_nav.b_mode_nav ) )
800061da:	ed 3c 00 2c 	ld.ub	r12,r6[44]
800061de:	f0 1f 00 2f 	mcall	80006298 <nav_filelist_set+0x168>
800061e2:	c1 c0       	breq	8000621a <nav_filelist_set+0xea>
         {
           // HERE, the file entry match with the type seached

           if( b_find_last_entry )
800061e4:	58 05       	cp.w	r5,0
800061e6:	cb d1       	brne	80006160 <nav_filelist_set+0x30>
             continue;  // The search of last directory is on going then continue the search

           // Update position in directory
           if ( FS_FIND_NEXT == b_direction )
800061e8:	58 04       	cp.w	r4,0
800061ea:	c0 70       	breq	800061f8 <nav_filelist_set+0xc8>
              fs_g_nav.u16_pos_sel_file++;
800061ec:	ed 08 00 24 	ld.sh	r8,r6[36]
800061f0:	2f f8       	sub	r8,-1
800061f2:	ed 58 00 24 	st.h	r6[36],r8
800061f6:	c0 68       	rjmp	80006202 <nav_filelist_set+0xd2>
           else
              fs_g_nav.u16_pos_sel_file--;
800061f8:	ed 08 00 24 	ld.sh	r8,r6[36]
800061fc:	20 18       	sub	r8,1
800061fe:	ed 58 00 24 	st.h	r6[36],r8

           if (0 == u16_nb)
80006202:	40 09       	lddsp	r9,sp[0x0]
80006204:	58 09       	cp.w	r9,0
80006206:	c0 51       	brne	80006210 <nav_filelist_set+0xe0>
           {
              // It is the end of move then update file information
              fat_get_entry_info();
80006208:	f0 1f 00 25 	mcall	8000629c <nav_filelist_set+0x16c>
8000620c:	30 1c       	mov	r12,1
              return true;         // NB FILE FIND
8000620e:	c3 88       	rjmp	8000627e <nav_filelist_set+0x14e>
           }
           u16_nb--;
80006210:	40 08       	lddsp	r8,sp[0x0]
80006212:	20 18       	sub	r8,1
80006214:	5c 88       	casts.h	r8
80006216:	50 08       	stdsp	sp[0x0],r8
           continue;
80006218:	ca 4b       	rjmp	80006160 <nav_filelist_set+0x30>
         }
      }

      // Here error, check type of error
      if(( FS_ERR_ENTRY_EMPTY == fs_g_status )
8000621a:	03 88       	ld.ub	r8,r1[0x0]
8000621c:	30 a9       	mov	r9,10
8000621e:	f2 08 18 00 	cp.b	r8,r9
80006222:	5f 09       	sreq	r9
80006224:	31 aa       	mov	r10,26
80006226:	f4 08 18 00 	cp.b	r8,r10
8000622a:	5f 08       	sreq	r8
8000622c:	f3 e8 10 08 	or	r8,r9,r8
80006230:	ee 08 18 00 	cp.b	r8,r7
80006234:	c9 60       	breq	80006160 <nav_filelist_set+0x30>
      || ( FS_ERR_OUT_LIST    == fs_g_status ) )
      {
         // Here, end of the directory
         if( b_find_last_entry )
80006236:	58 05       	cp.w	r5,0
80006238:	c0 50       	breq	80006242 <nav_filelist_set+0x112>
         {
            // Re enable the previous command at the end of directory to find the last directory entry
            b_find_last_entry = false;
            fs_g_nav.b_mode_nav = FS_DIR;
8000623a:	ed 67 00 2c 	st.b	r6[44],r7
8000623e:	30 05       	mov	r5,0
            continue;
80006240:	c9 0b       	rjmp	80006160 <nav_filelist_set+0x30>
         }
         // Here, a next action is on going
         if ( (FS_FILE == fs_g_nav.b_mode_nav) || fs_g_nav.b_mode_nav_single )
80006242:	ed 38 00 2c 	ld.ub	r8,r6[44]
80006246:	e4 08 18 00 	cp.b	r8,r2
8000624a:	c0 60       	breq	80006256 <nav_filelist_set+0x126>
8000624c:	ed 38 00 2d 	ld.ub	r8,r6[45]
80006250:	ee 08 18 00 	cp.b	r8,r7
80006254:	c0 50       	breq	8000625e <nav_filelist_set+0x12e>
         {
            // End of next file action then end of next action
            fs_g_status = FS_ERR_NO_FIND; // No file found
80006256:	30 99       	mov	r9,9
80006258:	48 e8       	lddpc	r8,80006290 <nav_filelist_set+0x160>
8000625a:	b0 89       	st.b	r8[0x0],r9
            break;                        // end of search
8000625c:	c0 68       	rjmp	80006268 <nav_filelist_set+0x138>
         }else{
            // End of next dir action then starts the next file action at the beginning of directory
            fs_g_nav_fast.u16_entry_pos_sel_file = 0xFFFF;
8000625e:	3f f8       	mov	r8,-1
80006260:	a6 18       	st.h	r3[0x2],r8
            fs_g_nav.b_mode_nav = FS_FILE;
80006262:	ed 62 00 2c 	st.b	r6[44],r2
80006266:	c7 db       	rjmp	80006160 <nav_filelist_set+0x30>
         }
      }
   }  // end of loop while(1)

   fs_g_nav.b_mode_nav                    = b_save_entry_type;
80006268:	48 98       	lddpc	r8,8000628c <nav_filelist_set+0x15c>
8000626a:	40 1a       	lddsp	r10,sp[0x4]
8000626c:	f1 6a 00 2c 	st.b	r8[44],r10
   fs_g_nav_fast.u16_entry_pos_sel_file   = u16_ptr_save_entry;
80006270:	48 69       	lddpc	r9,80006288 <nav_filelist_set+0x158>
80006272:	40 3a       	lddsp	r10,sp[0xc]
80006274:	b2 1a       	st.h	r9[0x2],r10
   fs_g_nav.u16_pos_sel_file              = u16_save_pos_sel_file;
80006276:	40 29       	lddsp	r9,sp[0x8]
80006278:	f1 59 00 24 	st.h	r8[36],r9
8000627c:	30 0c       	mov	r12,0
   return false;
}
8000627e:	2f cd       	sub	sp,-16
80006280:	d8 32       	popm	r0-r7,pc
80006282:	00 00       	add	r0,r0
80006284:	80 00       	ld.sh	r0,r0[0x0]
80006286:	51 48       	stdsp	sp[0x50],r8
80006288:	00 00       	add	r0,r0
8000628a:	06 d0       	st.w	--r3,r0
8000628c:	00 00       	add	r0,r0
8000628e:	06 84       	andn	r4,r3
80006290:	00 00       	add	r0,r0
80006292:	06 d4       	st.w	--r3,r4
80006294:	80 00       	ld.sh	r0,r0[0x0]
80006296:	4e 5c       	lddpc	r12,80006428 <nav_dir_cd+0x34>
80006298:	80 00       	ld.sh	r0,r0[0x0]
8000629a:	45 8c       	lddsp	r12,sp[0x160]
8000629c:	80 00       	ld.sh	r0,r0[0x0]
8000629e:	45 44       	lddsp	r4,sp[0x150]

800062a0 <nav_filelist_findname>:
//! @verbatim
//! This function starts a search at the next position of the current in file list
//! @endverbatim
//!
Bool  nav_filelist_findname( const FS_STRING sz_name , Bool b_match_case )
{
800062a0:	d4 21       	pushm	r4-r7,lr
800062a2:	18 95       	mov	r5,r12
800062a4:	16 94       	mov	r4,r11
   while( 1 )
   {
      if ( !nav_filelist_set( 0, FS_FIND_NEXT ))
800062a6:	30 16       	mov	r6,1
800062a8:	30 07       	mov	r7,0
800062aa:	0c 9b       	mov	r11,r6
800062ac:	0e 9c       	mov	r12,r7
800062ae:	f0 1f 00 07 	mcall	800062c8 <nav_filelist_findname+0x28>
800062b2:	c0 90       	breq	800062c4 <nav_filelist_findname+0x24>
         return false;
      if ( nav_file_name( sz_name , 0 , FS_NAME_CHECK , b_match_case ))
800062b4:	08 99       	mov	r9,r4
800062b6:	0e 9a       	mov	r10,r7
800062b8:	0e 9b       	mov	r11,r7
800062ba:	0a 9c       	mov	r12,r5
800062bc:	f0 1f 00 04 	mcall	800062cc <nav_filelist_findname+0x2c>
800062c0:	cf 50       	breq	800062aa <nav_filelist_findname+0xa>
800062c2:	30 1c       	mov	r12,1
         return true;
   }
}
800062c4:	d8 22       	popm	r4-r7,pc
800062c6:	00 00       	add	r0,r0
800062c8:	80 00       	ld.sh	r0,r0[0x0]
800062ca:	61 30       	ld.w	r0,r0[0x4c]
800062cc:	80 00       	ld.sh	r0,r0[0x0]
800062ce:	60 40       	ld.w	r0,r0[0x10]

800062d0 <nav_filelist_reset>:
//!
//! @return  false in case of error, see global value "fs_g_status" for more detail
//! @return  true otherwise
//!
Bool  nav_filelist_reset( void )
{
800062d0:	d4 01       	pushm	lr
   if ( !fat_check_mount_noopen())
800062d2:	f0 1f 00 04 	mcall	800062e0 <nav_filelist_reset+0x10>
800062d6:	c0 40       	breq	800062de <nav_filelist_reset+0xe>
      return false;

   // No file selected and reset navigation
   fat_clear_entry_info_and_ptr();
800062d8:	f0 1f 00 03 	mcall	800062e4 <nav_filelist_reset+0x14>
800062dc:	30 1c       	mov	r12,1
   return true;
}
800062de:	d8 02       	popm	pc
800062e0:	80 00       	ld.sh	r0,r0[0x0]
800062e2:	51 48       	stdsp	sp[0x50],r8
800062e4:	80 00       	ld.sh	r0,r0[0x0]
800062e6:	42 00       	lddsp	r0,sp[0x80]

800062e8 <nav_file_create>:
//! @verbatim
//! If you ues this routine to create a file, then you must called file_open() to open this new file
//! @endverbatim
//!
Bool  nav_file_create( const FS_STRING sz_name  )
{
800062e8:	eb cd 40 80 	pushm	r7,lr
800062ec:	18 97       	mov	r7,r12
   // Check if the name already exists
   if (!nav_filelist_reset())
800062ee:	f0 1f 00 13 	mcall	80006338 <nav_file_create+0x50>
800062f2:	c2 10       	breq	80006334 <nav_file_create+0x4c>
      return false;
   if (nav_filelist_findname(sz_name , false))
800062f4:	30 0b       	mov	r11,0
800062f6:	0e 9c       	mov	r12,r7
800062f8:	f0 1f 00 11 	mcall	8000633c <nav_file_create+0x54>
800062fc:	c0 60       	breq	80006308 <nav_file_create+0x20>
   {
      fs_g_status = FS_ERR_FILE_EXIST;
800062fe:	32 a9       	mov	r9,42
80006300:	49 08       	lddpc	r8,80006340 <nav_file_create+0x58>
80006302:	b0 89       	st.b	r8[0x0],r9
80006304:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
      return false;  // File exist -> it is not possible to create this name
   }
   // FYC: here, the selection is at the end of the list
   // Create name entrys
   if ( !fat_create_entry_file_name( sz_name ))
80006308:	0e 9c       	mov	r12,r7
8000630a:	f0 1f 00 0f 	mcall	80006344 <nav_file_create+0x5c>
8000630e:	c1 30       	breq	80006334 <nav_file_create+0x4c>
      return false; // error
   // By default the information about the new file is NULL
   fs_g_nav_entry.u32_cluster = 0;     // No first cluster
80006310:	48 e8       	lddpc	r8,80006348 <nav_file_create+0x60>
80006312:	30 09       	mov	r9,0
80006314:	91 19       	st.w	r8[0x4],r9
   fs_g_nav_entry.u32_size    = 0;     // The size is null
80006316:	91 29       	st.w	r8[0x8],r9
   fs_g_nav_entry.u8_attr     = 0;     // Attribut is a file
80006318:	b0 a9       	st.b	r8[0x2],r9

   // It is the last FILE of the list
   fs_g_nav.u16_pos_sel_file++;
8000631a:	48 d8       	lddpc	r8,8000634c <nav_file_create+0x64>
8000631c:	f1 09 00 24 	ld.sh	r9,r8[36]
80006320:	2f f9       	sub	r9,-1
80006322:	f1 59 00 24 	st.h	r8[36],r9
   fs_g_nav.b_mode_nav = FS_FILE;
80006326:	30 19       	mov	r9,1
80006328:	f1 69 00 2c 	st.b	r8[44],r9
   return fat_cache_flush();
8000632c:	f0 1f 00 09 	mcall	80006350 <nav_file_create+0x68>
80006330:	e3 cd 80 80 	ldm	sp++,r7,pc
80006334:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80006338:	80 00       	ld.sh	r0,r0[0x0]
8000633a:	62 d0       	ld.w	r0,r1[0x34]
8000633c:	80 00       	ld.sh	r0,r0[0x0]
8000633e:	62 a0       	ld.w	r0,r1[0x28]
80006340:	00 00       	add	r0,r0
80006342:	06 d4       	st.w	--r3,r4
80006344:	80 00       	ld.sh	r0,r0[0x0]
80006346:	5b 10       	cp.w	r0,-15
80006348:	00 00       	add	r0,r0
8000634a:	04 44       	or	r4,r2
8000634c:	00 00       	add	r0,r0
8000634e:	06 84       	andn	r4,r3
80006350:	80 00       	ld.sh	r0,r0[0x0]
80006352:	47 c0       	lddsp	r0,sp[0x1f0]

80006354 <nav_dir_gotoparent>:
//! After, the file list changes and contains the files and directories of the new directory.
//! By default, the file selected in file list is the previous (children) directory.
//! @endverbatim
//!
Bool  nav_dir_gotoparent( void )
{
80006354:	d4 21       	pushm	r4-r7,lr
   uint32_t u32_cluster_old_dir;

   if (!fat_check_mount_noopen())
80006356:	f0 1f 00 1f 	mcall	800063d0 <nav_dir_gotoparent+0x7c>
8000635a:	c3 80       	breq	800063ca <nav_dir_gotoparent+0x76>
      return false;

   if (0 == fs_g_nav.u32_cluster_sel_dir)
8000635c:	49 e8       	lddpc	r8,800063d4 <nav_dir_gotoparent+0x80>
8000635e:	70 88       	ld.w	r8,r8[0x20]
80006360:	58 08       	cp.w	r8,0
80006362:	c0 51       	brne	8000636c <nav_dir_gotoparent+0x18>
   {
      fs_g_status = FS_ERR_IS_ROOT;        // There aren't parent
80006364:	31 99       	mov	r9,25
80006366:	49 d8       	lddpc	r8,800063d8 <nav_dir_gotoparent+0x84>
80006368:	b0 89       	st.b	r8[0x0],r9
8000636a:	d8 2a       	popm	r4-r7,pc,r12=0
      return false;
   }

   // Select and read information about directory ".."
   fs_g_nav_fast.u16_entry_pos_sel_file = 1;
8000636c:	30 19       	mov	r9,1
8000636e:	49 c8       	lddpc	r8,800063dc <nav_dir_gotoparent+0x88>
80006370:	b0 19       	st.h	r8[0x2],r9
   if ( !fat_read_dir())
80006372:	f0 1f 00 1c 	mcall	800063e0 <nav_dir_gotoparent+0x8c>
80006376:	c2 a0       	breq	800063ca <nav_dir_gotoparent+0x76>
      return false;
   fat_get_entry_info();
80006378:	f0 1f 00 1b 	mcall	800063e4 <nav_dir_gotoparent+0x90>
   // Save the children directory cluster
   u32_cluster_old_dir = fs_g_nav.u32_cluster_sel_dir;
8000637c:	49 68       	lddpc	r8,800063d4 <nav_dir_gotoparent+0x80>
8000637e:	70 87       	ld.w	r7,r8[0x20]

   // Select the parent directory via information present in the current directory ".."
   fs_g_nav.u32_cluster_sel_dir = fs_g_nav_entry.u32_cluster;
80006380:	49 a9       	lddpc	r9,800063e8 <nav_dir_gotoparent+0x94>
80006382:	72 19       	ld.w	r9,r9[0x4]
80006384:	91 89       	st.w	r8[0x20],r9

   // Select the children directory in new directory (=parent directory)
   if( false == nav_filelist_reset())
80006386:	f0 1f 00 1a 	mcall	800063ec <nav_dir_gotoparent+0x98>
8000638a:	c2 00       	breq	800063ca <nav_dir_gotoparent+0x76>
      return false;
   if( fs_g_nav.b_mode_nav_single && (FS_DIR != fs_g_nav.b_mode_nav) )
8000638c:	49 28       	lddpc	r8,800063d4 <nav_dir_gotoparent+0x80>
8000638e:	f1 39 00 2d 	ld.ub	r9,r8[45]
80006392:	30 08       	mov	r8,0
80006394:	f0 09 18 00 	cp.b	r9,r8
80006398:	c0 d0       	breq	800063b2 <nav_dir_gotoparent+0x5e>
8000639a:	48 f8       	lddpc	r8,800063d4 <nav_dir_gotoparent+0x80>
8000639c:	f1 39 00 2c 	ld.ub	r9,r8[44]
800063a0:	30 08       	mov	r8,0
800063a2:	f0 09 18 00 	cp.b	r9,r8
800063a6:	c0 60       	breq	800063b2 <nav_dir_gotoparent+0x5e>
800063a8:	c1 28       	rjmp	800063cc <nav_dir_gotoparent+0x78>
      return true;
   
   while( nav_filelist_set( 0 , FS_FIND_NEXT ) )
   {
      if (fs_g_nav_entry.u32_cluster == u32_cluster_old_dir)
800063aa:	6c 18       	ld.w	r8,r6[0x4]
800063ac:	0e 38       	cp.w	r8,r7
800063ae:	c0 51       	brne	800063b8 <nav_dir_gotoparent+0x64>
800063b0:	c0 e8       	rjmp	800063cc <nav_dir_gotoparent+0x78>
   if( false == nav_filelist_reset())
      return false;
   if( fs_g_nav.b_mode_nav_single && (FS_DIR != fs_g_nav.b_mode_nav) )
      return true;
   
   while( nav_filelist_set( 0 , FS_FIND_NEXT ) )
800063b2:	30 15       	mov	r5,1
800063b4:	30 04       	mov	r4,0
   {
      if (fs_g_nav_entry.u32_cluster == u32_cluster_old_dir)
800063b6:	48 d6       	lddpc	r6,800063e8 <nav_dir_gotoparent+0x94>
   if( false == nav_filelist_reset())
      return false;
   if( fs_g_nav.b_mode_nav_single && (FS_DIR != fs_g_nav.b_mode_nav) )
      return true;
   
   while( nav_filelist_set( 0 , FS_FIND_NEXT ) )
800063b8:	0a 9b       	mov	r11,r5
800063ba:	08 9c       	mov	r12,r4
800063bc:	f0 1f 00 0d 	mcall	800063f0 <nav_dir_gotoparent+0x9c>
800063c0:	cf 51       	brne	800063aa <nav_dir_gotoparent+0x56>
   {
      if (fs_g_nav_entry.u32_cluster == u32_cluster_old_dir)
         return true;         // It is the children directory
   }
   fs_g_status = FS_ERR_FS;
800063c2:	30 89       	mov	r9,8
800063c4:	48 58       	lddpc	r8,800063d8 <nav_dir_gotoparent+0x84>
800063c6:	b0 89       	st.b	r8[0x0],r9
   return false;
800063c8:	d8 22       	popm	r4-r7,pc
800063ca:	d8 2a       	popm	r4-r7,pc,r12=0
800063cc:	da 2a       	popm	r4-r7,pc,r12=1
800063ce:	00 00       	add	r0,r0
800063d0:	80 00       	ld.sh	r0,r0[0x0]
800063d2:	51 48       	stdsp	sp[0x50],r8
800063d4:	00 00       	add	r0,r0
800063d6:	06 84       	andn	r4,r3
800063d8:	00 00       	add	r0,r0
800063da:	06 d4       	st.w	--r3,r4
800063dc:	00 00       	add	r0,r0
800063de:	06 d0       	st.w	--r3,r0
800063e0:	80 00       	ld.sh	r0,r0[0x0]
800063e2:	4e 5c       	lddpc	r12,80006574 <nav_dir_make+0x3c>
800063e4:	80 00       	ld.sh	r0,r0[0x0]
800063e6:	45 44       	lddsp	r4,sp[0x150]
800063e8:	00 00       	add	r0,r0
800063ea:	04 44       	or	r4,r2
800063ec:	80 00       	ld.sh	r0,r0[0x0]
800063ee:	62 d0       	ld.w	r0,r1[0x34]
800063f0:	80 00       	ld.sh	r0,r0[0x0]
800063f2:	61 30       	ld.w	r0,r0[0x4c]

800063f4 <nav_dir_cd>:
//! After this routine the file list changes and contains the files and directories of the new directory.
//! By default no file is selected.
//! @endverbatim
//!
Bool  nav_dir_cd( void )
{
800063f4:	d4 01       	pushm	lr
   if ( !fat_check_mount_select_noopen())
800063f6:	f0 1f 00 0a 	mcall	8000641c <nav_dir_cd+0x28>
800063fa:	c1 00       	breq	8000641a <nav_dir_cd+0x26>
      return false;

   // The current selection, is it a directory ?
   if ( !fat_entry_is_dir())
800063fc:	f0 1f 00 09 	mcall	80006420 <nav_dir_cd+0x2c>
80006400:	c0 d0       	breq	8000641a <nav_dir_cd+0x26>
      return false;

   // Select the current directory
   fs_g_nav.u16_entry_pos_sel_dir = fs_g_nav_fast.u16_entry_pos_sel_file;
80006402:	48 98       	lddpc	r8,80006424 <nav_dir_cd+0x30>
80006404:	48 99       	lddpc	r9,80006428 <nav_dir_cd+0x34>
80006406:	92 19       	ld.sh	r9,r9[0x2]
80006408:	f1 59 00 1c 	st.h	r8[28],r9
   fs_g_nav.u32_cluster_sel_dir = fs_g_nav_entry.u32_cluster;
8000640c:	48 89       	lddpc	r9,8000642c <nav_dir_cd+0x38>
8000640e:	72 19       	ld.w	r9,r9[0x4]
80006410:	91 89       	st.w	r8[0x20],r9

   // Reset file list
   if( false == nav_filelist_reset())
80006412:	f0 1f 00 08 	mcall	80006430 <nav_dir_cd+0x3c>
80006416:	5f 1c       	srne	r12
80006418:	d8 02       	popm	pc
8000641a:	d8 0a       	popm	pc,r12=0
8000641c:	80 00       	ld.sh	r0,r0[0x0]
8000641e:	51 24       	stdsp	sp[0x48],r4
80006420:	80 00       	ld.sh	r0,r0[0x0]
80006422:	41 e8       	lddsp	r8,sp[0x78]
80006424:	00 00       	add	r0,r0
80006426:	06 84       	andn	r4,r3
80006428:	00 00       	add	r0,r0
8000642a:	06 d0       	st.w	--r3,r0
8000642c:	00 00       	add	r0,r0
8000642e:	04 44       	or	r4,r2
80006430:	80 00       	ld.sh	r0,r0[0x0]
80006432:	62 d0       	ld.w	r0,r1[0x34]

80006434 <nav_filelist_first>:
//!
//! @return  false in case of error, see global value "fs_g_status" for more detail
//! @return  true otherwise
//!
Bool  nav_filelist_first( Bool b_type )
{
80006434:	d4 21       	pushm	r4-r7,lr
80006436:	18 97       	mov	r7,r12
   // Reset position
   if ( !nav_filelist_reset())
80006438:	f0 1f 00 0b 	mcall	80006464 <nav_filelist_first+0x30>
8000643c:	c0 81       	brne	8000644c <nav_filelist_first+0x18>
8000643e:	d8 22       	popm	r4-r7,pc
      return false;
   // Find the first file or directory
   while( nav_filelist_set( 0 , FS_FIND_NEXT ) )
   {
      if( b_type == fs_g_nav.b_mode_nav )
80006440:	ed 38 00 2c 	ld.ub	r8,r6[44]
80006444:	ee 08 18 00 	cp.b	r8,r7
80006448:	c0 51       	brne	80006452 <nav_filelist_first+0x1e>
8000644a:	da 2a       	popm	r4-r7,pc,r12=1
{
   // Reset position
   if ( !nav_filelist_reset())
      return false;
   // Find the first file or directory
   while( nav_filelist_set( 0 , FS_FIND_NEXT ) )
8000644c:	30 15       	mov	r5,1
8000644e:	30 04       	mov	r4,0
   {
      if( b_type == fs_g_nav.b_mode_nav )
80006450:	48 66       	lddpc	r6,80006468 <nav_filelist_first+0x34>
{
   // Reset position
   if ( !nav_filelist_reset())
      return false;
   // Find the first file or directory
   while( nav_filelist_set( 0 , FS_FIND_NEXT ) )
80006452:	0a 9b       	mov	r11,r5
80006454:	08 9c       	mov	r12,r4
80006456:	f0 1f 00 06 	mcall	8000646c <nav_filelist_first+0x38>
8000645a:	cf 31       	brne	80006440 <nav_filelist_first+0xc>
   {
      if( b_type == fs_g_nav.b_mode_nav )
         return true;   // First file or directory found
   }
   fs_g_status = FS_ERR_NO_FIND;
8000645c:	30 99       	mov	r9,9
8000645e:	48 58       	lddpc	r8,80006470 <nav_filelist_first+0x3c>
80006460:	b0 89       	st.b	r8[0x0],r9
   return false;
}
80006462:	d8 22       	popm	r4-r7,pc
80006464:	80 00       	ld.sh	r0,r0[0x0]
80006466:	62 d0       	ld.w	r0,r1[0x34]
80006468:	00 00       	add	r0,r0
8000646a:	06 84       	andn	r4,r3
8000646c:	80 00       	ld.sh	r0,r0[0x0]
8000646e:	61 30       	ld.w	r0,r0[0x4c]
80006470:	00 00       	add	r0,r0
80006472:	06 d4       	st.w	--r3,r4

80006474 <nav_filelist_nb>:
//!                     FS_FILE to compute the number of files <br>
//!
//! @return    number of files or directories in file list
//!
uint16_t   nav_filelist_nb( Bool b_type )
{
80006474:	d4 31       	pushm	r0-r7,lr
80006476:	18 91       	mov	r1,r12
   uint16_t   u16_save_position;
   uint16_t   u16_save_number_dir;
   uint16_t   u16_save_number_file;

   // Save current position
   u16_save_position = fs_g_nav.u16_pos_sel_file;
80006478:	49 98       	lddpc	r8,800064dc <nav_filelist_nb+0x68>
8000647a:	f1 00 00 24 	ld.sh	r0,r8[36]
   // Reset position
   if ( !nav_filelist_reset())
8000647e:	f0 1f 00 19 	mcall	800064e0 <nav_filelist_nb+0x6c>
80006482:	c0 31       	brne	80006488 <nav_filelist_nb+0x14>
80006484:	30 04       	mov	r4,0
80006486:	c2 88       	rjmp	800064d6 <nav_filelist_nb+0x62>
80006488:	30 04       	mov	r4,0
8000648a:	08 97       	mov	r7,r4
      return 0;
   // Scan all directory
   u16_save_number_dir  = 0;
   u16_save_number_file = 0;
   while( nav_filelist_set( 0 , FS_FIND_NEXT ) )
8000648c:	30 13       	mov	r3,1
8000648e:	08 92       	mov	r2,r4
   {
      if( FS_FILE == fs_g_nav.b_mode_nav )
80006490:	49 36       	lddpc	r6,800064dc <nav_filelist_nb+0x68>
80006492:	30 15       	mov	r5,1
80006494:	c0 b8       	rjmp	800064aa <nav_filelist_nb+0x36>
80006496:	ed 38 00 2c 	ld.ub	r8,r6[44]
8000649a:	ea 08 18 00 	cp.b	r8,r5
8000649e:	c0 41       	brne	800064a6 <nav_filelist_nb+0x32>
         u16_save_number_file++;    // It is a file
800064a0:	2f f4       	sub	r4,-1
800064a2:	5c 84       	casts.h	r4
800064a4:	c0 38       	rjmp	800064aa <nav_filelist_nb+0x36>
      else
         u16_save_number_dir++;     // It is a directory
800064a6:	2f f7       	sub	r7,-1
800064a8:	5c 87       	casts.h	r7
   if ( !nav_filelist_reset())
      return 0;
   // Scan all directory
   u16_save_number_dir  = 0;
   u16_save_number_file = 0;
   while( nav_filelist_set( 0 , FS_FIND_NEXT ) )
800064aa:	06 9b       	mov	r11,r3
800064ac:	04 9c       	mov	r12,r2
800064ae:	f0 1f 00 0e 	mcall	800064e4 <nav_filelist_nb+0x70>
800064b2:	cf 21       	brne	80006496 <nav_filelist_nb+0x22>
         u16_save_number_file++;    // It is a file
      else
         u16_save_number_dir++;     // It is a directory
   }
   // Restore previous position
   nav_filelist_reset();
800064b4:	f0 1f 00 0b 	mcall	800064e0 <nav_filelist_nb+0x6c>
   if ( u16_save_position != FS_NO_SEL )
800064b8:	3f f8       	mov	r8,-1
800064ba:	f0 00 19 00 	cp.h	r0,r8
800064be:	c0 60       	breq	800064ca <nav_filelist_nb+0x56>
   {
      nav_filelist_set( u16_save_position , FS_FIND_NEXT );
800064c0:	30 1b       	mov	r11,1
800064c2:	f9 d0 c0 10 	bfextu	r12,r0,0x0,0x10
800064c6:	f0 1f 00 08 	mcall	800064e4 <nav_filelist_nb+0x70>
   }
   // Return the value asked
   if( FS_FILE == b_type )
800064ca:	30 18       	mov	r8,1
800064cc:	5c 87       	casts.h	r7
800064ce:	e2 08 18 00 	cp.b	r8,r1
800064d2:	ee 04 17 10 	movne	r4,r7
      return u16_save_number_file;
   else
      return u16_save_number_dir;
}
800064d6:	08 9c       	mov	r12,r4
800064d8:	d8 32       	popm	r0-r7,pc
800064da:	00 00       	add	r0,r0
800064dc:	00 00       	add	r0,r0
800064de:	06 84       	andn	r4,r3
800064e0:	80 00       	ld.sh	r0,r0[0x0]
800064e2:	62 d0       	ld.w	r0,r1[0x34]
800064e4:	80 00       	ld.sh	r0,r0[0x0]
800064e6:	61 30       	ld.w	r0,r0[0x4c]

800064e8 <nav_filelist_last>:
//!
//! @return  false in case of error, see global value "fs_g_status" for more detail
//! @return  true otherwise
//!
Bool  nav_filelist_last( Bool b_type )
{
800064e8:	eb cd 40 c0 	pushm	r6-r7,lr
800064ec:	18 96       	mov	r6,r12
   uint16_t u16_nb;

   // Get number of file or directory
   u16_nb = nav_filelist_nb( b_type  );
800064ee:	f0 1f 00 0f 	mcall	80006528 <nav_filelist_last+0x40>
800064f2:	ef dc b0 10 	bfexts	r7,r12,0x0,0x10
   if( 0 == u16_nb )
800064f6:	c0 61       	brne	80006502 <nav_filelist_last+0x1a>
   {
      fs_g_status = FS_ERR_NO_FIND;
800064f8:	30 99       	mov	r9,9
800064fa:	48 d8       	lddpc	r8,8000652c <nav_filelist_last+0x44>
800064fc:	b0 89       	st.b	r8[0x0],r9
800064fe:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
      return false;  // NO FILE FOUND
   }
   // Go to the first file or directory
   if ( !nav_filelist_first( b_type ))
80006502:	0c 9c       	mov	r12,r6
80006504:	f0 1f 00 0b 	mcall	80006530 <nav_filelist_last+0x48>
80006508:	c0 d0       	breq	80006522 <nav_filelist_last+0x3a>
      return false;
   // If there are more one file or directory, then go to at the last of list
   if( 1 == u16_nb )
8000650a:	30 18       	mov	r8,1
8000650c:	f0 07 19 00 	cp.h	r7,r8
80006510:	c0 31       	brne	80006516 <nav_filelist_last+0x2e>
80006512:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
      return true;
   u16_nb -= 2;
   return nav_filelist_set( u16_nb , FS_FIND_NEXT );
80006516:	0e 9c       	mov	r12,r7
80006518:	20 2c       	sub	r12,2
8000651a:	30 1b       	mov	r11,1
8000651c:	5c 7c       	castu.h	r12
8000651e:	f0 1f 00 06 	mcall	80006534 <nav_filelist_last+0x4c>
}
80006522:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80006526:	00 00       	add	r0,r0
80006528:	80 00       	ld.sh	r0,r0[0x0]
8000652a:	64 74       	ld.w	r4,r2[0x1c]
8000652c:	00 00       	add	r0,r0
8000652e:	06 d4       	st.w	--r3,r4
80006530:	80 00       	ld.sh	r0,r0[0x0]
80006532:	64 34       	ld.w	r4,r2[0xc]
80006534:	80 00       	ld.sh	r0,r0[0x0]
80006536:	61 30       	ld.w	r0,r0[0x4c]

80006538 <nav_dir_make>:
//!
//! @return    false in case of error, see global value "fs_g_status" for more detail
//! @return    true otherwise
//!
Bool  nav_dir_make( const FS_STRING sz_name  )
{
80006538:	eb cd 40 80 	pushm	r7,lr
8000653c:	18 97       	mov	r7,r12
   if ( !fat_check_mount_noopen())
8000653e:	f0 1f 00 18 	mcall	8000659c <nav_dir_make+0x64>
80006542:	c2 b0       	breq	80006598 <nav_dir_make+0x60>
      return false;

   // Create an entry file
   if ( !nav_file_create( sz_name ))
80006544:	0e 9c       	mov	r12,r7
80006546:	f0 1f 00 17 	mcall	800065a0 <nav_dir_make+0x68>
8000654a:	c2 70       	breq	80006598 <nav_dir_make+0x60>
      return false;

   // Allocate one cluster for the new directory
   MSB0(fs_g_seg.u32_addr)=0xFF;    // It is a new cluster list
8000654c:	49 68       	lddpc	r8,800065a4 <nav_dir_make+0x6c>
8000654e:	3f f9       	mov	r9,-1
80006550:	b0 89       	st.b	r8[0x0],r9
   fs_g_seg.u32_size_or_pos = 1;    // Only one sector (= one cluster)
80006552:	30 19       	mov	r9,1
80006554:	91 19       	st.w	r8[0x4],r9
   if ( !fat_allocfreespace())
80006556:	f0 1f 00 15 	mcall	800065a8 <nav_dir_make+0x70>
8000655a:	c0 71       	brne	80006568 <nav_dir_make+0x30>
   {
      fat_delete_file( false );
8000655c:	f0 1f 00 14 	mcall	800065ac <nav_dir_make+0x74>
      fat_cache_flush();
80006560:	f0 1f 00 14 	mcall	800065b0 <nav_dir_make+0x78>
80006564:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
      return false;
   }
   
   // Save information about the new directory
   fs_g_nav_entry.u32_cluster = fs_g_seg.u32_addr; // First cluster of the directory returned by alloc_free_space
80006568:	49 38       	lddpc	r8,800065b4 <nav_dir_make+0x7c>
8000656a:	48 f9       	lddpc	r9,800065a4 <nav_dir_make+0x6c>
8000656c:	72 09       	ld.w	r9,r9[0x0]
8000656e:	91 19       	st.w	r8[0x4],r9
   fs_g_nav_entry.u32_size    = 0;                 // The directory size is null
80006570:	30 09       	mov	r9,0
80006572:	91 29       	st.w	r8[0x8],r9
   fs_g_nav_entry.u8_attr     = FS_ATTR_DIRECTORY; // Directory attribut
80006574:	31 09       	mov	r9,16
80006576:	b0 a9       	st.b	r8[0x2],r9

   // Initialize the values in the new directory
   if ( !fat_initialize_dir())
80006578:	f0 1f 00 10 	mcall	800065b8 <nav_dir_make+0x80>
8000657c:	c0 e0       	breq	80006598 <nav_dir_make+0x60>
      return false;

   // Write directory information in her entry file
   if ( !fat_read_dir())
8000657e:	f0 1f 00 10 	mcall	800065bc <nav_dir_make+0x84>
80006582:	c0 b0       	breq	80006598 <nav_dir_make+0x60>
      return false;
   fat_write_entry_file();
80006584:	f0 1f 00 0f 	mcall	800065c0 <nav_dir_make+0x88>
   if( !fat_cache_flush())
80006588:	f0 1f 00 0a 	mcall	800065b0 <nav_dir_make+0x78>
8000658c:	c0 60       	breq	80006598 <nav_dir_make+0x60>
      return false;

   // Go to position of new directory (it is the last directory)
   return nav_filelist_last( FS_DIR );
8000658e:	30 0c       	mov	r12,0
80006590:	f0 1f 00 0d 	mcall	800065c4 <nav_dir_make+0x8c>
80006594:	e3 cd 80 80 	ldm	sp++,r7,pc
80006598:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
8000659c:	80 00       	ld.sh	r0,r0[0x0]
8000659e:	51 48       	stdsp	sp[0x50],r8
800065a0:	80 00       	ld.sh	r0,r0[0x0]
800065a2:	62 e8       	ld.w	r8,r1[0x38]
800065a4:	00 00       	add	r0,r0
800065a6:	07 2c       	ld.uh	r12,r3++
800065a8:	80 00       	ld.sh	r0,r0[0x0]
800065aa:	56 08       	stdsp	sp[0x180],r8
800065ac:	80 00       	ld.sh	r0,r0[0x0]
800065ae:	54 14       	stdsp	sp[0x104],r4
800065b0:	80 00       	ld.sh	r0,r0[0x0]
800065b2:	47 c0       	lddsp	r0,sp[0x1f0]
800065b4:	00 00       	add	r0,r0
800065b6:	04 44       	or	r4,r2
800065b8:	80 00       	ld.sh	r0,r0[0x0]
800065ba:	52 ac       	stdsp	sp[0xa8],r12
800065bc:	80 00       	ld.sh	r0,r0[0x0]
800065be:	4e 5c       	lddpc	r12,80006750 <nav_setcwd+0x90>
800065c0:	80 00       	ld.sh	r0,r0[0x0]
800065c2:	46 1c       	lddsp	r12,sp[0x184]
800065c4:	80 00       	ld.sh	r0,r0[0x0]
800065c6:	64 e8       	ld.w	r8,r2[0x38]

800065c8 <nav_partition_mount>:
//! then the mount routine selects the first partition supported by file system. <br>
//! After mount, the file list contains files and directories of ROOT directory
//! @endverbatim
//!
Bool  nav_partition_mount( void )
{
800065c8:	d4 01       	pushm	lr
   if ( !fat_check_noopen() )
800065ca:	f0 1f 00 0a 	mcall	800065f0 <nav_partition_mount+0x28>
800065ce:	c0 f0       	breq	800065ec <nav_partition_mount+0x24>
      return false;

   if( FS_TYPE_FAT_UNM != fs_g_nav_fast.u8_type_fat)
800065d0:	48 98       	lddpc	r8,800065f4 <nav_partition_mount+0x2c>
800065d2:	11 89       	ld.ub	r9,r8[0x0]
800065d4:	30 08       	mov	r8,0
800065d6:	f0 09 18 00 	cp.b	r9,r8
800065da:	c0 70       	breq	800065e8 <nav_partition_mount+0x20>
   {
      // Already mounted
      // Go to root directory
      fs_g_nav.u32_cluster_sel_dir   = 0;
800065dc:	30 09       	mov	r9,0
800065de:	48 78       	lddpc	r8,800065f8 <nav_partition_mount+0x30>
800065e0:	91 89       	st.w	r8[0x20],r9
      // No file is selected by default
      fat_clear_entry_info_and_ptr();
800065e2:	f0 1f 00 07 	mcall	800065fc <nav_partition_mount+0x34>
800065e6:	da 0a       	popm	pc,r12=1
      return true;
   }

   return fat_mount();
800065e8:	f0 1f 00 06 	mcall	80006600 <nav_partition_mount+0x38>
}
800065ec:	d8 02       	popm	pc
800065ee:	00 00       	add	r0,r0
800065f0:	80 00       	ld.sh	r0,r0[0x0]
800065f2:	50 74       	stdsp	sp[0x1c],r4
800065f4:	00 00       	add	r0,r0
800065f6:	06 d0       	st.w	--r3,r0
800065f8:	00 00       	add	r0,r0
800065fa:	06 84       	andn	r4,r3
800065fc:	80 00       	ld.sh	r0,r0[0x0]
800065fe:	42 00       	lddsp	r0,sp[0x80]
80006600:	80 00       	ld.sh	r0,r0[0x0]
80006602:	5b b8       	cp.w	r8,-5

80006604 <nav_dir_root>:
//!
//! @return  false in case of error, see global value "fs_g_status" for more detail
//! @return  true otherwise
//!
Bool  nav_dir_root( void )
{
80006604:	d4 01       	pushm	lr
   return nav_partition_mount();
80006606:	f0 1f 00 02 	mcall	8000660c <nav_dir_root+0x8>
}
8000660a:	d8 02       	popm	pc
8000660c:	80 00       	ld.sh	r0,r0[0x0]
8000660e:	65 c8       	ld.w	r8,r2[0x70]

80006610 <nav_drive_set>:
//!
//! @return    false in case of error, see global value "fs_g_status" for more detail
//! @return    true otherwise
//!
Bool  nav_drive_set( uint8_t u8_number )
{
80006610:	eb cd 40 80 	pushm	r7,lr
80006614:	18 97       	mov	r7,r12
   if ( !fat_check_noopen() )
80006616:	f0 1f 00 0f 	mcall	80006650 <nav_drive_set+0x40>
8000661a:	c1 90       	breq	8000664c <nav_drive_set+0x3c>
      return false;

   if (u8_number >= get_nb_lun() )
8000661c:	f0 1f 00 0e 	mcall	80006654 <nav_drive_set+0x44>
80006620:	ee 0c 18 00 	cp.b	r12,r7
80006624:	e0 8b 00 07 	brhi	80006632 <nav_drive_set+0x22>
   {
      fs_g_status = FS_ERR_END_OF_DRIVE;   // The drive number is bad
80006628:	30 69       	mov	r9,6
8000662a:	48 c8       	lddpc	r8,80006658 <nav_drive_set+0x48>
8000662c:	b0 89       	st.b	r8[0x0],r9
8000662e:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
      return false;
   }

   if ( fs_g_nav.u8_lun == u8_number)
80006632:	48 b8       	lddpc	r8,8000665c <nav_drive_set+0x4c>
80006634:	11 88       	ld.ub	r8,r8[0x0]
80006636:	ee 08 18 00 	cp.b	r8,r7
8000663a:	c0 31       	brne	80006640 <nav_drive_set+0x30>
8000663c:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
      return true;   // It is the same drive number

   // Go to the device
   fs_g_nav.u8_lun = u8_number;
80006640:	48 78       	lddpc	r8,8000665c <nav_drive_set+0x4c>
80006642:	b0 87       	st.b	r8[0x0],r7
   fs_g_nav_fast.u8_type_fat = FS_TYPE_FAT_UNM;
80006644:	30 09       	mov	r9,0
80006646:	48 78       	lddpc	r8,80006660 <nav_drive_set+0x50>
80006648:	b0 89       	st.b	r8[0x0],r9
8000664a:	30 1c       	mov	r12,1
#if (FS_MULTI_PARTITION  ==  ENABLED)
   fs_g_nav.u8_partition=0;   // by default select the first partition
#endif
   return true;
}
8000664c:	e3 cd 80 80 	ldm	sp++,r7,pc
80006650:	80 00       	ld.sh	r0,r0[0x0]
80006652:	50 74       	stdsp	sp[0x1c],r4
80006654:	80 00       	ld.sh	r0,r0[0x0]
80006656:	6a b8       	ld.w	r8,r5[0x2c]
80006658:	00 00       	add	r0,r0
8000665a:	06 d4       	st.w	--r3,r4
8000665c:	00 00       	add	r0,r0
8000665e:	06 84       	andn	r4,r3
80006660:	00 00       	add	r0,r0
80006662:	06 d0       	st.w	--r3,r0

80006664 <nav_gotoindex>:
//! This routine allow to reinit a navigator quickly via a file index (disk, partition, dir, file/dir selected )
//! To get a file index, you shall used the routine nav_getindex().
//! @endverbatim
//!
Bool  nav_gotoindex( const Fs_index _MEM_TYPE_SLOW_ *index )
{
80006664:	d4 21       	pushm	r4-r7,lr
80006666:	18 97       	mov	r7,r12
   // Select the drive and partition corresponding at file index
   if( !nav_drive_set( index->u8_lun ))
80006668:	19 8c       	ld.ub	r12,r12[0x0]
8000666a:	f0 1f 00 10 	mcall	800066a8 <nav_gotoindex+0x44>
8000666e:	c1 c0       	breq	800066a6 <nav_gotoindex+0x42>
      return false;
#if (FS_MULTI_PARTITION  ==  ENABLED)
   if( !nav_partition_set(index->u8_partition))
      return false;
#endif
   if( !nav_partition_mount())
80006670:	f0 1f 00 0f 	mcall	800066ac <nav_gotoindex+0x48>
80006674:	c1 90       	breq	800066a6 <nav_gotoindex+0x42>
      return false;

   // Select the directory corresponding at file index
   fs_g_nav.u32_cluster_sel_dir   = index->u32_cluster_sel_dir;
80006676:	6e 19       	ld.w	r9,r7[0x4]
80006678:	48 e8       	lddpc	r8,800066b0 <nav_gotoindex+0x4c>
8000667a:	91 89       	st.w	r8[0x20],r9

   // Search the file position corresponding at file index
   if ( !nav_filelist_reset())
8000667c:	f0 1f 00 0e 	mcall	800066b4 <nav_gotoindex+0x50>
80006680:	c0 a1       	brne	80006694 <nav_gotoindex+0x30>
80006682:	c1 28       	rjmp	800066a6 <nav_gotoindex+0x42>
      return false;
   while( fs_g_nav_fast.u16_entry_pos_sel_file != index->u16_entry_pos_sel_file )
   {
      if( !nav_filelist_set( 0 , FS_FIND_NEXT ) )
80006684:	0a 9b       	mov	r11,r5
80006686:	08 9c       	mov	r12,r4
80006688:	f0 1f 00 0c 	mcall	800066b8 <nav_gotoindex+0x54>
8000668c:	c0 71       	brne	8000669a <nav_gotoindex+0x36>
      {
         nav_filelist_reset();
8000668e:	f0 1f 00 0a 	mcall	800066b4 <nav_gotoindex+0x50>
80006692:	d8 2a       	popm	r4-r7,pc,r12=0
   fs_g_nav.u32_cluster_sel_dir   = index->u32_cluster_sel_dir;

   // Search the file position corresponding at file index
   if ( !nav_filelist_reset())
      return false;
   while( fs_g_nav_fast.u16_entry_pos_sel_file != index->u16_entry_pos_sel_file )
80006694:	48 a6       	lddpc	r6,800066bc <nav_gotoindex+0x58>
   {
      if( !nav_filelist_set( 0 , FS_FIND_NEXT ) )
80006696:	30 15       	mov	r5,1
80006698:	30 04       	mov	r4,0
   fs_g_nav.u32_cluster_sel_dir   = index->u32_cluster_sel_dir;

   // Search the file position corresponding at file index
   if ( !nav_filelist_reset())
      return false;
   while( fs_g_nav_fast.u16_entry_pos_sel_file != index->u16_entry_pos_sel_file )
8000669a:	8c 19       	ld.sh	r9,r6[0x2]
8000669c:	8e 48       	ld.sh	r8,r7[0x8]
8000669e:	f0 09 19 00 	cp.h	r9,r8
800066a2:	cf 11       	brne	80006684 <nav_gotoindex+0x20>
800066a4:	da 2a       	popm	r4-r7,pc,r12=1
800066a6:	d8 2a       	popm	r4-r7,pc,r12=0
800066a8:	80 00       	ld.sh	r0,r0[0x0]
800066aa:	66 10       	ld.w	r0,r3[0x4]
800066ac:	80 00       	ld.sh	r0,r0[0x0]
800066ae:	65 c8       	ld.w	r8,r2[0x70]
800066b0:	00 00       	add	r0,r0
800066b2:	06 84       	andn	r4,r3
800066b4:	80 00       	ld.sh	r0,r0[0x0]
800066b6:	62 d0       	ld.w	r0,r1[0x34]
800066b8:	80 00       	ld.sh	r0,r0[0x0]
800066ba:	61 30       	ld.w	r0,r0[0x4c]
800066bc:	00 00       	add	r0,r0
800066be:	06 d0       	st.w	--r3,r0

800066c0 <nav_setcwd>:
//! With syntact "./dir_parent/directory_name"  the file list corresponding at "dir_parent" and "directory_name" is selected.
//! With syntact "./dir_parent/directory_name/" the file list corresponding at "directory_name" and no file is selected.
//! @endverbatim
//!
Bool  nav_setcwd( FS_STRING sz_path , Bool b_match_case , Bool b_create )
{
800066c0:	d4 31       	pushm	r0-r7,lr
800066c2:	20 6d       	sub	sp,24
800066c4:	18 97       	mov	r7,r12
800066c6:	16 91       	mov	r1,r11
800066c8:	14 90       	mov	r0,r10
    (FSFEATURE_WRITE_COMPLET == (FS_LEVEL_FEATURES & FSFEATURE_WRITE_COMPLET))
   FS_STRING sz_save_path = 0;
#endif
   Bool b_create_name = false;

   if ( !fat_check_noopen())
800066ca:	f0 1f 00 62 	mcall	80006850 <nav_setcwd+0x190>
800066ce:	e0 80 00 be 	breq	8000684a <nav_setcwd+0x18a>
      return false;

   index = nav_getindex();             // Save current position
800066d2:	1a 96       	mov	r6,sp
800066d4:	1a 9c       	mov	r12,sp
800066d6:	f0 1f 00 60 	mcall	80006854 <nav_setcwd+0x194>
800066da:	fa c8 ff f4 	sub	r8,sp,-12
800066de:	fa ea 00 00 	ld.d	r10,sp[0]
800066e2:	f0 eb 00 00 	st.d	r8[0],r10
800066e6:	40 29       	lddsp	r9,sp[0x8]
800066e8:	91 29       	st.w	r8[0x8],r9

   // Check syntact "\path..."
   if( (( Is_unicode) && (('\\'  == ((FS_STR_UNICODE)sz_path )[0]) || ('/'  == ((FS_STR_UNICODE)sz_path )[0])) )
   ||  ((!Is_unicode) && (('\\'  == sz_path [0]) || ('/'  == sz_path [0])) ) )
800066ea:	0f 88       	ld.ub	r8,r7[0x0]
      return false;

   index = nav_getindex();             // Save current position

   // Check syntact "\path..."
   if( (( Is_unicode) && (('\\'  == ((FS_STR_UNICODE)sz_path )[0]) || ('/'  == ((FS_STR_UNICODE)sz_path )[0])) )
800066ec:	35 c9       	mov	r9,92
800066ee:	f2 08 18 00 	cp.b	r8,r9
800066f2:	5f 0a       	sreq	r10
800066f4:	32 f9       	mov	r9,47
800066f6:	f2 08 18 00 	cp.b	r8,r9
800066fa:	5f 09       	sreq	r9
800066fc:	f5 e9 10 09 	or	r9,r10,r9
80006700:	c0 70       	breq	8000670e <nav_setcwd+0x4e>
   ||  ((!Is_unicode) && (('\\'  == sz_path [0]) || ('/'  == sz_path [0])) ) )
   {
      // Go to the root of current drive
      if( !nav_dir_root())
80006702:	f0 1f 00 56 	mcall	80006858 <nav_setcwd+0x198>
80006706:	e0 80 00 9d 	breq	80006840 <nav_setcwd+0x180>
         goto nav_setcwd_fail;
      sz_path  += (Is_unicode? 2 : 1 );
8000670a:	2f f7       	sub	r7,-1
8000670c:	c5 f8       	rjmp	800067ca <nav_setcwd+0x10a>
   }else

   // Check syntact "x:\path..."
   if( (( Is_unicode) && (( ':'  == ((FS_STR_UNICODE)sz_path )[1] ) && (('\\'  == ((FS_STR_UNICODE)sz_path )[2] ) || ('/'  == ((FS_STR_UNICODE)sz_path )[2]))) )
   ||  ((!Is_unicode) && (( ':'  == sz_path [1] ) && (('\\'  == sz_path [2] ) || ('/'  == sz_path [2]))) ) )
8000670e:	0f 99       	ld.ub	r9,r7[0x1]
         goto nav_setcwd_fail;
      sz_path  += (Is_unicode? 2 : 1 );
   }else

   // Check syntact "x:\path..."
   if( (( Is_unicode) && (( ':'  == ((FS_STR_UNICODE)sz_path )[1] ) && (('\\'  == ((FS_STR_UNICODE)sz_path )[2] ) || ('/'  == ((FS_STR_UNICODE)sz_path )[2]))) )
80006710:	33 aa       	mov	r10,58
80006712:	f4 09 18 00 	cp.b	r9,r10
80006716:	c2 21       	brne	8000675a <nav_setcwd+0x9a>
   ||  ((!Is_unicode) && (( ':'  == sz_path [1] ) && (('\\'  == sz_path [2] ) || ('/'  == sz_path [2]))) ) )
80006718:	0f aa       	ld.ub	r10,r7[0x2]
         goto nav_setcwd_fail;
      sz_path  += (Is_unicode? 2 : 1 );
   }else

   // Check syntact "x:\path..."
   if( (( Is_unicode) && (( ':'  == ((FS_STR_UNICODE)sz_path )[1] ) && (('\\'  == ((FS_STR_UNICODE)sz_path )[2] ) || ('/'  == ((FS_STR_UNICODE)sz_path )[2]))) )
8000671a:	35 cb       	mov	r11,92
8000671c:	f6 0a 18 00 	cp.b	r10,r11
80006720:	5f 0b       	sreq	r11
80006722:	32 fc       	mov	r12,47
80006724:	f8 0a 18 00 	cp.b	r10,r12
80006728:	5f 0a       	sreq	r10
8000672a:	f7 ea 10 0a 	or	r10,r11,r10
8000672e:	c1 60       	breq	8000675a <nav_setcwd+0x9a>
      if( Is_unicode )
      {
         if( !nav_drive_set( toupper(((FS_STR_UNICODE)sz_path )[0])-'A' ) )
            goto nav_setcwd_fail;
      }else{
         if( !nav_drive_set( toupper(sz_path [0])-'A' ) )
80006730:	4c b9       	lddpc	r9,8000685c <nav_setcwd+0x19c>
80006732:	72 09       	ld.w	r9,r9[0x0]
80006734:	f2 08 07 09 	ld.ub	r9,r9[r8]
80006738:	f0 ca 00 20 	sub	r10,r8,32
8000673c:	e2 19 00 02 	andl	r9,0x2,COH
80006740:	f4 08 17 10 	movne	r8,r10
80006744:	24 18       	sub	r8,65
80006746:	f9 d8 c0 08 	bfextu	r12,r8,0x0,0x8
8000674a:	f0 1f 00 46 	mcall	80006860 <nav_setcwd+0x1a0>
8000674e:	c7 90       	breq	80006840 <nav_setcwd+0x180>
            goto nav_setcwd_fail;
      }
      if( !nav_partition_mount())
80006750:	f0 1f 00 45 	mcall	80006864 <nav_setcwd+0x1a4>
80006754:	c7 60       	breq	80006840 <nav_setcwd+0x180>
         goto nav_setcwd_fail;
      sz_path  += 3*(Is_unicode? 2 : 1 );
80006756:	2f d7       	sub	r7,-3
         goto nav_setcwd_fail;
      sz_path  += (Is_unicode? 2 : 1 );
   }else

   // Check syntact "x:\path..."
   if( (( Is_unicode) && (( ':'  == ((FS_STR_UNICODE)sz_path )[1] ) && (('\\'  == ((FS_STR_UNICODE)sz_path )[2] ) || ('/'  == ((FS_STR_UNICODE)sz_path )[2]))) )
80006758:	c3 98       	rjmp	800067ca <nav_setcwd+0x10a>
         goto nav_setcwd_fail;
      sz_path  += 3*(Is_unicode? 2 : 1 );
   }else

   // Check syntact ".\path..."
   if( (( Is_unicode) && (( '.'  == ((FS_STR_UNICODE)sz_path )[0] ) && (('\\'  == ((FS_STR_UNICODE)sz_path )[1] ) || ('/'  == ((FS_STR_UNICODE)sz_path )[1] ))) )
8000675a:	32 ea       	mov	r10,46
8000675c:	f4 08 18 00 	cp.b	r8,r10
80006760:	c1 91       	brne	80006792 <nav_setcwd+0xd2>
80006762:	35 c8       	mov	r8,92
80006764:	f0 09 18 00 	cp.b	r9,r8
80006768:	5f 0a       	sreq	r10
8000676a:	32 f8       	mov	r8,47
8000676c:	f0 09 18 00 	cp.b	r9,r8
80006770:	5f 08       	sreq	r8
80006772:	f5 e8 10 08 	or	r8,r10,r8
80006776:	c0 e0       	breq	80006792 <nav_setcwd+0xd2>
   ||  ((!Is_unicode) && (( '.'  == sz_path [0] ) && (('\\'  == sz_path [1] ) || ('/'  == sz_path [1] ))) ) )
   {
      // Search in current directory
      sz_path  += 2*(Is_unicode? 2 : 1 );
80006778:	2f e7       	sub	r7,-2
         goto nav_setcwd_fail;
      sz_path  += 3*(Is_unicode? 2 : 1 );
   }else

   // Check syntact ".\path..."
   if( (( Is_unicode) && (( '.'  == ((FS_STR_UNICODE)sz_path )[0] ) && (('\\'  == ((FS_STR_UNICODE)sz_path )[1] ) || ('/'  == ((FS_STR_UNICODE)sz_path )[1] ))) )
8000677a:	c2 88       	rjmp	800067ca <nav_setcwd+0x10a>
         while(( '.'  == sz_path [0] )
         &&    ( '.'  == sz_path [1] )
         &&    (('\\'  == sz_path [2]) || ('/'  == sz_path [2]) || (0  == sz_path [2])) )
         {
         // Go to parent directory
         if( !nav_dir_gotoparent() )
8000677c:	f0 1f 00 3b 	mcall	80006868 <nav_setcwd+0x1a8>
80006780:	c6 00       	breq	80006840 <nav_setcwd+0x180>
            goto nav_setcwd_fail;
            sz_path  += 2; // jump ".."
            if( 0 != sz_path [0])
80006782:	0d 88       	ld.ub	r8,r6[0x0]
               sz_path  +=1; // jump "/"
80006784:	ec c7 ff ff 	sub	r7,r6,-1
         {
         // Go to parent directory
         if( !nav_dir_gotoparent() )
            goto nav_setcwd_fail;
            sz_path  += 2; // jump ".."
            if( 0 != sz_path [0])
80006788:	ea 08 18 00 	cp.b	r8,r5
8000678c:	ec 07 17 00 	moveq	r7,r6
80006790:	c0 58       	rjmp	8000679a <nav_setcwd+0xda>
            sz_path  += (2*2); // jump ".."
            if( 0 != ((FS_STR_UNICODE)sz_path )[0])
               sz_path  += (2*1); // jump "/"
         }
      }else{
         while(( '.'  == sz_path [0] )
80006792:	32 e4       	mov	r4,46
80006794:	35 c3       	mov	r3,92
80006796:	32 f2       	mov	r2,47
80006798:	30 05       	mov	r5,0
8000679a:	0f 88       	ld.ub	r8,r7[0x0]
8000679c:	e8 08 18 00 	cp.b	r8,r4
800067a0:	c1 51       	brne	800067ca <nav_setcwd+0x10a>
         &&    ( '.'  == sz_path [1] )
800067a2:	0f 98       	ld.ub	r8,r7[0x1]
800067a4:	e8 08 18 00 	cp.b	r8,r4
800067a8:	c1 11       	brne	800067ca <nav_setcwd+0x10a>
         &&    (('\\'  == sz_path [2]) || ('/'  == sz_path [2]) || (0  == sz_path [2])) )
800067aa:	ee c6 ff fe 	sub	r6,r7,-2
800067ae:	0d 88       	ld.ub	r8,r6[0x0]
            sz_path  += (2*2); // jump ".."
            if( 0 != ((FS_STR_UNICODE)sz_path )[0])
               sz_path  += (2*1); // jump "/"
         }
      }else{
         while(( '.'  == sz_path [0] )
800067b0:	e6 08 18 00 	cp.b	r8,r3
800067b4:	5f 0a       	sreq	r10
800067b6:	e4 08 18 00 	cp.b	r8,r2
800067ba:	5f 09       	sreq	r9
800067bc:	f5 e9 10 09 	or	r9,r10,r9
800067c0:	ea 09 18 00 	cp.b	r9,r5
800067c4:	cd c1       	brne	8000677c <nav_setcwd+0xbc>
800067c6:	58 08       	cp.w	r8,0
800067c8:	cd a0       	breq	8000677c <nav_setcwd+0xbc>
         }
      }
   }

   // Reset list to start the search at the beginning
   if( !nav_filelist_reset())
800067ca:	f0 1f 00 29 	mcall	8000686c <nav_setcwd+0x1ac>
800067ce:	c3 90       	breq	80006840 <nav_setcwd+0x180>
800067d0:	30 03       	mov	r3,0
800067d2:	06 92       	mov	r2,r3
      goto nav_setcwd_fail;

   while( 1 )
   {
      if( (( Is_unicode) && ( 0 == ((FS_STR_UNICODE)sz_path )[0] ) )
      ||  ((!Is_unicode) && ( 0 == sz_path [0] ) ) )
800067d4:	30 06       	mov	r6,0
#endif
            }
            break;   // The file include in path is found or created, then end of set_cwd
         }

         if( (( Is_unicode) && (('\\' == ((FS_STR_UNICODE)sz_path )[0] ) || ('/' == ((FS_STR_UNICODE)sz_path )[0] )) )
800067d6:	35 c5       	mov	r5,92
800067d8:	32 f4       	mov	r4,47
      goto nav_setcwd_fail;

   while( 1 )
   {
      if( (( Is_unicode) && ( 0 == ((FS_STR_UNICODE)sz_path )[0] ) )
      ||  ((!Is_unicode) && ( 0 == sz_path [0] ) ) )
800067da:	0f 88       	ld.ub	r8,r7[0x0]
800067dc:	ec 08 18 00 	cp.b	r8,r6
800067e0:	c0 31       	brne	800067e6 <nav_setcwd+0x126>
800067e2:	30 1c       	mov	r12,1
800067e4:	c3 38       	rjmp	8000684a <nav_setcwd+0x18a>
      {
         return true;   // path (without file) is found or create
      }
      if( !nav_filelist_findname( sz_path  , b_match_case  ))
800067e6:	02 9b       	mov	r11,r1
800067e8:	0e 9c       	mov	r12,r7
800067ea:	f0 1f 00 22 	mcall	80006870 <nav_setcwd+0x1b0>
800067ee:	c0 51       	brne	800067f8 <nav_setcwd+0x138>
      {
         // The file or directory is not found
         if( !b_create )
800067f0:	58 00       	cp.w	r0,0
800067f2:	c2 70       	breq	80006840 <nav_setcwd+0x180>
800067f4:	0e 92       	mov	r2,r7
800067f6:	30 13       	mov	r3,1
#endif
      }

      while( 1 )
      {
         sz_path  += (Is_unicode? 2 : 1 );
800067f8:	2f f7       	sub	r7,-1
         if( (( Is_unicode) && ( 0 == ((FS_STR_UNICODE)sz_path )[0] ) )
         ||  ((!Is_unicode) && ( 0 == sz_path [0] ) ) )
800067fa:	0f 88       	ld.ub	r8,r7[0x0]
      }

      while( 1 )
      {
         sz_path  += (Is_unicode? 2 : 1 );
         if( (( Is_unicode) && ( 0 == ((FS_STR_UNICODE)sz_path )[0] ) )
800067fc:	58 08       	cp.w	r8,0
800067fe:	c0 81       	brne	8000680e <nav_setcwd+0x14e>
         ||  ((!Is_unicode) && ( 0 == sz_path [0] ) ) )
         {
            // Is it the last name of path and it is a file
            if( b_create_name )
80006800:	58 03       	cp.w	r3,0
80006802:	ce c0       	breq	800067da <nav_setcwd+0x11a>
            {
#if (FSFEATURE_WRITE == (FS_LEVEL_FEATURES & FSFEATURE_WRITE))
               // The file must be created
               if( !nav_file_create( sz_save_path ) )
80006804:	04 9c       	mov	r12,r2
80006806:	f0 1f 00 1c 	mcall	80006874 <nav_setcwd+0x1b4>
8000680a:	ce 81       	brne	800067da <nav_setcwd+0x11a>
8000680c:	c1 a8       	rjmp	80006840 <nav_setcwd+0x180>
#endif
            }
            break;   // The file include in path is found or created, then end of set_cwd
         }

         if( (( Is_unicode) && (('\\' == ((FS_STR_UNICODE)sz_path )[0] ) || ('/' == ((FS_STR_UNICODE)sz_path )[0] )) )
8000680e:	ea 08 18 00 	cp.b	r8,r5
80006812:	5f 09       	sreq	r9
80006814:	e8 08 18 00 	cp.b	r8,r4
80006818:	5f 08       	sreq	r8
8000681a:	f3 e8 10 08 	or	r8,r9,r8
8000681e:	ec 08 18 00 	cp.b	r8,r6
80006822:	ce b0       	breq	800067f8 <nav_setcwd+0x138>
         ||  ((!Is_unicode) && (('\\' == sz_path [0] ) || ('/' == sz_path [0] )) ) )
         {
            // Is it a folder name
            if( b_create_name )
80006824:	58 03       	cp.w	r3,0
80006826:	c0 50       	breq	80006830 <nav_setcwd+0x170>
            {
#if (FSFEATURE_WRITE_COMPLET == (FS_LEVEL_FEATURES & FSFEATURE_WRITE_COMPLET))
               // The folder doesn't exist and it must be created
               if( !nav_dir_make( sz_save_path ))
80006828:	04 9c       	mov	r12,r2
8000682a:	f0 1f 00 14 	mcall	80006878 <nav_setcwd+0x1b8>
8000682e:	c0 90       	breq	80006840 <nav_setcwd+0x180>
                  goto nav_setcwd_fail;
#else
               goto nav_setcwd_fail;
#endif
            }
            if( !fat_entry_is_dir() )
80006830:	f0 1f 00 13 	mcall	8000687c <nav_setcwd+0x1bc>
80006834:	c0 60       	breq	80006840 <nav_setcwd+0x180>
               goto nav_setcwd_fail;
            // jump '\'
            sz_path  += (Is_unicode? 2 : 1 );
            if( !nav_dir_cd())
80006836:	f0 1f 00 13 	mcall	80006880 <nav_setcwd+0x1c0>
8000683a:	c0 30       	breq	80006840 <nav_setcwd+0x180>
#endif
            }
            if( !fat_entry_is_dir() )
               goto nav_setcwd_fail;
            // jump '\'
            sz_path  += (Is_unicode? 2 : 1 );
8000683c:	2f f7       	sub	r7,-1
8000683e:	cc eb       	rjmp	800067da <nav_setcwd+0x11a>
      }

   }

nav_setcwd_fail:
   nav_gotoindex( &index );   // Restore the position
80006840:	fa cc ff f4 	sub	r12,sp,-12
80006844:	f0 1f 00 10 	mcall	80006884 <nav_setcwd+0x1c4>
80006848:	30 0c       	mov	r12,0
   return false;
}
8000684a:	2f ad       	sub	sp,-24
8000684c:	d8 32       	popm	r0-r7,pc
8000684e:	00 00       	add	r0,r0
80006850:	80 00       	ld.sh	r0,r0[0x0]
80006852:	50 74       	stdsp	sp[0x1c],r4
80006854:	80 00       	ld.sh	r0,r0[0x0]
80006856:	60 20       	ld.w	r0,r0[0x8]
80006858:	80 00       	ld.sh	r0,r0[0x0]
8000685a:	66 04       	ld.w	r4,r3[0x0]
8000685c:	00 00       	add	r0,r0
8000685e:	00 e8       	st.h	--r0,r8
80006860:	80 00       	ld.sh	r0,r0[0x0]
80006862:	66 10       	ld.w	r0,r3[0x4]
80006864:	80 00       	ld.sh	r0,r0[0x0]
80006866:	65 c8       	ld.w	r8,r2[0x70]
80006868:	80 00       	ld.sh	r0,r0[0x0]
8000686a:	63 54       	ld.w	r4,r1[0x54]
8000686c:	80 00       	ld.sh	r0,r0[0x0]
8000686e:	62 d0       	ld.w	r0,r1[0x34]
80006870:	80 00       	ld.sh	r0,r0[0x0]
80006872:	62 a0       	ld.w	r0,r1[0x28]
80006874:	80 00       	ld.sh	r0,r0[0x0]
80006876:	62 e8       	ld.w	r8,r1[0x38]
80006878:	80 00       	ld.sh	r0,r0[0x0]
8000687a:	65 38       	ld.w	r8,r2[0x4c]
8000687c:	80 00       	ld.sh	r0,r0[0x0]
8000687e:	41 e8       	lddsp	r8,sp[0x78]
80006880:	80 00       	ld.sh	r0,r0[0x0]
80006882:	63 f4       	ld.w	r4,r1[0x7c]
80006884:	80 00       	ld.sh	r0,r0[0x0]
80006886:	66 64       	ld.w	r4,r3[0x18]

80006888 <nav_select>:
//!
//! @return    false if ID navigator don't exist
//! @return    true otherwise
//!
Bool  nav_select( uint8_t u8_idnav )
{
80006888:	eb cd 40 80 	pushm	r7,lr
8000688c:	18 97       	mov	r7,r12
   if( FS_NB_NAVIGATOR <= u8_idnav )
8000688e:	30 18       	mov	r8,1
80006890:	f0 0c 18 00 	cp.b	r12,r8
80006894:	e0 88 00 07 	brls	800068a2 <nav_select+0x1a>
   {
      fs_g_status = FS_ERR_BAD_NAV;             // The navigator doesn't exist
80006898:	32 79       	mov	r9,39
8000689a:	48 b8       	lddpc	r8,800068c4 <nav_select+0x3c>
8000689c:	b0 89       	st.b	r8[0x0],r9
8000689e:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
      return false;
   }
#if (FS_NB_NAVIGATOR > 1)
   if( fs_g_u8_nav_selected != u8_idnav )
800068a2:	48 a8       	lddpc	r8,800068c8 <nav_select+0x40>
800068a4:	11 8c       	ld.ub	r12,r8[0x0]
800068a6:	ee 0c 18 00 	cp.b	r12,r7
800068aa:	c0 31       	brne	800068b0 <nav_select+0x28>
800068ac:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
   {
      fat_invert_nav( fs_g_u8_nav_selected );   // Deselect previous navigator = Select default navigator
800068b0:	f0 1f 00 07 	mcall	800068cc <nav_select+0x44>
      fat_invert_nav( u8_idnav );               // Select new navigator
800068b4:	0e 9c       	mov	r12,r7
800068b6:	f0 1f 00 06 	mcall	800068cc <nav_select+0x44>
      fs_g_u8_nav_selected = u8_idnav;
800068ba:	48 48       	lddpc	r8,800068c8 <nav_select+0x40>
800068bc:	b0 87       	st.b	r8[0x0],r7
800068be:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
800068c2:	00 00       	add	r0,r0
800068c4:	00 00       	add	r0,r0
800068c6:	06 d4       	st.w	--r3,r4
800068c8:	00 00       	add	r0,r0
800068ca:	07 4c       	ld.w	r12,--r3
800068cc:	80 00       	ld.sh	r0,r0[0x0]
800068ce:	46 e4       	lddsp	r4,sp[0x1b8]

800068d0 <nav_reset>:
//! @verbatim
//! Call this at the program startup or before a new session (e.g. USB Device exit)
//! @endverbatim
//!
void  nav_reset( void )
{
800068d0:	eb cd 40 f8 	pushm	r3-r7,lr
#if ( (FS_ASCII   == ENABLED) && (FS_UNICODE == ENABLED))
   g_b_unicode = true;
#endif
   g_b_string_length = false;
800068d4:	30 07       	mov	r7,0
800068d6:	49 18       	lddpc	r8,80006918 <nav_reset+0x48>
800068d8:	b0 87       	st.b	r8[0x0],r7
   g_b_no_check_disk = false;
800068da:	49 18       	lddpc	r8,8000691c <nav_reset+0x4c>
800068dc:	b0 87       	st.b	r8[0x0],r7

   fat_cache_reset();
800068de:	f0 1f 00 11 	mcall	80006920 <nav_reset+0x50>
   fat_cache_clusterlist_reset();
800068e2:	f0 1f 00 11 	mcall	80006924 <nav_reset+0x54>
   {
   uint8_t i;
   // Reset variables of each navigators
   for( i=0 ; i!=FS_NB_NAVIGATOR ; i++ )
   {
      nav_select(i);
800068e6:	30 0c       	mov	r12,0
800068e8:	f0 1f 00 10 	mcall	80006928 <nav_reset+0x58>
      fs_g_nav_fast.u8_type_fat = FS_TYPE_FAT_UNM; // By default the fat isn't mounted
800068ec:	49 03       	lddpc	r3,8000692c <nav_reset+0x5c>
800068ee:	a6 87       	st.b	r3[0x0],r7
      fs_g_nav.u8_lun = 0xFF;                      // By default don't select a drive
800068f0:	49 05       	lddpc	r5,80006930 <nav_reset+0x60>
800068f2:	3f f4       	mov	r4,-1
800068f4:	aa 84       	st.b	r5[0x0],r4
#if (FS_MULTI_PARTITION  ==  ENABLED)
      fs_g_nav.u8_partition=0;                     // By default select the first partition
#endif
      Fat_file_close();                            // By default no file is opened
800068f6:	49 06       	lddpc	r6,80006934 <nav_reset+0x64>
800068f8:	ac 87       	st.b	r6[0x0],r7
      fs_g_nav.b_mode_nav_single = false;          // By default display files and directories
800068fa:	eb 67 00 2d 	st.b	r5[45],r7
   {
   uint8_t i;
   // Reset variables of each navigators
   for( i=0 ; i!=FS_NB_NAVIGATOR ; i++ )
   {
      nav_select(i);
800068fe:	30 1c       	mov	r12,1
80006900:	f0 1f 00 0a 	mcall	80006928 <nav_reset+0x58>
      fs_g_nav_fast.u8_type_fat = FS_TYPE_FAT_UNM; // By default the fat isn't mounted
80006904:	a6 87       	st.b	r3[0x0],r7
      fs_g_nav.u8_lun = 0xFF;                      // By default don't select a drive
80006906:	aa 84       	st.b	r5[0x0],r4
#if (FS_MULTI_PARTITION  ==  ENABLED)
      fs_g_nav.u8_partition=0;                     // By default select the first partition
#endif
      Fat_file_close();                            // By default no file is opened
80006908:	ac 87       	st.b	r6[0x0],r7
      fs_g_nav.b_mode_nav_single = false;          // By default display files and directories
8000690a:	eb 67 00 2d 	st.b	r5[45],r7
   }
   // By default select the navigator 0
   fs_g_u8_nav_selected = 0;
8000690e:	48 b8       	lddpc	r8,80006938 <nav_reset+0x68>
80006910:	b0 87       	st.b	r8[0x0],r7
#  if (FS_MULTI_PARTITION  ==  ENABLED)
   fs_g_nav.u8_partition=0;                        // By default select the first partition
#  endif
   Fat_file_close();                               // By default no file is opened
#endif // (FS_NB_NAVIGATOR > 1)
}
80006912:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80006916:	00 00       	add	r0,r0
80006918:	00 00       	add	r0,r0
8000691a:	06 d5       	st.w	--r3,r5
8000691c:	00 00       	add	r0,r0
8000691e:	04 56       	eor	r6,r2
80006920:	80 00       	ld.sh	r0,r0[0x0]
80006922:	45 f4       	lddsp	r4,sp[0x17c]
80006924:	80 00       	ld.sh	r0,r0[0x0]
80006926:	3f 9c       	mov	r12,-7
80006928:	80 00       	ld.sh	r0,r0[0x0]
8000692a:	68 88       	ld.w	r8,r4[0x20]
8000692c:	00 00       	add	r0,r0
8000692e:	06 d0       	st.w	--r3,r0
80006930:	00 00       	add	r0,r0
80006932:	06 84       	andn	r4,r3
80006934:	00 00       	add	r0,r0
80006936:	04 44       	or	r4,r2
80006938:	00 00       	add	r0,r0
8000693a:	07 4c       	ld.w	r12,--r3

8000693c <_stext>:
8000693c:	48 dd       	lddpc	sp,80006970 <udata_clear_loop_end+0x4>
8000693e:	fe c0 ed 3e 	sub	r0,pc,-4802
80006942:	e3 b0 00 01 	mtsr	0x4,r0
80006946:	d5 53       	csrf	0x15
80006948:	48 b0       	lddpc	r0,80006974 <udata_clear_loop_end+0x8>
8000694a:	48 c1       	lddpc	r1,80006978 <udata_clear_loop_end+0xc>
8000694c:	02 30       	cp.w	r0,r1
8000694e:	c0 62       	brcc	8000695a <idata_load_loop_end>
80006950:	48 b2       	lddpc	r2,8000697c <udata_clear_loop_end+0x10>

80006952 <idata_load_loop>:
80006952:	a5 05       	ld.d	r4,r2++
80006954:	a1 24       	st.d	r0++,r4
80006956:	02 30       	cp.w	r0,r1
80006958:	cf d3       	brcs	80006952 <idata_load_loop>

8000695a <idata_load_loop_end>:
8000695a:	48 a0       	lddpc	r0,80006980 <udata_clear_loop_end+0x14>
8000695c:	48 a1       	lddpc	r1,80006984 <udata_clear_loop_end+0x18>
8000695e:	02 30       	cp.w	r0,r1
80006960:	c0 62       	brcc	8000696c <udata_clear_loop_end>
80006962:	30 02       	mov	r2,0
80006964:	30 03       	mov	r3,0

80006966 <udata_clear_loop>:
80006966:	a1 22       	st.d	r0++,r2
80006968:	02 30       	cp.w	r0,r1
8000696a:	cf e3       	brcs	80006966 <udata_clear_loop>

8000696c <udata_clear_loop_end>:
8000696c:	fe cf f2 6c 	sub	pc,pc,-3476
80006970:	00 00       	add	r0,r0
80006972:	80 00       	ld.sh	r0,r0[0x0]
80006974:	00 00       	add	r0,r0
80006976:	00 08       	add	r8,r0
80006978:	00 00       	add	r0,r0
8000697a:	00 f0       	st.b	--r0,r0
8000697c:	80 00       	ld.sh	r0,r0[0x0]
8000697e:	80 90       	ld.uh	r0,r0[0x2]
80006980:	00 00       	add	r0,r0
80006982:	00 f0       	st.b	--r0,r0
80006984:	00 00       	add	r0,r0
80006986:	07 58       	ld.sh	r8,--r3

80006988 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE


void sysclk_init(void)
{
80006988:	d4 01       	pushm	lr

	if (pbb_shift > 0)
		cksel |= ((pbb_shift - 1) << AVR32_PM_CKSEL_PBBSEL)
				| (1U << AVR32_PM_CKSEL_PBBDIV);

	AVR32_PM.cksel = cksel;
8000698a:	fe 78 0c 00 	mov	r8,-62464
8000698e:	e0 69 00 80 	mov	r9,128
80006992:	ea 19 80 80 	orh	r9,0x8080
80006996:	91 19       	st.w	r8[0x4],r9

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006998:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
8000699c:	d3 03       	ssrf	0x10
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		oscctrl = OSC0_STARTUP_VALUE <<
				AVR32_PM_OSCCTRL0_STARTUP_OFFSET;
		oscctrl |= OSC0_MODE_VALUE << AVR32_PM_OSCCTRL0_MODE_OFFSET;
		AVR32_PM.oscctrl0 = oscctrl;
8000699e:	e0 6a 03 07 	mov	r10,775
800069a2:	91 aa       	st.w	r8[0x28],r10
		AVR32_PM.mcctrl |= 1 << AVR32_PM_MCCTRL_OSC0EN;
800069a4:	70 0a       	ld.w	r10,r8[0x0]
800069a6:	a3 aa       	sbr	r10,0x2
800069a8:	91 0a       	st.w	r8[0x0],r10
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
800069aa:	e3 b9 00 00 	mtsr	0x0,r9
	cpu_irq_restore(flags);
}

static inline bool osc_is_ready(uint8_t id)
{
	return !!(AVR32_PM.poscsr & (1U << (AVR32_PM_POSCSR_OSC0RDY + id)));
800069ae:	71 59       	ld.w	r9,r8[0x54]
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
800069b0:	e2 19 00 80 	andl	r9,0x80,COH
800069b4:	cf d0       	breq	800069ae <sysclk_init+0x26>
#ifdef BOARD_OSC0_HZ
	case SYSCLK_SRC_OSC0:
		osc_enable(0);
		osc_wait_ready(0);
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(BOARD_OSC0_HZ);
800069b6:	e0 6c 1b 00 	mov	r12,6912
800069ba:	ea 1c 00 b7 	orh	r12,0xb7
800069be:	f0 1f 00 08 	mcall	800069dc <sysclk_init+0x54>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800069c2:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
800069c6:	d3 03       	ssrf	0x10
	irqflags_t flags;

	Assert(src <= SYSCLK_SRC_PLL0);

	flags = cpu_irq_save();
	mcctrl = AVR32_PM.mcctrl & ~AVR32_PM_MCCTRL_MCSEL_MASK;
800069c8:	fe 78 0c 00 	mov	r8,-62464
800069cc:	70 0a       	ld.w	r10,r8[0x0]
800069ce:	e0 1a ff fc 	andl	r10,0xfffc
	mcctrl |= src << AVR32_PM_MCCTRL_MCSEL;
800069d2:	a1 aa       	sbr	r10,0x0
	AVR32_PM.mcctrl = mcctrl;
800069d4:	91 0a       	st.w	r8[0x0],r10
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
800069d6:	e3 b9 00 00 	mtsr	0x0,r9

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
800069da:	d8 02       	popm	pc
800069dc:	80 00       	ld.sh	r0,r0[0x0]
800069de:	2d e0       	sub	r0,-34

800069e0 <sysclk_priv_enable_module>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800069e0:	e1 ba 00 00 	mfsr	r10,0x0
	cpu_irq_disable();
800069e4:	d3 03       	ssrf	0x10

	/*
	 * Poll MSKRDY before changing mask rather than after, as it's
	 * highly unlikely to actually be cleared at this point.
	 */
	while (!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_MSKRDY))) {
800069e6:	fe 78 0c 00 	mov	r8,-62464
800069ea:	71 59       	ld.w	r9,r8[0x54]
800069ec:	e2 19 00 40 	andl	r9,0x40,COH
800069f0:	cf d0       	breq	800069ea <sysclk_priv_enable_module+0xa>
		/* Do nothing */
	}

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
800069f2:	a3 6c       	lsl	r12,0x2
800069f4:	e0 2c f3 f8 	sub	r12,62456
800069f8:	78 08       	ld.w	r8,r12[0x0]
	mask |= 1U << module_index;
800069fa:	30 19       	mov	r9,1
800069fc:	f2 0b 09 4b 	lsl	r11,r9,r11
80006a00:	10 4b       	or	r11,r8
	*(&AVR32_PM.cpumask + bus_id) = mask;
80006a02:	99 0b       	st.w	r12[0x0],r11
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80006a04:	e3 ba 00 00 	mtsr	0x0,r10

	cpu_irq_restore(flags);
}
80006a08:	5e fc       	retal	r12
80006a0a:	d7 03       	nop

80006a0c <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
void sysclk_enable_pbb_module(unsigned int index)
{
80006a0c:	eb cd 40 c0 	pushm	r6-r7,lr
80006a10:	18 97       	mov	r7,r12

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006a12:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80006a16:	d3 03       	ssrf	0x10
	irqflags_t flags;

	/* Enable the bridge if necessary */
	flags = cpu_irq_save();

	if (!sysclk_pbb_refcount)
80006a18:	48 b8       	lddpc	r8,80006a44 <sysclk_enable_pbb_module+0x38>
80006a1a:	11 89       	ld.ub	r9,r8[0x0]
80006a1c:	30 08       	mov	r8,0
80006a1e:	f0 09 18 00 	cp.b	r9,r8
80006a22:	c0 51       	brne	80006a2c <sysclk_enable_pbb_module+0x20>
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80006a24:	30 2b       	mov	r11,2
80006a26:	30 1c       	mov	r12,1
80006a28:	f0 1f 00 08 	mcall	80006a48 <sysclk_enable_pbb_module+0x3c>
		sysclk_enable_hsb_module(SYSCLK_PBB_BRIDGE);
	sysclk_pbb_refcount++;
80006a2c:	48 68       	lddpc	r8,80006a44 <sysclk_enable_pbb_module+0x38>
80006a2e:	11 89       	ld.ub	r9,r8[0x0]
80006a30:	2f f9       	sub	r9,-1
80006a32:	b0 89       	st.b	r8[0x0],r9
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80006a34:	e3 b6 00 00 	mtsr	0x0,r6

	cpu_irq_restore(flags);

	/* Enable the module */
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80006a38:	0e 9b       	mov	r11,r7
80006a3a:	30 3c       	mov	r12,3
80006a3c:	f0 1f 00 03 	mcall	80006a48 <sysclk_enable_pbb_module+0x3c>
}
80006a40:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80006a44:	00 00       	add	r0,r0
80006a46:	01 cd       	ld.ub	sp,r0[0x4]
80006a48:	80 00       	ld.sh	r0,r0[0x0]
80006a4a:	69 e0       	ld.w	r0,r4[0x78]

80006a4c <sysclk_enable_usb>:
 * \pre The USB generick clock must be configurated to 48MHz.
 * CONFIG_USBCLK_SOURCE and CONFIG_USBCLK_DIV must be defined with proper
 * configuration. The selected clock source must also be configured.
 */
void sysclk_enable_usb(void)
{
80006a4c:	d4 01       	pushm	lr
	struct genclk_config gcfg;

	sysclk_enable_pbb_module(SYSCLK_USBB_REGS);
80006a4e:	30 1c       	mov	r12,1
80006a50:	f0 1f 00 18 	mcall	80006ab0 <sysclk_enable_usb+0x64>
80006a54:	30 3b       	mov	r11,3
80006a56:	30 1c       	mov	r12,1
80006a58:	f0 1f 00 17 	mcall	80006ab4 <sysclk_enable_usb+0x68>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006a5c:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80006a60:	d3 03       	ssrf	0x10
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		oscctrl = OSC0_STARTUP_VALUE <<
				AVR32_PM_OSCCTRL0_STARTUP_OFFSET;
		oscctrl |= OSC0_MODE_VALUE << AVR32_PM_OSCCTRL0_MODE_OFFSET;
		AVR32_PM.oscctrl0 = oscctrl;
80006a62:	fe 78 0c 00 	mov	r8,-62464
80006a66:	e0 6a 03 07 	mov	r10,775
80006a6a:	91 aa       	st.w	r8[0x28],r10
		AVR32_PM.mcctrl |= 1 << AVR32_PM_MCCTRL_OSC0EN;
80006a6c:	70 0a       	ld.w	r10,r8[0x0]
80006a6e:	a3 aa       	sbr	r10,0x2
80006a70:	91 0a       	st.w	r8[0x0],r10
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80006a72:	e3 b9 00 00 	mtsr	0x0,r9
	cpu_irq_restore(flags);
}

static inline bool osc_is_ready(uint8_t id)
{
	return !!(AVR32_PM.poscsr & (1U << (AVR32_PM_POSCSR_OSC0RDY + id)));
80006a76:	10 99       	mov	r9,r8
80006a78:	73 58       	ld.w	r8,r9[0x54]
80006a7a:	e2 18 00 80 	andl	r8,0x80,COH
80006a7e:	cf d0       	breq	80006a78 <sysclk_enable_usb+0x2c>
	cfg->ctrl = 0;

	/* Bring the internal VCO frequency up to the minimum value */
	if ((vco_hz < PLL_MIN_HZ * 2) && (mul <= 8)) {
		mul *= 2;
		vco_hz *= 2;
80006a80:	30 88       	mov	r8,8
static inline void pll_config_set_option(struct pll_config *cfg,
		unsigned int option)
{
	Assert(option < PLL_NR_OPTIONS);

	cfg->ctrl |= 1U << (AVR32_PM_PLL0_PLLOPT + option);
80006a82:	a3 a8       	sbr	r8,0x2
static inline void pll_enable(const struct pll_config *cfg,
		unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	AVR32_PM.pll[pll_id] = cfg->ctrl | (1U << AVR32_PM_PLL0_PLLEN);
80006a84:	31 09       	mov	r9,16
80006a86:	20 19       	sub	r9,1
80006a88:	b1 69       	lsl	r9,0x10
80006a8a:	ea 19 3f 00 	orh	r9,0x3f00
80006a8e:	e8 19 02 01 	orl	r9,0x201
80006a92:	f3 e8 10 08 	or	r8,r9,r8
80006a96:	fe 79 0c 00 	mov	r9,-62464
80006a9a:	93 88       	st.w	r9[0x20],r8

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_PM.poscsr & (1U << (AVR32_PM_POSCSR_LOCK0 + pll_id)));
80006a9c:	73 58       	ld.w	r8,r9[0x54]
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
80006a9e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006aa2:	cf d0       	breq	80006a9c <sysclk_enable_usb+0x50>
}

static inline void genclk_enable(const struct genclk_config *cfg,
		unsigned int id)
{
	AVR32_PM.gcctrl[id] = cfg->ctrl | (1U << AVR32_PM_GCCTRL_CEN);
80006aa4:	30 69       	mov	r9,6
80006aa6:	fe 78 0c 00 	mov	r8,-62464
80006aaa:	f1 49 00 6c 	st.w	r8[108],r9
		break;
	}

	genclk_config_set_divider(&gcfg, CONFIG_USBCLK_DIV);
	genclk_enable(&gcfg, AVR32_PM_GCLK_USBB);
}
80006aae:	d8 02       	popm	pc
80006ab0:	80 00       	ld.sh	r0,r0[0x0]
80006ab2:	6a 0c       	ld.w	r12,r5[0x0]
80006ab4:	80 00       	ld.sh	r0,r0[0x0]
80006ab6:	69 e0       	ld.w	r0,r4[0x78]

80006ab8 <get_nb_lun>:

  return nb_lun;
#else
  return MAX_LUN;
#endif
}
80006ab8:	5e ff       	retal	1
80006aba:	d7 03       	nop

80006abc <mem_test_unit_ready>:
  return LUN_ID_0;
}


Ctrl_status mem_test_unit_ready(U8 lun)
{
80006abc:	d4 01       	pushm	lr
  Ctrl_status status;

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
80006abe:	58 0c       	cp.w	r12,0
80006ac0:	c0 20       	breq	80006ac4 <mem_test_unit_ready+0x8>
80006ac2:	da 0a       	popm	pc,r12=1
#if MAX_LUN
           (lun < MAX_LUN) ? lun_desc[lun].test_unit_ready() :
80006ac4:	48 28       	lddpc	r8,80006acc <mem_test_unit_ready+0x10>
80006ac6:	70 0c       	ld.w	r12,r8[0x0]
80006ac8:	5d 1c       	icall	r12
#endif

  Ctrl_access_unlock();

  return status;
}
80006aca:	d8 02       	popm	pc
80006acc:	80 00       	ld.sh	r0,r0[0x0]
80006ace:	7e e8       	ld.w	r8,pc[0x38]

80006ad0 <mem_read_capacity>:


Ctrl_status mem_read_capacity(U8 lun, U32 *u32_nb_sector)
{
80006ad0:	d4 01       	pushm	lr
  Ctrl_status status;

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
80006ad2:	58 0c       	cp.w	r12,0
80006ad4:	c0 20       	breq	80006ad8 <mem_read_capacity+0x8>
80006ad6:	da 0a       	popm	pc,r12=1
#if MAX_LUN
           (lun < MAX_LUN) ? lun_desc[lun].read_capacity(u32_nb_sector) :
80006ad8:	48 38       	lddpc	r8,80006ae4 <mem_read_capacity+0x14>
80006ada:	70 18       	ld.w	r8,r8[0x4]
80006adc:	16 9c       	mov	r12,r11
80006ade:	5d 18       	icall	r8
#endif

  Ctrl_access_unlock();

  return status;
}
80006ae0:	d8 02       	popm	pc
80006ae2:	00 00       	add	r0,r0
80006ae4:	80 00       	ld.sh	r0,r0[0x0]
80006ae6:	7e e8       	ld.w	r8,pc[0x38]

80006ae8 <mem_sector_size>:


U8 mem_sector_size(U8 lun)
{
80006ae8:	58 0c       	cp.w	r12,0
#endif

  Ctrl_access_unlock();

  return sector_size;
}
80006aea:	5f 0c       	sreq	r12
80006aec:	5e fc       	retal	r12
80006aee:	d7 03       	nop

80006af0 <mem_wr_protect>:


Bool mem_wr_protect(U8 lun)
{
80006af0:	d4 01       	pushm	lr
  Bool wr_protect;

  if (!Ctrl_access_lock()) return true;

  wr_protect =
80006af2:	58 0c       	cp.w	r12,0
80006af4:	c0 20       	breq	80006af8 <mem_wr_protect+0x8>
80006af6:	da 0a       	popm	pc,r12=1
#if MAX_LUN
               (lun < MAX_LUN) ? lun_desc[lun].wr_protect() :
80006af8:	48 28       	lddpc	r8,80006b00 <mem_wr_protect+0x10>
80006afa:	70 2c       	ld.w	r12,r8[0x8]
80006afc:	5d 1c       	icall	r12
#endif

  Ctrl_access_unlock();

  return wr_protect;
}
80006afe:	d8 02       	popm	pc
80006b00:	80 00       	ld.sh	r0,r0[0x0]
80006b02:	7e e8       	ld.w	r8,pc[0x38]

80006b04 <ram_2_memory>:
  return status;
}


Ctrl_status ram_2_memory(U8 lun, U32 addr, const void *ram)
{
80006b04:	eb cd 40 e0 	pushm	r5-r7,lr
80006b08:	18 97       	mov	r7,r12
80006b0a:	16 95       	mov	r5,r11
80006b0c:	14 96       	mov	r6,r10
  Ctrl_status status;

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_write_action(1);
80006b0e:	30 2c       	mov	r12,2
80006b10:	f0 1f 00 09 	mcall	80006b34 <ram_2_memory+0x30>
  status =
80006b14:	58 07       	cp.w	r7,0
80006b16:	c0 30       	breq	80006b1c <ram_2_memory+0x18>
80006b18:	30 17       	mov	r7,1
80006b1a:	c0 78       	rjmp	80006b28 <ram_2_memory+0x24>
#if MAX_LUN
           (lun < MAX_LUN) ? lun_desc[lun].ram_2_mem(addr, ram) :
80006b1c:	48 78       	lddpc	r8,80006b38 <ram_2_memory+0x34>
80006b1e:	70 58       	ld.w	r8,r8[0x14]
80006b20:	0c 9b       	mov	r11,r6
80006b22:	0a 9c       	mov	r12,r5
80006b24:	5d 18       	icall	r8
80006b26:	18 97       	mov	r7,r12
#if LUN_USB == ENABLE
                             Lun_usb_ram_2_mem(addr, ram);
#else
                             CTRL_FAIL;
#endif
  memory_stop_write_action();
80006b28:	30 2c       	mov	r12,2
80006b2a:	f0 1f 00 05 	mcall	80006b3c <ram_2_memory+0x38>

  Ctrl_access_unlock();

  return status;
}
80006b2e:	0e 9c       	mov	r12,r7
80006b30:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80006b34:	80 00       	ld.sh	r0,r0[0x0]
80006b36:	20 5c       	sub	r12,5
80006b38:	80 00       	ld.sh	r0,r0[0x0]
80006b3a:	7e e8       	ld.w	r8,pc[0x38]
80006b3c:	80 00       	ld.sh	r0,r0[0x0]
80006b3e:	20 ac       	sub	r12,10

80006b40 <memory_2_ram>:
 */
//! @{


Ctrl_status memory_2_ram(U8 lun, U32 addr, void *ram)
{
80006b40:	eb cd 40 e0 	pushm	r5-r7,lr
80006b44:	18 97       	mov	r7,r12
80006b46:	16 95       	mov	r5,r11
80006b48:	14 96       	mov	r6,r10
  Ctrl_status status;

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_read_action(1);
80006b4a:	30 1c       	mov	r12,1
80006b4c:	f0 1f 00 09 	mcall	80006b70 <memory_2_ram+0x30>
  status =
80006b50:	58 07       	cp.w	r7,0
80006b52:	c0 30       	breq	80006b58 <memory_2_ram+0x18>
80006b54:	30 17       	mov	r7,1
80006b56:	c0 78       	rjmp	80006b64 <memory_2_ram+0x24>
#if MAX_LUN
           (lun < MAX_LUN) ? lun_desc[lun].mem_2_ram(addr, ram) :
80006b58:	48 78       	lddpc	r8,80006b74 <memory_2_ram+0x34>
80006b5a:	70 48       	ld.w	r8,r8[0x10]
80006b5c:	0c 9b       	mov	r11,r6
80006b5e:	0a 9c       	mov	r12,r5
80006b60:	5d 18       	icall	r8
80006b62:	18 97       	mov	r7,r12
#if LUN_USB == ENABLE
                             Lun_usb_mem_2_ram(addr, ram);
#else
                             CTRL_FAIL;
#endif
  memory_stop_read_action();
80006b64:	30 1c       	mov	r12,1
80006b66:	f0 1f 00 05 	mcall	80006b78 <memory_2_ram+0x38>

  Ctrl_access_unlock();

  return status;
}
80006b6a:	0e 9c       	mov	r12,r7
80006b6c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80006b70:	80 00       	ld.sh	r0,r0[0x0]
80006b72:	20 5c       	sub	r12,5
80006b74:	80 00       	ld.sh	r0,r0[0x0]
80006b76:	7e e8       	ld.w	r8,pc[0x38]
80006b78:	80 00       	ld.sh	r0,r0[0x0]
80006b7a:	20 ac       	sub	r12,10

80006b7c <udi_hid_kbd_getsetting>:


uint8_t udi_hid_kbd_getsetting(void)
{
	return 0;
}
80006b7c:	5e fd       	retal	0
80006b7e:	d7 03       	nop

80006b80 <udi_hid_kbd_setreport>:


static bool udi_hid_kbd_setreport(void)
{
	if ((USB_HID_REPORT_TYPE_OUTPUT == (udd_g_ctrlreq.req.wValue >> 8))
80006b80:	48 d8       	lddpc	r8,80006bb4 <udi_hid_kbd_setreport+0x34>
80006b82:	90 18       	ld.sh	r8,r8[0x2]
80006b84:	f5 d8 c1 08 	bfextu	r10,r8,0x8,0x8
80006b88:	30 29       	mov	r9,2
80006b8a:	f2 0a 19 00 	cp.h	r10,r9
80006b8e:	c1 11       	brne	80006bb0 <udi_hid_kbd_setreport+0x30>
80006b90:	5c 58       	castu.b	r8
80006b92:	c0 f1       	brne	80006bb0 <udi_hid_kbd_setreport+0x30>
80006b94:	48 88       	lddpc	r8,80006bb4 <udi_hid_kbd_setreport+0x34>
80006b96:	90 39       	ld.sh	r9,r8[0x6]
80006b98:	30 18       	mov	r8,1
80006b9a:	f0 09 19 00 	cp.h	r9,r8
80006b9e:	c0 91       	brne	80006bb0 <udi_hid_kbd_setreport+0x30>
			&& (0 == (0xFF & udd_g_ctrlreq.req.wValue))
			&& (1 == udd_g_ctrlreq.req.wLength)) {
		// Report OUT type on report ID 0 from USB Host
		udd_g_ctrlreq.payload = &udi_hid_kbd_report_set;
80006ba0:	48 58       	lddpc	r8,80006bb4 <udi_hid_kbd_setreport+0x34>
80006ba2:	48 69       	lddpc	r9,80006bb8 <udi_hid_kbd_setreport+0x38>
80006ba4:	91 29       	st.w	r8[0x8],r9
		udd_g_ctrlreq.callback = udi_hid_kbd_setreport_valid;
80006ba6:	48 69       	lddpc	r9,80006bbc <udi_hid_kbd_setreport+0x3c>
80006ba8:	91 49       	st.w	r8[0x10],r9
		udd_g_ctrlreq.payload_size = 1;
80006baa:	30 19       	mov	r9,1
80006bac:	b0 69       	st.h	r8[0xc],r9
80006bae:	5e ff       	retal	1
		return true;
80006bb0:	5e fd       	retal	0
80006bb2:	00 00       	add	r0,r0
80006bb4:	00 00       	add	r0,r0
80006bb6:	04 28       	rsub	r8,r2
80006bb8:	00 00       	add	r0,r0
80006bba:	01 d9       	ld.ub	r9,r0[0x5]
80006bbc:	80 00       	ld.sh	r0,r0[0x0]
80006bbe:	6d cc       	ld.w	r12,r6[0x70]

80006bc0 <udi_hid_kbd_send_report>:

//--------------------------------------------
//------ Internal routines

static bool udi_hid_kbd_send_report(void)
{
80006bc0:	d4 01       	pushm	lr
	if (udi_hid_kbd_b_report_trans_ongoing)
80006bc2:	48 e8       	lddpc	r8,80006bf8 <udi_hid_kbd_send_report+0x38>
80006bc4:	11 89       	ld.ub	r9,r8[0x0]
80006bc6:	30 08       	mov	r8,0
80006bc8:	f0 09 18 00 	cp.b	r9,r8
80006bcc:	c0 20       	breq	80006bd0 <udi_hid_kbd_send_report+0x10>
80006bce:	d8 0a       	popm	pc,r12=0
		return false;
	memcpy(udi_hid_kbd_report_trans, udi_hid_kbd_report,
80006bd0:	48 ba       	lddpc	r10,80006bfc <udi_hid_kbd_send_report+0x3c>
80006bd2:	48 c8       	lddpc	r8,80006c00 <udi_hid_kbd_send_report+0x40>
80006bd4:	f0 e8 00 00 	ld.d	r8,r8[0]
80006bd8:	f4 e9 00 00 	st.d	r10[0],r8
			UDI_HID_KBD_REPORT_SIZE);
	udi_hid_kbd_b_report_valid = false;
80006bdc:	30 09       	mov	r9,0
80006bde:	48 a8       	lddpc	r8,80006c04 <udi_hid_kbd_send_report+0x44>
80006be0:	b0 89       	st.b	r8[0x0],r9
	udi_hid_kbd_b_report_trans_ongoing =
			udd_ep_run(	UDI_HID_KBD_EP_IN,
80006be2:	48 a8       	lddpc	r8,80006c08 <udi_hid_kbd_send_report+0x48>
80006be4:	30 89       	mov	r9,8
80006be6:	30 0b       	mov	r11,0
80006be8:	e0 6c 00 81 	mov	r12,129
80006bec:	f0 1f 00 08 	mcall	80006c0c <udi_hid_kbd_send_report+0x4c>
	if (udi_hid_kbd_b_report_trans_ongoing)
		return false;
	memcpy(udi_hid_kbd_report_trans, udi_hid_kbd_report,
			UDI_HID_KBD_REPORT_SIZE);
	udi_hid_kbd_b_report_valid = false;
	udi_hid_kbd_b_report_trans_ongoing =
80006bf0:	48 28       	lddpc	r8,80006bf8 <udi_hid_kbd_send_report+0x38>
80006bf2:	b0 8c       	st.b	r8[0x0],r12
							false,
							udi_hid_kbd_report_trans,
							UDI_HID_KBD_REPORT_SIZE,
							udi_hid_kbd_report_sent);
	return udi_hid_kbd_b_report_trans_ongoing;
}
80006bf4:	d8 02       	popm	pc
80006bf6:	00 00       	add	r0,r0
80006bf8:	00 00       	add	r0,r0
80006bfa:	01 cf       	ld.ub	pc,r0[0x4]
80006bfc:	00 00       	add	r0,r0
80006bfe:	01 d0       	ld.ub	r0,r0[0x5]
80006c00:	00 00       	add	r0,r0
80006c02:	01 dc       	ld.ub	r12,r0[0x5]
80006c04:	00 00       	add	r0,r0
80006c06:	01 ce       	ld.ub	lr,r0[0x4]
80006c08:	80 00       	ld.sh	r0,r0[0x0]
80006c0a:	6c 10       	ld.w	r0,r6[0x4]
80006c0c:	80 00       	ld.sh	r0,r0[0x0]
80006c0e:	38 84       	mov	r4,-120

80006c10 <udi_hid_kbd_report_sent>:

void udi_hid_kbd_report_sent(udd_ep_status_t status, iram_size_t nb_sent)
{
80006c10:	d4 01       	pushm	lr
	udi_hid_kbd_b_report_trans_ongoing = false;
80006c12:	30 08       	mov	r8,0
80006c14:	48 59       	lddpc	r9,80006c28 <udi_hid_kbd_report_sent+0x18>
80006c16:	b2 88       	st.b	r9[0x0],r8
	if (udi_hid_kbd_b_report_valid) {
80006c18:	48 59       	lddpc	r9,80006c2c <udi_hid_kbd_report_sent+0x1c>
80006c1a:	13 89       	ld.ub	r9,r9[0x0]
80006c1c:	f0 09 18 00 	cp.b	r9,r8
80006c20:	c0 30       	breq	80006c26 <udi_hid_kbd_report_sent+0x16>
		udi_hid_kbd_send_report();
80006c22:	f0 1f 00 04 	mcall	80006c30 <udi_hid_kbd_report_sent+0x20>
80006c26:	d8 02       	popm	pc
80006c28:	00 00       	add	r0,r0
80006c2a:	01 cf       	ld.ub	pc,r0[0x4]
80006c2c:	00 00       	add	r0,r0
80006c2e:	01 ce       	ld.ub	lr,r0[0x4]
80006c30:	80 00       	ld.sh	r0,r0[0x0]
80006c32:	6b c0       	ld.w	r0,r5[0x70]

80006c34 <udi_hid_kbd_down>:
	return true;
}


bool udi_hid_kbd_down(uint8_t key_id)
{
80006c34:	eb cd 40 80 	pushm	r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006c38:	e1 b7 00 00 	mfsr	r7,0x0
	cpu_irq_disable();
80006c3c:	d3 03       	ssrf	0x10

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
		if (0 == udi_hid_kbd_report[i])
80006c3e:	49 98       	lddpc	r8,80006ca0 <udi_hid_kbd_down+0x6c>
80006c40:	11 a8       	ld.ub	r8,r8[0x2]
80006c42:	58 08       	cp.w	r8,0
80006c44:	c2 10       	breq	80006c86 <udi_hid_kbd_down+0x52>
			break;
		if (key_id == udi_hid_kbd_report[i]) {
80006c46:	f8 08 18 00 	cp.b	r8,r12
80006c4a:	c0 b0       	breq	80006c60 <udi_hid_kbd_down+0x2c>
80006c4c:	49 59       	lddpc	r9,80006ca0 <udi_hid_kbd_down+0x6c>
80006c4e:	2f d9       	sub	r9,-3
80006c50:	30 38       	mov	r8,3
	uint8_t i;

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
80006c52:	30 8b       	mov	r11,8
		if (0 == udi_hid_kbd_report[i])
80006c54:	13 8a       	ld.ub	r10,r9[0x0]
80006c56:	58 0a       	cp.w	r10,0
80006c58:	c0 f0       	breq	80006c76 <udi_hid_kbd_down+0x42>
			break;
		if (key_id == udi_hid_kbd_report[i]) {
80006c5a:	f8 0a 18 00 	cp.b	r10,r12
80006c5e:	c0 51       	brne	80006c68 <udi_hid_kbd_down+0x34>
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80006c60:	e3 b7 00 00 	mtsr	0x0,r7
#endif
	barrier();
80006c64:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
	uint8_t i;

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
80006c68:	2f f8       	sub	r8,-1
80006c6a:	5c 58       	castu.b	r8
80006c6c:	2f f9       	sub	r9,-1
80006c6e:	f6 08 18 00 	cp.b	r8,r11
80006c72:	cf 11       	brne	80006c54 <udi_hid_kbd_down+0x20>
80006c74:	c0 58       	rjmp	80006c7e <udi_hid_kbd_down+0x4a>
			cpu_irq_restore(flags);
			return true;
		}
	}

	if (UDI_HID_KBD_REPORT_SIZE == i) {
80006c76:	30 89       	mov	r9,8
80006c78:	f2 08 18 00 	cp.b	r8,r9
80006c7c:	c0 61       	brne	80006c88 <udi_hid_kbd_down+0x54>
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80006c7e:	e3 b7 00 00 	mtsr	0x0,r7
#endif
	barrier();
80006c82:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
		// Array full
		// TODO manage more than UDI_HID_KBD_REPORT_SIZE key pressed in same time 
		cpu_irq_restore(flags);
		return false;
80006c86:	30 28       	mov	r8,2
	}
	// Add key at the end of array
	udi_hid_kbd_report[i] = key_id;
80006c88:	48 69       	lddpc	r9,80006ca0 <udi_hid_kbd_down+0x6c>
80006c8a:	f2 08 0b 0c 	st.b	r9[r8],r12
	udi_hid_kbd_b_report_valid = true;
80006c8e:	30 19       	mov	r9,1
80006c90:	48 58       	lddpc	r8,80006ca4 <udi_hid_kbd_down+0x70>
80006c92:	b0 89       	st.b	r8[0x0],r9

	// Send report
	udi_hid_kbd_send_report();
80006c94:	f0 1f 00 05 	mcall	80006ca8 <udi_hid_kbd_down+0x74>
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80006c98:	e3 b7 00 00 	mtsr	0x0,r7
#endif
	barrier();
80006c9c:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80006ca0:	00 00       	add	r0,r0
80006ca2:	01 dc       	ld.ub	r12,r0[0x5]
80006ca4:	00 00       	add	r0,r0
80006ca6:	01 ce       	ld.ub	lr,r0[0x4]
80006ca8:	80 00       	ld.sh	r0,r0[0x0]
80006caa:	6b c0       	ld.w	r0,r5[0x70]

80006cac <udi_hid_kbd_up>:
	return true;
}


bool udi_hid_kbd_up(uint8_t key_id)
{
80006cac:	eb cd 40 80 	pushm	r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006cb0:	e1 b7 00 00 	mfsr	r7,0x0
	cpu_irq_disable();
80006cb4:	d3 03       	ssrf	0x10

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
		if (0 == udi_hid_kbd_report[i]) {
80006cb6:	4a 18       	lddpc	r8,80006d38 <udi_hid_kbd_up+0x8c>
80006cb8:	11 a8       	ld.ub	r8,r8[0x2]
80006cba:	58 08       	cp.w	r8,0
80006cbc:	c0 b0       	breq	80006cd2 <udi_hid_kbd_up+0x26>
			// Already removed
			cpu_irq_restore(flags);
			return true;
		}
		if (key_id == udi_hid_kbd_report[i])
80006cbe:	f8 08 18 00 	cp.b	r8,r12
80006cc2:	c2 20       	breq	80006d06 <udi_hid_kbd_up+0x5a>
80006cc4:	49 d9       	lddpc	r9,80006d38 <udi_hid_kbd_up+0x8c>
80006cc6:	2f d9       	sub	r9,-3
80006cc8:	30 38       	mov	r8,3
	uint8_t i;

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
80006cca:	30 8b       	mov	r11,8
		if (0 == udi_hid_kbd_report[i]) {
80006ccc:	13 8a       	ld.ub	r10,r9[0x0]
80006cce:	58 0a       	cp.w	r10,0
80006cd0:	c0 41       	brne	80006cd8 <udi_hid_kbd_up+0x2c>
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80006cd2:	e3 b7 00 00 	mtsr	0x0,r7
			// Already removed
			cpu_irq_restore(flags);
			return true;
80006cd6:	c2 f8       	rjmp	80006d34 <udi_hid_kbd_up+0x88>
		}
		if (key_id == udi_hid_kbd_report[i])
80006cd8:	f8 0a 18 00 	cp.b	r10,r12
80006cdc:	c0 80       	breq	80006cec <udi_hid_kbd_up+0x40>
	uint8_t i;

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
80006cde:	2f f8       	sub	r8,-1
80006ce0:	5c 58       	castu.b	r8
80006ce2:	2f f9       	sub	r9,-1
80006ce4:	f6 08 18 00 	cp.b	r8,r11
80006ce8:	cf 21       	brne	80006ccc <udi_hid_kbd_up+0x20>
80006cea:	c0 b8       	rjmp	80006d00 <udi_hid_kbd_up+0x54>
			return true;
		}
		if (key_id == udi_hid_kbd_report[i])
			break;
	}
	if (UDI_HID_KBD_REPORT_SIZE == i) {
80006cec:	30 89       	mov	r9,8
80006cee:	f2 08 18 00 	cp.b	r8,r9
80006cf2:	c0 70       	breq	80006d00 <udi_hid_kbd_up+0x54>
		// Already removed
		cpu_irq_restore(flags);
		return true;
	}
	// Remove key and shift
	while (i < (UDI_HID_KBD_REPORT_SIZE - 1)) {
80006cf4:	30 69       	mov	r9,6
80006cf6:	f2 08 18 00 	cp.b	r8,r9
80006cfa:	e0 88 00 07 	brls	80006d08 <udi_hid_kbd_up+0x5c>
80006cfe:	c1 18       	rjmp	80006d20 <udi_hid_kbd_up+0x74>
80006d00:	e3 b7 00 00 	mtsr	0x0,r7
			break;
	}
	if (UDI_HID_KBD_REPORT_SIZE == i) {
		// Already removed
		cpu_irq_restore(flags);
		return true;
80006d04:	c1 88       	rjmp	80006d34 <udi_hid_kbd_up+0x88>
80006d06:	30 28       	mov	r8,2
	}
	// Remove key and shift
	while (i < (UDI_HID_KBD_REPORT_SIZE - 1)) {
		udi_hid_kbd_report[i] = udi_hid_kbd_report[i + 1];
80006d08:	48 c9       	lddpc	r9,80006d38 <udi_hid_kbd_up+0x8c>
		// Already removed
		cpu_irq_restore(flags);
		return true;
	}
	// Remove key and shift
	while (i < (UDI_HID_KBD_REPORT_SIZE - 1)) {
80006d0a:	30 7b       	mov	r11,7
		udi_hid_kbd_report[i] = udi_hid_kbd_report[i + 1];
80006d0c:	f2 08 00 0a 	add	r10,r9,r8
80006d10:	15 9a       	ld.ub	r10,r10[0x1]
80006d12:	f2 08 0b 0a 	st.b	r9[r8],r10
		i++;
80006d16:	2f f8       	sub	r8,-1
80006d18:	5c 58       	castu.b	r8
		// Already removed
		cpu_irq_restore(flags);
		return true;
	}
	// Remove key and shift
	while (i < (UDI_HID_KBD_REPORT_SIZE - 1)) {
80006d1a:	f6 08 18 00 	cp.b	r8,r11
80006d1e:	cf 71       	brne	80006d0c <udi_hid_kbd_up+0x60>
		udi_hid_kbd_report[i] = udi_hid_kbd_report[i + 1];
		i++;
	}
	udi_hid_kbd_report[UDI_HID_KBD_REPORT_SIZE - 1] = 0x00;
80006d20:	30 09       	mov	r9,0
80006d22:	48 68       	lddpc	r8,80006d38 <udi_hid_kbd_up+0x8c>
80006d24:	b0 f9       	st.b	r8[0x7],r9
	udi_hid_kbd_b_report_valid = true;
80006d26:	30 19       	mov	r9,1
80006d28:	48 58       	lddpc	r8,80006d3c <udi_hid_kbd_up+0x90>
80006d2a:	b0 89       	st.b	r8[0x0],r9

	// Send report
	udi_hid_kbd_send_report();
80006d2c:	f0 1f 00 05 	mcall	80006d40 <udi_hid_kbd_up+0x94>
80006d30:	e3 b7 00 00 	mtsr	0x0,r7

	cpu_irq_restore(flags);
	return true;
}
80006d34:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80006d38:	00 00       	add	r0,r0
80006d3a:	01 dc       	ld.ub	r12,r0[0x5]
80006d3c:	00 00       	add	r0,r0
80006d3e:	01 ce       	ld.ub	lr,r0[0x4]
80006d40:	80 00       	ld.sh	r0,r0[0x0]
80006d42:	6b c0       	ld.w	r0,r5[0x70]

80006d44 <udi_hid_kbd_modifier_down>:
	return true;
}


bool udi_hid_kbd_modifier_down(uint8_t modifier_id)
{
80006d44:	eb cd 40 80 	pushm	r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006d48:	e1 b7 00 00 	mfsr	r7,0x0
	cpu_irq_disable();
80006d4c:	d3 03       	ssrf	0x10
	irqflags_t flags = cpu_irq_save();

	// Fill report
	udi_hid_kbd_report[0] |= modifier_id;
80006d4e:	48 78       	lddpc	r8,80006d68 <udi_hid_kbd_modifier_down+0x24>
80006d50:	11 89       	ld.ub	r9,r8[0x0]
80006d52:	12 4c       	or	r12,r9
80006d54:	b0 8c       	st.b	r8[0x0],r12
	udi_hid_kbd_b_report_valid = true;
80006d56:	30 19       	mov	r9,1
80006d58:	48 58       	lddpc	r8,80006d6c <udi_hid_kbd_modifier_down+0x28>
80006d5a:	b0 89       	st.b	r8[0x0],r9

	// Send report
	udi_hid_kbd_send_report();
80006d5c:	f0 1f 00 05 	mcall	80006d70 <udi_hid_kbd_modifier_down+0x2c>
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80006d60:	e3 b7 00 00 	mtsr	0x0,r7

	cpu_irq_restore(flags);
	return true;
}
80006d64:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80006d68:	00 00       	add	r0,r0
80006d6a:	01 dc       	ld.ub	r12,r0[0x5]
80006d6c:	00 00       	add	r0,r0
80006d6e:	01 ce       	ld.ub	lr,r0[0x4]
80006d70:	80 00       	ld.sh	r0,r0[0x0]
80006d72:	6b c0       	ld.w	r0,r5[0x70]

80006d74 <udi_hid_kbd_modifier_up>:

//--------------------------------------------
//------ Interface for application

bool udi_hid_kbd_modifier_up(uint8_t modifier_id)
{
80006d74:	eb cd 40 80 	pushm	r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006d78:	e1 b7 00 00 	mfsr	r7,0x0
	cpu_irq_disable();
80006d7c:	d3 03       	ssrf	0x10
	irqflags_t flags = cpu_irq_save();

	// Fill report
	udi_hid_kbd_report[0] &= ~modifier_id;
80006d7e:	48 88       	lddpc	r8,80006d9c <udi_hid_kbd_modifier_up+0x28>
80006d80:	5c dc       	com	r12
80006d82:	11 89       	ld.ub	r9,r8[0x0]
80006d84:	12 6c       	and	r12,r9
80006d86:	b0 8c       	st.b	r8[0x0],r12
	udi_hid_kbd_b_report_valid = true;
80006d88:	30 19       	mov	r9,1
80006d8a:	48 68       	lddpc	r8,80006da0 <udi_hid_kbd_modifier_up+0x2c>
80006d8c:	b0 89       	st.b	r8[0x0],r9

	// Send report
	udi_hid_kbd_send_report();
80006d8e:	f0 1f 00 06 	mcall	80006da4 <udi_hid_kbd_modifier_up+0x30>
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80006d92:	e3 b7 00 00 	mtsr	0x0,r7

	cpu_irq_restore(flags);
	return true;
}
80006d96:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80006d9a:	00 00       	add	r0,r0
80006d9c:	00 00       	add	r0,r0
80006d9e:	01 dc       	ld.ub	r12,r0[0x5]
80006da0:	00 00       	add	r0,r0
80006da2:	01 ce       	ld.ub	lr,r0[0x4]
80006da4:	80 00       	ld.sh	r0,r0[0x0]
80006da6:	6b c0       	ld.w	r0,r5[0x70]

80006da8 <udi_hid_kbd_setup>:
	UDI_HID_KBD_DISABLE_EXT();
}


bool udi_hid_kbd_setup(void)
{
80006da8:	d4 01       	pushm	lr
	return udi_hid_setup(&udi_hid_kbd_rate,
80006daa:	48 49       	lddpc	r9,80006db8 <udi_hid_kbd_setup+0x10>
80006dac:	48 4a       	lddpc	r10,80006dbc <udi_hid_kbd_setup+0x14>
80006dae:	48 5b       	lddpc	r11,80006dc0 <udi_hid_kbd_setup+0x18>
80006db0:	48 5c       	lddpc	r12,80006dc4 <udi_hid_kbd_setup+0x1c>
80006db2:	f0 1f 00 06 	mcall	80006dc8 <udi_hid_kbd_setup+0x20>
								&udi_hid_kbd_protocol,
								(uint8_t *) &udi_hid_kbd_report_desc,
								udi_hid_kbd_setreport);
}
80006db6:	d8 02       	popm	pc
80006db8:	80 00       	ld.sh	r0,r0[0x0]
80006dba:	6b 80       	ld.w	r0,r5[0x60]
80006dbc:	00 00       	add	r0,r0
80006dbe:	00 0d       	add	sp,r0
80006dc0:	00 00       	add	r0,r0
80006dc2:	01 d8       	ld.ub	r8,r0[0x5]
80006dc4:	00 00       	add	r0,r0
80006dc6:	01 e4       	ld.ub	r4,r0[0x6]
80006dc8:	80 00       	ld.sh	r0,r0[0x0]
80006dca:	6e 28       	ld.w	r8,r7[0x8]

80006dcc <udi_hid_kbd_setreport_valid>:
		udi_hid_kbd_send_report();
	}
}

static void udi_hid_kbd_setreport_valid(void)
{
80006dcc:	d4 01       	pushm	lr
	UDI_HID_KBD_CHANGE_LED(udi_hid_kbd_report_set);
80006dce:	48 38       	lddpc	r8,80006dd8 <udi_hid_kbd_setreport_valid+0xc>
80006dd0:	11 8c       	ld.ub	r12,r8[0x0]
80006dd2:	f0 1f 00 03 	mcall	80006ddc <udi_hid_kbd_setreport_valid+0x10>
}
80006dd6:	d8 02       	popm	pc
80006dd8:	00 00       	add	r0,r0
80006dda:	01 d9       	ld.ub	r9,r0[0x5]
80006ddc:	80 00       	ld.sh	r0,r0[0x0]
80006dde:	76 68       	ld.w	r8,r11[0x18]

80006de0 <udi_hid_kbd_disable>:
	return UDI_HID_KBD_ENABLE_EXT();
}


void udi_hid_kbd_disable(void)
{
80006de0:	d4 01       	pushm	lr
	UDI_HID_KBD_DISABLE_EXT();
80006de2:	f0 1f 00 02 	mcall	80006de8 <udi_hid_kbd_disable+0x8>
}
80006de6:	d8 02       	popm	pc
80006de8:	80 00       	ld.sh	r0,r0[0x0]
80006dea:	76 64       	ld.w	r4,r11[0x18]

80006dec <udi_hid_kbd_enable>:

//--------------------------------------------
//------ Interface for UDI HID level

bool udi_hid_kbd_enable(void)
{
80006dec:	d4 01       	pushm	lr
	// Initialize internal values
	udi_hid_kbd_rate = 0;
80006dee:	30 08       	mov	r8,0
80006df0:	48 89       	lddpc	r9,80006e10 <udi_hid_kbd_enable+0x24>
80006df2:	b2 88       	st.b	r9[0x0],r8
	udi_hid_kbd_protocol = 0;
80006df4:	48 89       	lddpc	r9,80006e14 <udi_hid_kbd_enable+0x28>
80006df6:	b2 88       	st.b	r9[0x0],r8
	udi_hid_kbd_b_report_trans_ongoing = false;
80006df8:	48 89       	lddpc	r9,80006e18 <udi_hid_kbd_enable+0x2c>
80006dfa:	b2 88       	st.b	r9[0x0],r8
	memset(udi_hid_kbd_report, 0, UDI_HID_KBD_REPORT_SIZE);
80006dfc:	30 0a       	mov	r10,0
80006dfe:	30 0b       	mov	r11,0
80006e00:	48 79       	lddpc	r9,80006e1c <udi_hid_kbd_enable+0x30>
80006e02:	f2 eb 00 00 	st.d	r9[0],r10
	udi_hid_kbd_b_report_valid = false;
80006e06:	48 79       	lddpc	r9,80006e20 <udi_hid_kbd_enable+0x34>
80006e08:	b2 88       	st.b	r9[0x0],r8
	return UDI_HID_KBD_ENABLE_EXT();
80006e0a:	f0 1f 00 07 	mcall	80006e24 <udi_hid_kbd_enable+0x38>
}
80006e0e:	d8 02       	popm	pc
80006e10:	00 00       	add	r0,r0
80006e12:	01 e4       	ld.ub	r4,r0[0x6]
80006e14:	00 00       	add	r0,r0
80006e16:	01 d8       	ld.ub	r8,r0[0x5]
80006e18:	00 00       	add	r0,r0
80006e1a:	01 cf       	ld.ub	pc,r0[0x4]
80006e1c:	00 00       	add	r0,r0
80006e1e:	01 dc       	ld.ub	r12,r0[0x5]
80006e20:	00 00       	add	r0,r0
80006e22:	01 ce       	ld.ub	lr,r0[0x4]
80006e24:	80 00       	ld.sh	r0,r0[0x0]
80006e26:	76 62       	ld.w	r2,r11[0x18]

80006e28 <udi_hid_setup>:
static bool udi_hid_reqstdifaceget_descriptor(uint8_t *report_desc);

//@}

bool udi_hid_setup( uint8_t *rate, uint8_t *protocol, uint8_t *report_desc, bool (*set_report)(void) )
{
80006e28:	eb cd 40 80 	pushm	r7,lr
80006e2c:	14 97       	mov	r7,r10
	if (Udd_setup_is_in()) {
80006e2e:	4c 08       	lddpc	r8,80006f2c <udi_hid_setup+0x104>
80006e30:	11 88       	ld.ub	r8,r8[0x0]
80006e32:	30 0a       	mov	r10,0
80006e34:	f4 08 18 00 	cp.b	r8,r10
80006e38:	c5 04       	brge	80006ed8 <udi_hid_setup+0xb0>
		// Requests Interface GET
		if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
80006e3a:	e2 18 00 60 	andl	r8,0x60,COH
80006e3e:	c3 31       	brne	80006ea4 <udi_hid_setup+0x7c>
			// Requests Standard Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
80006e40:	4b b9       	lddpc	r9,80006f2c <udi_hid_setup+0x104>
80006e42:	13 9a       	ld.ub	r10,r9[0x1]
80006e44:	30 69       	mov	r9,6
80006e46:	f2 0a 18 00 	cp.b	r10,r9
80006e4a:	c2 d1       	brne	80006ea4 <udi_hid_setup+0x7c>
{
	usb_hid_descriptor_t UDC_DESC_STORAGE *ptr_hid_desc;

	// Get the USB descriptor which is located after the interface descriptor
	// This descriptor must be the HID descriptor
	ptr_hid_desc = (usb_hid_descriptor_t UDC_DESC_STORAGE *) ((uint8_t *)
80006e4c:	f0 1f 00 39 	mcall	80006f30 <udi_hid_setup+0x108>
80006e50:	2f 7c       	sub	r12,-9
			udc_get_interface_desc() + sizeof(usb_iface_desc_t));
	if (USB_DT_HID != ptr_hid_desc->bDescriptorType)
80006e52:	19 99       	ld.ub	r9,r12[0x1]
80006e54:	32 18       	mov	r8,33
80006e56:	f0 09 18 00 	cp.b	r9,r8
80006e5a:	c2 31       	brne	80006ea0 <udi_hid_setup+0x78>

	// The SETUP request can ask for:
	// - an USB_DT_HID descriptor 
	// - or USB_DT_HID_REPORT descriptor
	// - or USB_DT_HID_PHYSICAL descriptor
	if (USB_DT_HID == (uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
80006e5c:	4b 48       	lddpc	r8,80006f2c <udi_hid_setup+0x104>
80006e5e:	11 a8       	ld.ub	r8,r8[0x2]
80006e60:	32 19       	mov	r9,33
80006e62:	f2 08 18 00 	cp.b	r8,r9
80006e66:	c0 a1       	brne	80006e7a <udi_hid_setup+0x52>
		// USB_DT_HID descriptor requested then send it
		udd_g_ctrlreq.payload = (uint8_t *) ptr_hid_desc;
80006e68:	4b 18       	lddpc	r8,80006f2c <udi_hid_setup+0x104>
80006e6a:	91 2c       	st.w	r8[0x8],r12
		udd_g_ctrlreq.payload_size =
				min(udd_g_ctrlreq.req.wLength,
80006e6c:	90 b9       	ld.uh	r9,r8[0x6]
80006e6e:	19 8a       	ld.ub	r10,r12[0x0]
80006e70:	f2 0a 0d 49 	min	r9,r9,r10
	// - or USB_DT_HID_REPORT descriptor
	// - or USB_DT_HID_PHYSICAL descriptor
	if (USB_DT_HID == (uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
		// USB_DT_HID descriptor requested then send it
		udd_g_ctrlreq.payload = (uint8_t *) ptr_hid_desc;
		udd_g_ctrlreq.payload_size =
80006e74:	b0 69       	st.h	r8[0xc],r9
80006e76:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
				ptr_hid_desc->bLength);
		return true;
	}
	// The HID_X descriptor requested must correspond to report type
	// included in the HID descriptor
	if (ptr_hid_desc->bRDescriptorType ==
80006e7a:	19 e9       	ld.ub	r9,r12[0x6]
80006e7c:	f0 09 18 00 	cp.b	r9,r8
80006e80:	c1 01       	brne	80006ea0 <udi_hid_setup+0x78>
			(uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
		// Send HID Report descriptor given by high level
		udd_g_ctrlreq.payload = report_desc;
80006e82:	4a b8       	lddpc	r8,80006f2c <udi_hid_setup+0x104>
80006e84:	91 27       	st.w	r8[0x8],r7
		udd_g_ctrlreq.payload_size =
				min(udd_g_ctrlreq.req.wLength,
80006e86:	90 ba       	ld.uh	r10,r8[0x6]
80006e88:	19 fb       	ld.ub	r11,r12[0x7]
80006e8a:	f9 39 00 08 	ld.ub	r9,r12[8]
80006e8e:	f3 eb 10 89 	or	r9,r9,r11<<0x8
80006e92:	5c c9       	swap.bh	r9
80006e94:	5c 79       	castu.h	r9
80006e96:	f4 09 0d 49 	min	r9,r10,r9
	// included in the HID descriptor
	if (ptr_hid_desc->bRDescriptorType ==
			(uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
		// Send HID Report descriptor given by high level
		udd_g_ctrlreq.payload = report_desc;
		udd_g_ctrlreq.payload_size =
80006e9a:	b0 69       	st.h	r8[0xc],r9
80006e9c:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80006ea0:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0

			case USB_REQ_GET_DESCRIPTOR:
				return udi_hid_reqstdifaceget_descriptor(report_desc);
			}
		}
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
80006ea4:	e0 48 00 20 	cp.w	r8,32
80006ea8:	c4 01       	brne	80006f28 <udi_hid_setup+0x100>
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
80006eaa:	4a 18       	lddpc	r8,80006f2c <udi_hid_setup+0x104>
80006eac:	11 98       	ld.ub	r8,r8[0x1]
80006eae:	30 29       	mov	r9,2
80006eb0:	f2 08 18 00 	cp.b	r8,r9
80006eb4:	c0 60       	breq	80006ec0 <udi_hid_setup+0x98>
80006eb6:	30 39       	mov	r9,3
80006eb8:	f2 08 18 00 	cp.b	r8,r9
80006ebc:	c3 61       	brne	80006f28 <udi_hid_setup+0x100>
80006ebe:	c0 78       	rjmp	80006ecc <udi_hid_setup+0xa4>
			case USB_REQ_HID_GET_REPORT:
				// TODO
				break;

			case USB_REQ_HID_GET_IDLE:
				udd_g_ctrlreq.payload = rate;
80006ec0:	49 b8       	lddpc	r8,80006f2c <udi_hid_setup+0x104>
80006ec2:	91 2c       	st.w	r8[0x8],r12
				udd_g_ctrlreq.payload_size = 1;
80006ec4:	30 19       	mov	r9,1
80006ec6:	b0 69       	st.h	r8[0xc],r9
80006ec8:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
				return true;

			case USB_REQ_HID_GET_PROTOCOL:
				udd_g_ctrlreq.payload = protocol;
80006ecc:	49 88       	lddpc	r8,80006f2c <udi_hid_setup+0x104>
80006ece:	91 2b       	st.w	r8[0x8],r11
				udd_g_ctrlreq.payload_size = 1;
80006ed0:	30 19       	mov	r9,1
80006ed2:	b0 69       	st.h	r8[0xc],r9
80006ed4:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
			}
		}
	}
	if (Udd_setup_is_out()) {
		// Requests Interface SET
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
80006ed8:	e2 18 00 60 	andl	r8,0x60,COH
80006edc:	e0 48 00 20 	cp.w	r8,32
80006ee0:	c2 41       	brne	80006f28 <udi_hid_setup+0x100>
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
80006ee2:	49 38       	lddpc	r8,80006f2c <udi_hid_setup+0x104>
80006ee4:	11 98       	ld.ub	r8,r8[0x1]
80006ee6:	30 9a       	mov	r10,9
80006ee8:	f4 08 18 00 	cp.b	r8,r10
80006eec:	c0 b0       	breq	80006f02 <udi_hid_setup+0xda>
80006eee:	c1 d3       	brcs	80006f28 <udi_hid_setup+0x100>
80006ef0:	30 a9       	mov	r9,10
80006ef2:	f2 08 18 00 	cp.b	r8,r9
80006ef6:	c0 90       	breq	80006f08 <udi_hid_setup+0xe0>
80006ef8:	30 b9       	mov	r9,11
80006efa:	f2 08 18 00 	cp.b	r8,r9
80006efe:	c1 51       	brne	80006f28 <udi_hid_setup+0x100>
80006f00:	c0 98       	rjmp	80006f12 <udi_hid_setup+0xea>

			case USB_REQ_HID_SET_REPORT:
				return set_report();
80006f02:	5d 19       	icall	r9
80006f04:	e3 cd 80 80 	ldm	sp++,r7,pc

			case USB_REQ_HID_SET_IDLE:
				*rate = udd_g_ctrlreq.req.wValue >> 8;
80006f08:	48 98       	lddpc	r8,80006f2c <udi_hid_setup+0x104>
80006f0a:	11 a8       	ld.ub	r8,r8[0x2]
80006f0c:	b8 88       	st.b	r12[0x0],r8
80006f0e:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
				return true;

			case USB_REQ_HID_SET_PROTOCOL:
				if (0 != udd_g_ctrlreq.req.wLength)
80006f12:	48 78       	lddpc	r8,80006f2c <udi_hid_setup+0x104>
80006f14:	90 39       	ld.sh	r9,r8[0x6]
80006f16:	30 08       	mov	r8,0
80006f18:	f0 09 19 00 	cp.h	r9,r8
80006f1c:	c0 61       	brne	80006f28 <udi_hid_setup+0x100>
					return false;
				*protocol = udd_g_ctrlreq.req.wValue;
80006f1e:	48 48       	lddpc	r8,80006f2c <udi_hid_setup+0x104>
80006f20:	90 18       	ld.sh	r8,r8[0x2]
80006f22:	b6 88       	st.b	r11[0x0],r8
80006f24:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
				return true;
80006f28:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80006f2c:	00 00       	add	r0,r0
80006f2e:	04 28       	rsub	r8,r2
80006f30:	80 00       	ld.sh	r0,r0[0x0]
80006f32:	6f 34       	ld.w	r4,r7[0x4c]

80006f34 <udc_get_interface_desc>:


usb_iface_desc_t UDC_DESC_STORAGE *udc_get_interface_desc(void)
{
	return udc_ptr_iface;
}
80006f34:	48 28       	lddpc	r8,80006f3c <udc_get_interface_desc+0x8>
80006f36:	70 0c       	ld.w	r12,r8[0x0]
80006f38:	5e fc       	retal	r12
80006f3a:	00 00       	add	r0,r0
80006f3c:	00 00       	add	r0,r0
80006f3e:	01 f4       	ld.ub	r4,r0[0x7]

80006f40 <udc_get_eof_conf>:
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
80006f40:	48 78       	lddpc	r8,80006f5c <udc_get_eof_conf+0x1c>
80006f42:	70 08       	ld.w	r8,r8[0x0]
80006f44:	70 08       	ld.w	r8,r8[0x0]
80006f46:	11 aa       	ld.ub	r10,r8[0x2]
80006f48:	11 b9       	ld.ub	r9,r8[0x3]
80006f4a:	f3 ea 10 89 	or	r9,r9,r10<<0x8
80006f4e:	5c c9       	swap.bh	r9
80006f50:	f9 d9 c0 10 	bfextu	r12,r9,0x0,0x10
}
80006f54:	f0 0c 00 0c 	add	r12,r8,r12
80006f58:	5e fc       	retal	r12
80006f5a:	00 00       	add	r0,r0
80006f5c:	00 00       	add	r0,r0
80006f5e:	01 e8       	ld.ub	r8,r0[0x6]

80006f60 <udc_update_iface_desc>:
 * \param setting_num   Setting number of interface to find
 *
 * \return 1 if found or 0 if not found
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
80006f60:	eb cd 40 e0 	pushm	r5-r7,lr
80006f64:	18 97       	mov	r7,r12
80006f66:	16 96       	mov	r6,r11
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration)
80006f68:	49 b8       	lddpc	r8,80006fd4 <udc_update_iface_desc+0x74>
80006f6a:	11 89       	ld.ub	r9,r8[0x0]
80006f6c:	30 08       	mov	r8,0
80006f6e:	f0 09 18 00 	cp.b	r9,r8
80006f72:	c2 f0       	breq	80006fd0 <udc_update_iface_desc+0x70>
		return false;

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces)
80006f74:	49 98       	lddpc	r8,80006fd8 <udc_update_iface_desc+0x78>
80006f76:	70 08       	ld.w	r8,r8[0x0]
80006f78:	70 08       	ld.w	r8,r8[0x0]
80006f7a:	11 c9       	ld.ub	r9,r8[0x4]
80006f7c:	18 9e       	mov	lr,r12
80006f7e:	f8 09 18 00 	cp.b	r9,r12
80006f82:	e0 88 00 27 	brls	80006fd0 <udc_update_iface_desc+0x70>
		return false;

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
80006f86:	49 65       	lddpc	r5,80006fdc <udc_update_iface_desc+0x7c>
80006f88:	8b 08       	st.w	r5[0x0],r8
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
80006f8a:	f0 1f 00 16 	mcall	80006fe0 <udc_update_iface_desc+0x80>
	while (ptr_end_desc >
80006f8e:	6a 08       	ld.w	r8,r5[0x0]
80006f90:	10 3c       	cp.w	r12,r8
80006f92:	e0 88 00 1f 	brls	80006fd0 <udc_update_iface_desc+0x70>
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
80006f96:	30 4b       	mov	r11,4
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
80006f98:	10 99       	mov	r9,r8
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
80006f9a:	11 9a       	ld.ub	r10,r8[0x1]
80006f9c:	f6 0a 18 00 	cp.b	r10,r11
80006fa0:	c0 a1       	brne	80006fb4 <udc_update_iface_desc+0x54>
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber)
80006fa2:	11 aa       	ld.ub	r10,r8[0x2]
80006fa4:	0e 9e       	mov	lr,r7
80006fa6:	ee 0a 18 00 	cp.b	r10,r7
80006faa:	c0 51       	brne	80006fb4 <udc_update_iface_desc+0x54>
					&& (setting_num ==
							udc_ptr_iface->
80006fac:	11 ba       	ld.ub	r10,r8[0x3]
80006fae:	ec 0a 18 00 	cp.b	r10,r6
80006fb2:	c0 b0       	breq	80006fc8 <udc_update_iface_desc+0x68>
							bAlternateSetting))
				return true;	// Interface found
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) ((uint8_t
80006fb4:	13 88       	ld.ub	r8,r9[0x0]
80006fb6:	f2 08 00 08 	add	r8,r9,r8
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
80006fba:	10 3c       	cp.w	r12,r8
80006fbc:	fe 9b ff ee 	brhi	80006f98 <udc_update_iface_desc+0x38>
80006fc0:	48 79       	lddpc	r9,80006fdc <udc_update_iface_desc+0x7c>
80006fc2:	93 08       	st.w	r9[0x0],r8
80006fc4:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80006fc8:	48 59       	lddpc	r9,80006fdc <udc_update_iface_desc+0x7c>
80006fca:	93 08       	st.w	r9[0x0],r8
80006fcc:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80006fd0:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80006fd4:	00 00       	add	r0,r0
80006fd6:	01 f2       	ld.ub	r2,r0[0x7]
80006fd8:	00 00       	add	r0,r0
80006fda:	01 e8       	ld.ub	r8,r0[0x6]
80006fdc:	00 00       	add	r0,r0
80006fde:	01 f4       	ld.ub	r4,r0[0x7]
80006fe0:	80 00       	ld.sh	r0,r0[0x0]
80006fe2:	6f 40       	ld.w	r0,r7[0x50]

80006fe4 <udc_next_desc_in_iface>:
 * \return address of specific descriptor found
 * \return NULL if it is the end of global interface descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_next_desc_in_iface(usb_conf_desc_t
		UDC_DESC_STORAGE * desc, uint8_t desc_id)
{
80006fe4:	eb cd 40 c0 	pushm	r6-r7,lr
80006fe8:	18 96       	mov	r6,r12
80006fea:	16 97       	mov	r7,r11
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
80006fec:	f0 1f 00 11 	mcall	80007030 <udc_next_desc_in_iface+0x4c>
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
80006ff0:	0d 88       	ld.ub	r8,r6[0x0]
80006ff2:	10 06       	add	r6,r8
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
80006ff4:	0c 3c       	cp.w	r12,r6
80006ff6:	e0 88 00 19 	brls	80007028 <udc_next_desc_in_iface+0x44>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType)
80006ffa:	0d 98       	ld.ub	r8,r6[0x1]
80006ffc:	30 49       	mov	r9,4
80006ffe:	f2 08 18 00 	cp.b	r8,r9
80007002:	c1 30       	breq	80007028 <udc_next_desc_in_iface+0x44>
			break;	// End of global interface descriptor
		if (desc_id == desc->bDescriptorType)
80007004:	ee 08 18 00 	cp.b	r8,r7
80007008:	c0 a1       	brne	8000701c <udc_next_desc_in_iface+0x38>
8000700a:	c1 08       	rjmp	8000702a <udc_next_desc_in_iface+0x46>
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType)
8000700c:	0d 98       	ld.ub	r8,r6[0x1]
8000700e:	f2 08 18 00 	cp.b	r8,r9
80007012:	c0 b0       	breq	80007028 <udc_next_desc_in_iface+0x44>
			break;	// End of global interface descriptor
		if (desc_id == desc->bDescriptorType)
80007014:	ee 08 18 00 	cp.b	r8,r7
80007018:	c0 31       	brne	8000701e <udc_next_desc_in_iface+0x3a>
8000701a:	c0 88       	rjmp	8000702a <udc_next_desc_in_iface+0x46>
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType)
8000701c:	30 49       	mov	r9,4
			break;	// End of global interface descriptor
		if (desc_id == desc->bDescriptorType)
			return desc;	// Specific descriptor found
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
8000701e:	0d 88       	ld.ub	r8,r6[0x0]
80007020:	10 06       	add	r6,r8
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
80007022:	0c 3c       	cp.w	r12,r6
80007024:	fe 9b ff f4 	brhi	8000700c <udc_next_desc_in_iface+0x28>
80007028:	30 06       	mov	r6,0
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL;	// No specific descriptor found
}
8000702a:	0c 9c       	mov	r12,r6
8000702c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80007030:	80 00       	ld.sh	r0,r0[0x0]
80007032:	6f 40       	ld.w	r0,r7[0x50]

80007034 <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
80007034:	d4 01       	pushm	lr
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
80007036:	48 48       	lddpc	r8,80007044 <udc_valid_address+0x10>
80007038:	11 bc       	ld.ub	r12,r8[0x3]
8000703a:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
8000703e:	f0 1f 00 03 	mcall	80007048 <udc_valid_address+0x14>
}
80007042:	d8 02       	popm	pc
80007044:	00 00       	add	r0,r0
80007046:	04 28       	rsub	r8,r2
80007048:	80 00       	ld.sh	r0,r0[0x0]
8000704a:	32 02       	mov	r2,32

8000704c <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
8000704c:	eb cd 40 e0 	pushm	r5-r7,lr
80007050:	18 95       	mov	r5,r12
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num))
80007052:	f0 1f 00 12 	mcall	80007098 <udc_iface_enable+0x4c>
80007056:	c1 f0       	breq	80007094 <udc_iface_enable+0x48>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
80007058:	49 18       	lddpc	r8,8000709c <udc_iface_enable+0x50>
8000705a:	70 07       	ld.w	r7,r8[0x0]
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
8000705c:	30 56       	mov	r6,5
8000705e:	0c 9b       	mov	r11,r6
80007060:	0e 9c       	mov	r12,r7
80007062:	f0 1f 00 10 	mcall	800070a0 <udc_iface_enable+0x54>
80007066:	18 97       	mov	r7,r12
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
80007068:	c0 d0       	breq	80007082 <udc_iface_enable+0x36>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
						ep_desc->bmAttributes,
						le16_to_cpu
8000706a:	19 ca       	ld.ub	r10,r12[0x4]
8000706c:	19 d8       	ld.ub	r8,r12[0x5]
8000706e:	f1 ea 10 8a 	or	r10,r8,r10<<0x8
80007072:	5c ca       	swap.bh	r10
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
80007074:	5c 7a       	castu.h	r10
80007076:	19 bb       	ld.ub	r11,r12[0x3]
80007078:	19 ac       	ld.ub	r12,r12[0x2]
8000707a:	f0 1f 00 0b 	mcall	800070a4 <udc_iface_enable+0x58>
8000707e:	cf 01       	brne	8000705e <udc_iface_enable+0x12>
80007080:	c0 a8       	rjmp	80007094 <udc_iface_enable+0x48>
						(ep_desc->wMaxPacketSize)))
			return false;
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
80007082:	48 a8       	lddpc	r8,800070a8 <udc_iface_enable+0x5c>
80007084:	70 08       	ld.w	r8,r8[0x0]
80007086:	70 18       	ld.w	r8,r8[0x4]
80007088:	f0 05 03 28 	ld.w	r8,r8[r5<<0x2]
8000708c:	70 0c       	ld.w	r12,r8[0x0]
8000708e:	5d 1c       	icall	r12
80007090:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80007094:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80007098:	80 00       	ld.sh	r0,r0[0x0]
8000709a:	6f 60       	ld.w	r0,r7[0x58]
8000709c:	00 00       	add	r0,r0
8000709e:	01 f4       	ld.ub	r4,r0[0x7]
800070a0:	80 00       	ld.sh	r0,r0[0x0]
800070a2:	6f e4       	ld.w	r4,r7[0x78]
800070a4:	80 00       	ld.sh	r0,r0[0x0]
800070a6:	33 b8       	mov	r8,59
800070a8:	00 00       	add	r0,r0
800070aa:	01 e8       	ld.ub	r8,r0[0x6]

800070ac <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
800070ac:	eb cd 40 e0 	pushm	r5-r7,lr
800070b0:	18 96       	mov	r6,r12
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0))
800070b2:	18 97       	mov	r7,r12
800070b4:	30 0b       	mov	r11,0
800070b6:	f0 1f 00 12 	mcall	800070fc <udc_iface_disable+0x50>
800070ba:	c1 e0       	breq	800070f6 <udc_iface_disable+0x4a>
		return false;

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
800070bc:	49 18       	lddpc	r8,80007100 <udc_iface_disable+0x54>
800070be:	70 08       	ld.w	r8,r8[0x0]
800070c0:	70 18       	ld.w	r8,r8[0x4]
800070c2:	f0 06 03 25 	ld.w	r5,r8[r6<<0x2]

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting()))
800070c6:	6a 3c       	ld.w	r12,r5[0xc]
800070c8:	5d 1c       	icall	r12
800070ca:	18 9b       	mov	r11,r12
800070cc:	0c 9c       	mov	r12,r6
800070ce:	f0 1f 00 0c 	mcall	800070fc <udc_iface_disable+0x50>
800070d2:	c1 20       	breq	800070f6 <udc_iface_disable+0x4a>
		return false;

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
800070d4:	48 c8       	lddpc	r8,80007104 <udc_iface_disable+0x58>
800070d6:	70 07       	ld.w	r7,r8[0x0]
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
800070d8:	30 56       	mov	r6,5
800070da:	0c 9b       	mov	r11,r6
800070dc:	0e 9c       	mov	r12,r7
800070de:	f0 1f 00 0b 	mcall	80007108 <udc_iface_disable+0x5c>
800070e2:	18 97       	mov	r7,r12
					udc_next_desc_in_iface((UDC_DESC_STORAGE
							usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc)
800070e4:	c0 50       	breq	800070ee <udc_iface_disable+0x42>
				break;
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
800070e6:	19 ac       	ld.ub	r12,r12[0x2]
800070e8:	f0 1f 00 09 	mcall	8000710c <udc_iface_disable+0x60>
		}
800070ec:	cf 7b       	rjmp	800070da <udc_iface_disable+0x2e>
	}
#endif

	// Disable interface
	udi_api->disable();
800070ee:	6a 18       	ld.w	r8,r5[0x4]
800070f0:	5d 18       	icall	r8
800070f2:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
	return true;
800070f6:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800070fa:	00 00       	add	r0,r0
800070fc:	80 00       	ld.sh	r0,r0[0x0]
800070fe:	6f 60       	ld.w	r0,r7[0x58]
80007100:	00 00       	add	r0,r0
80007102:	01 e8       	ld.ub	r8,r0[0x6]
80007104:	00 00       	add	r0,r0
80007106:	01 f4       	ld.ub	r4,r0[0x7]
80007108:	80 00       	ld.sh	r0,r0[0x0]
8000710a:	6f e4       	ld.w	r4,r7[0x78]
8000710c:	80 00       	ld.sh	r0,r0[0x0]
8000710e:	33 88       	mov	r8,56

80007110 <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device, 
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
80007110:	eb cd 40 c0 	pushm	r6-r7,lr
	uint8_t iface_num;

	if (udc_num_configuration) {
80007114:	49 68       	lddpc	r8,8000716c <udc_reset+0x5c>
80007116:	11 89       	ld.ub	r9,r8[0x0]
80007118:	30 08       	mov	r8,0
8000711a:	f0 09 18 00 	cp.b	r9,r8
8000711e:	c1 70       	breq	8000714c <udc_reset+0x3c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
80007120:	49 48       	lddpc	r8,80007170 <udc_reset+0x60>
80007122:	70 08       	ld.w	r8,r8[0x0]
80007124:	70 08       	ld.w	r8,r8[0x0]
80007126:	11 c9       	ld.ub	r9,r8[0x4]
80007128:	30 08       	mov	r8,0
8000712a:	f0 09 18 00 	cp.b	r9,r8
8000712e:	c0 f0       	breq	8000714c <udc_reset+0x3c>
80007130:	30 07       	mov	r7,0
80007132:	49 06       	lddpc	r6,80007170 <udc_reset+0x60>
				iface_num++) {
			udc_iface_disable(iface_num);
80007134:	0e 9c       	mov	r12,r7
80007136:	f0 1f 00 10 	mcall	80007174 <udc_reset+0x64>
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
8000713a:	2f f7       	sub	r7,-1
8000713c:	5c 57       	castu.b	r7
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
8000713e:	6c 08       	ld.w	r8,r6[0x0]
80007140:	70 08       	ld.w	r8,r8[0x0]
80007142:	11 c8       	ld.ub	r8,r8[0x4]
80007144:	ee 08 18 00 	cp.b	r8,r7
80007148:	fe 9b ff f6 	brhi	80007134 <udc_reset+0x24>
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
8000714c:	30 09       	mov	r9,0
8000714e:	48 88       	lddpc	r8,8000716c <udc_reset+0x5c>
80007150:	b0 89       	st.b	r8[0x0],r9
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
	if (0 != (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status)) {
80007152:	48 a8       	lddpc	r8,80007178 <udc_reset+0x68>
80007154:	90 88       	ld.uh	r8,r8[0x0]
80007156:	e2 18 02 00 	andl	r8,0x200,COH
8000715a:	c0 30       	breq	80007160 <udc_reset+0x50>
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
8000715c:	f0 1f 00 08 	mcall	8000717c <udc_reset+0x6c>
	}
#endif
	udc_device_status =
80007160:	30 09       	mov	r9,0
80007162:	48 68       	lddpc	r8,80007178 <udc_reset+0x68>
80007164:	b0 09       	st.h	r8[0x0],r9
#if (USB_DEVICE_ATTR & USB_CONFIG_ATTR_SELF_POWERED)
			CPU_TO_LE16(USB_DEV_STATUS_SELF_POWERED);
#else
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}
80007166:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000716a:	00 00       	add	r0,r0
8000716c:	00 00       	add	r0,r0
8000716e:	01 f2       	ld.ub	r2,r0[0x7]
80007170:	00 00       	add	r0,r0
80007172:	01 e8       	ld.ub	r8,r0[0x6]
80007174:	80 00       	ld.sh	r0,r0[0x0]
80007176:	70 ac       	ld.w	r12,r8[0x28]
80007178:	00 00       	add	r0,r0
8000717a:	01 f0       	ld.ub	r0,r0[0x7]
8000717c:	80 00       	ld.sh	r0,r0[0x0]
8000717e:	76 60       	ld.w	r0,r11[0x18]

80007180 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
80007180:	eb cd 40 e0 	pushm	r5-r7,lr
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
80007184:	fe f8 04 7c 	ld.w	r8,pc[1148]
80007188:	30 09       	mov	r9,0
8000718a:	b0 69       	st.h	r8[0xc],r9
	udd_g_ctrlreq.callback = NULL;
8000718c:	30 0a       	mov	r10,0
8000718e:	91 4a       	st.w	r8[0x10],r10
	udd_g_ctrlreq.over_under_run = NULL;
80007190:	91 5a       	st.w	r8[0x14],r10

	if (Udd_setup_is_in()) {
80007192:	11 88       	ld.ub	r8,r8[0x0]
80007194:	10 9a       	mov	r10,r8
80007196:	f2 08 18 00 	cp.b	r8,r9
8000719a:	c0 94       	brge	800071ac <udc_process_setup+0x2c>
		if (udd_g_ctrlreq.req.wLength == 0)
8000719c:	fe f9 04 64 	ld.w	r9,pc[1124]
800071a0:	92 3b       	ld.sh	r11,r9[0x6]
800071a2:	30 09       	mov	r9,0
800071a4:	f2 0b 19 00 	cp.h	r11,r9
800071a8:	e0 80 02 2a 	breq	800075fc <udc_process_setup+0x47c>
			return false;	// Error from USB host
	}
	
	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
800071ac:	10 99       	mov	r9,r8
800071ae:	e2 19 00 60 	andl	r9,0x60,COH
800071b2:	e0 81 01 f9 	brne	800075a4 <udc_process_setup+0x424>
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
	if (Udd_setup_is_in()) {
800071b6:	f2 0a 18 00 	cp.b	r10,r9
800071ba:	e0 84 01 06 	brge	800073c6 <udc_process_setup+0x246>
		// GET Standard Requests 
		if (udd_g_ctrlreq.req.wLength == 0)
800071be:	fe f9 04 42 	ld.w	r9,pc[1090]
800071c2:	92 39       	ld.sh	r9,r9[0x6]
800071c4:	58 09       	cp.w	r9,0
800071c6:	e0 80 01 ef 	breq	800075a4 <udc_process_setup+0x424>
			return false;	// Error for USB host

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
800071ca:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800071ce:	e0 81 00 a3 	brne	80007314 <udc_process_setup+0x194>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
800071d2:	fe fa 04 2e 	ld.w	r10,pc[1070]
800071d6:	15 9a       	ld.ub	r10,r10[0x1]
800071d8:	30 6b       	mov	r11,6
800071da:	f6 0a 18 00 	cp.b	r10,r11
800071de:	c1 a0       	breq	80007212 <udc_process_setup+0x92>
800071e0:	30 8b       	mov	r11,8
800071e2:	f6 0a 18 00 	cp.b	r10,r11
800071e6:	e0 80 00 88 	breq	800072f6 <udc_process_setup+0x176>
800071ea:	30 0b       	mov	r11,0
800071ec:	f6 0a 18 00 	cp.b	r10,r11
800071f0:	e0 81 00 92 	brne	80007314 <udc_process_setup+0x194>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status))
800071f4:	30 28       	mov	r8,2
800071f6:	f0 09 19 00 	cp.h	r9,r8
800071fa:	c0 40       	breq	80007202 <udc_process_setup+0x82>
800071fc:	30 0c       	mov	r12,0
800071fe:	e0 8f 01 cf 	bral	8000759c <udc_process_setup+0x41c>
		return false;

	udd_set_setup_payload(
80007202:	30 2b       	mov	r11,2
80007204:	fe fc 04 00 	ld.w	r12,pc[1024]
80007208:	f0 1f 01 00 	mcall	80007608 <udc_process_setup+0x488>
8000720c:	30 1c       	mov	r12,1
8000720e:	e0 8f 01 c7 	bral	8000759c <udc_process_setup+0x41c>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
80007212:	fe f8 03 ee 	ld.w	r8,pc[1006]
80007216:	90 19       	ld.sh	r9,r8[0x2]

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
80007218:	f2 08 16 08 	lsr	r8,r9,0x8
8000721c:	30 2a       	mov	r10,2
8000721e:	f4 08 18 00 	cp.b	r8,r10
80007222:	c1 00       	breq	80007242 <udc_process_setup+0xc2>
80007224:	30 3a       	mov	r10,3
80007226:	f4 08 18 00 	cp.b	r8,r10
8000722a:	c2 a0       	breq	8000727e <udc_process_setup+0xfe>
8000722c:	30 19       	mov	r9,1
8000722e:	f2 08 18 00 	cp.b	r8,r9
80007232:	c5 f1       	brne	800072f0 <udc_process_setup+0x170>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
80007234:	fe f8 03 d8 	ld.w	r8,pc[984]
80007238:	70 0c       	ld.w	r12,r8[0x0]
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
8000723a:	19 8b       	ld.ub	r11,r12[0x0]
8000723c:	f0 1f 00 f3 	mcall	80007608 <udc_process_setup+0x488>
80007240:	c4 78       	rjmp	800072ce <udc_process_setup+0x14e>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
80007242:	5c 59       	castu.b	r9
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
80007244:	fe f8 03 c8 	ld.w	r8,pc[968]
80007248:	70 08       	ld.w	r8,r8[0x0]
8000724a:	f1 38 00 11 	ld.ub	r8,r8[17]
8000724e:	f2 08 18 00 	cp.b	r8,r9
80007252:	e0 88 00 4f 	brls	800072f0 <udc_process_setup+0x170>
					bNumConfigurations)
				return false;
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
80007256:	fe f8 03 b6 	ld.w	r8,pc[950]
8000725a:	70 18       	ld.w	r8,r8[0x4]
8000725c:	f0 09 03 3c 	ld.w	r12,r8[r9<<0x3]
80007260:	19 a9       	ld.ub	r9,r12[0x2]
80007262:	19 b8       	ld.ub	r8,r12[0x3]
80007264:	f1 e9 10 88 	or	r8,r8,r9<<0x8
80007268:	5c c8       	swap.bh	r8
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations)
				return false;
			udd_set_setup_payload(
8000726a:	f7 d8 c0 10 	bfextu	r11,r8,0x0,0x10
8000726e:	f0 1f 00 e7 	mcall	80007608 <udc_process_setup+0x488>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
80007272:	fe f8 03 8e 	ld.w	r8,pc[910]
80007276:	70 28       	ld.w	r8,r8[0x8]
80007278:	30 29       	mov	r9,2
8000727a:	b0 99       	st.b	r8[0x1],r9
8000727c:	c2 98       	rjmp	800072ce <udc_process_setup+0x14e>
	uint8_t i;
	uint8_t *str;
	uint8_t str_lgt=0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
8000727e:	5c 59       	castu.b	r9
80007280:	58 19       	cp.w	r9,1
80007282:	c1 00       	breq	800072a2 <udc_process_setup+0x122>
80007284:	58 29       	cp.w	r9,2
80007286:	c0 40       	breq	8000728e <udc_process_setup+0x10e>
80007288:	58 09       	cp.w	r9,0
8000728a:	c0 60       	breq	80007296 <udc_process_setup+0x116>
8000728c:	c3 28       	rjmp	800072f0 <udc_process_setup+0x170>
8000728e:	fe fc 03 82 	ld.w	r12,pc[898]
80007292:	30 cb       	mov	r11,12
80007294:	c0 a8       	rjmp	800072a8 <udc_process_setup+0x128>
	case 0:
		udd_set_setup_payload(
80007296:	30 4b       	mov	r11,4
80007298:	fe fc 03 7c 	ld.w	r12,pc[892]
8000729c:	f0 1f 00 db 	mcall	80007608 <udc_process_setup+0x488>
800072a0:	c1 78       	rjmp	800072ce <udc_process_setup+0x14e>
800072a2:	fe fc 03 76 	ld.w	r12,pc[886]
800072a6:	30 ab       	mov	r11,10
800072a8:	fe fa 03 74 	ld.w	r10,pc[884]
800072ac:	2f ea       	sub	r10,-2
800072ae:	18 98       	mov	r8,r12
		return false;
	}

	if (str_lgt != 0) {
		for(i = 0; i < str_lgt; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
800072b0:	11 39       	ld.ub	r9,r8++
800072b2:	5c c9       	swap.bh	r9
800072b4:	14 b9       	st.h	r10++,r9
#endif
		return false;
	}

	if (str_lgt != 0) {
		for(i = 0; i < str_lgt; i++) {
800072b6:	f0 0c 01 09 	sub	r9,r8,r12
800072ba:	f6 09 18 00 	cp.b	r9,r11
800072be:	cf 93       	brcs	800072b0 <udc_process_setup+0x130>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}
		
		udc_string_desc.header.bLength = 2 + (str_lgt) * 2;
800072c0:	a1 7b       	lsl	r11,0x1
800072c2:	2f eb       	sub	r11,-2
800072c4:	fe fc 03 58 	ld.w	r12,pc[856]
800072c8:	b8 8b       	st.b	r12[0x0],r11
		udd_set_setup_payload(
800072ca:	f0 1f 00 d0 	mcall	80007608 <udc_process_setup+0x488>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size)
800072ce:	fe f8 03 32 	ld.w	r8,pc[818]
800072d2:	90 39       	ld.sh	r9,r8[0x6]
800072d4:	90 68       	ld.sh	r8,r8[0xc]
800072d6:	f2 08 19 00 	cp.h	r8,r9
800072da:	e0 8b 00 05 	brhi	800072e4 <udc_process_setup+0x164>
800072de:	30 1c       	mov	r12,1
800072e0:	e0 8f 01 5e 	bral	8000759c <udc_process_setup+0x41c>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
800072e4:	fe f8 03 1c 	ld.w	r8,pc[796]
800072e8:	b0 69       	st.h	r8[0xc],r9
800072ea:	30 1c       	mov	r12,1
800072ec:	e0 8f 01 58 	bral	8000759c <udc_process_setup+0x41c>
800072f0:	30 0c       	mov	r12,0
800072f2:	e0 8f 01 55 	bral	8000759c <udc_process_setup+0x41c>
 *
 * \return true if success 
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1)
800072f6:	30 18       	mov	r8,1
800072f8:	f0 09 19 00 	cp.h	r9,r8
800072fc:	c0 40       	breq	80007304 <udc_process_setup+0x184>
800072fe:	30 0c       	mov	r12,0
80007300:	e0 8f 01 4e 	bral	8000759c <udc_process_setup+0x41c>
		return false;

	udd_set_setup_payload(&udc_num_configuration,1);
80007304:	30 1b       	mov	r11,1
80007306:	fe fc 03 1a 	ld.w	r12,pc[794]
8000730a:	f0 1f 00 c0 	mcall	80007608 <udc_process_setup+0x488>
8000730e:	30 1c       	mov	r12,1
80007310:	e0 8f 01 46 	bral	8000759c <udc_process_setup+0x41c>
			case USB_REQ_GET_CONFIGURATION:
				return udc_req_std_dev_get_configuration();
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
80007314:	58 18       	cp.w	r8,1
80007316:	c3 61       	brne	80007382 <udc_process_setup+0x202>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
80007318:	fe fa 02 e8 	ld.w	r10,pc[744]
8000731c:	15 9b       	ld.ub	r11,r10[0x1]
8000731e:	30 aa       	mov	r10,10
80007320:	f4 0b 18 00 	cp.b	r11,r10
80007324:	c2 f1       	brne	80007382 <udc_process_setup+0x202>
{
	static uint8_t udc_iface_setting;
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1)
80007326:	f0 09 19 00 	cp.h	r9,r8
8000732a:	c2 a1       	brne	8000737e <udc_process_setup+0x1fe>
		return false;	// Error in request
	if (!udc_num_configuration)
8000732c:	fe f8 02 f4 	ld.w	r8,pc[756]
80007330:	11 89       	ld.ub	r9,r8[0x0]
80007332:	30 08       	mov	r8,0
80007334:	f0 09 18 00 	cp.b	r9,r8
80007338:	c2 30       	breq	8000737e <udc_process_setup+0x1fe>
		return false;	// The device is not is configured state yet

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
8000733a:	fe f8 02 c6 	ld.w	r8,pc[710]
8000733e:	11 d7       	ld.ub	r7,r8[0x5]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces)
80007340:	fe f8 02 e4 	ld.w	r8,pc[740]
80007344:	70 08       	ld.w	r8,r8[0x0]
80007346:	70 08       	ld.w	r8,r8[0x0]
80007348:	11 c8       	ld.ub	r8,r8[0x4]
8000734a:	ee 08 18 00 	cp.b	r8,r7
8000734e:	e0 88 00 18 	brls	8000737e <udc_process_setup+0x1fe>
		return false;

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0))
80007352:	30 0b       	mov	r11,0
80007354:	0e 9c       	mov	r12,r7
80007356:	f0 1f 00 b5 	mcall	80007628 <udc_process_setup+0x4a8>
8000735a:	c1 20       	breq	8000737e <udc_process_setup+0x1fe>
		return false;
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
	udc_iface_setting = udi_api->getsetting();
8000735c:	fe f8 02 c8 	ld.w	r8,pc[712]
80007360:	70 08       	ld.w	r8,r8[0x0]
80007362:	70 18       	ld.w	r8,r8[0x4]
80007364:	f0 07 03 28 	ld.w	r8,r8[r7<<0x2]
80007368:	70 3c       	ld.w	r12,r8[0xc]
8000736a:	5d 1c       	icall	r12
8000736c:	fe f8 02 c0 	ld.w	r8,pc[704]
80007370:	b0 8c       	st.b	r8[0x0],r12
	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
80007372:	30 1b       	mov	r11,1
80007374:	10 9c       	mov	r12,r8
80007376:	f0 1f 00 a5 	mcall	80007608 <udc_process_setup+0x488>
8000737a:	30 1c       	mov	r12,1
8000737c:	c1 09       	rjmp	8000759c <udc_process_setup+0x41c>
8000737e:	30 0c       	mov	r12,0
80007380:	c0 e9       	rjmp	8000759c <udc_process_setup+0x41c>
			case USB_REQ_GET_INTERFACE:
				return udc_req_std_iface_get_setting();
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
80007382:	58 28       	cp.w	r8,2
80007384:	e0 81 01 10 	brne	800075a4 <udc_process_setup+0x424>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
80007388:	fe f8 02 78 	ld.w	r8,pc[632]
8000738c:	11 9a       	ld.ub	r10,r8[0x1]
8000738e:	30 08       	mov	r8,0
80007390:	f0 0a 18 00 	cp.b	r10,r8
80007394:	e0 81 01 03 	brne	8000759a <udc_process_setup+0x41a>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status))
80007398:	30 28       	mov	r8,2
8000739a:	f0 09 19 00 	cp.h	r9,r8
8000739e:	c0 30       	breq	800073a4 <udc_process_setup+0x224>
800073a0:	30 0c       	mov	r12,0
800073a2:	cf d8       	rjmp	8000759c <udc_process_setup+0x41c>
		return false;

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
800073a4:	fe f8 02 5c 	ld.w	r8,pc[604]
800073a8:	11 dc       	ld.ub	r12,r8[0x5]
800073aa:	f0 1f 00 a2 	mcall	80007630 <udc_process_setup+0x4b0>
800073ae:	e0 68 01 00 	mov	r8,256
800073b2:	f9 b8 00 00 	moveq	r8,0
800073b6:	fe fc 02 7e 	ld.w	r12,pc[638]
800073ba:	b8 08       	st.h	r12[0x0],r8
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload(
800073bc:	30 2b       	mov	r11,2
800073be:	f0 1f 00 93 	mcall	80007608 <udc_process_setup+0x488>
800073c2:	30 1c       	mov	r12,1
800073c4:	ce c8       	rjmp	8000759c <udc_process_setup+0x41c>
			}
		}
#endif
	} else {
		// SET Standard Requests  
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
800073c6:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800073ca:	e0 81 00 92 	brne	800074ee <udc_process_setup+0x36e>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
800073ce:	fe f9 02 32 	ld.w	r9,pc[562]
800073d2:	13 99       	ld.ub	r9,r9[0x1]
800073d4:	30 3a       	mov	r10,3
800073d6:	f4 09 18 00 	cp.b	r9,r10
800073da:	c3 70       	breq	80007448 <udc_process_setup+0x2c8>
800073dc:	e0 8b 00 08 	brhi	800073ec <udc_process_setup+0x26c>
800073e0:	30 1a       	mov	r10,1
800073e2:	f4 09 18 00 	cp.b	r9,r10
800073e6:	e0 81 00 84 	brne	800074ee <udc_process_setup+0x36e>
800073ea:	c1 98       	rjmp	8000741c <udc_process_setup+0x29c>
800073ec:	30 5a       	mov	r10,5
800073ee:	f4 09 18 00 	cp.b	r9,r10
800073f2:	c0 60       	breq	800073fe <udc_process_setup+0x27e>
800073f4:	30 9a       	mov	r10,9
800073f6:	f4 09 18 00 	cp.b	r9,r10
800073fa:	c7 a1       	brne	800074ee <udc_process_setup+0x36e>
800073fc:	c3 c8       	rjmp	80007474 <udc_process_setup+0x2f4>
 *
 * \return true if success 
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength != 0)
800073fe:	fe f8 02 02 	ld.w	r8,pc[514]
80007402:	90 39       	ld.sh	r9,r8[0x6]
80007404:	30 08       	mov	r8,0
80007406:	f0 09 19 00 	cp.h	r9,r8
8000740a:	c0 30       	breq	80007410 <udc_process_setup+0x290>
8000740c:	30 0c       	mov	r12,0
8000740e:	cc 78       	rjmp	8000759c <udc_process_setup+0x41c>
		return false;

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
80007410:	fe f9 02 28 	ld.w	r9,pc[552]
80007414:	4f b8       	lddpc	r8,80007600 <udc_process_setup+0x480>
80007416:	91 49       	st.w	r8[0x10],r9
80007418:	30 1c       	mov	r12,1
8000741a:	cc 18       	rjmp	8000759c <udc_process_setup+0x41c>
 *
 * \return true if success 
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength != 0)
8000741c:	4f 98       	lddpc	r8,80007600 <udc_process_setup+0x480>
8000741e:	90 39       	ld.sh	r9,r8[0x6]
80007420:	30 08       	mov	r8,0
80007422:	f0 09 19 00 	cp.h	r9,r8
80007426:	c0 f1       	brne	80007444 <udc_process_setup+0x2c4>
		return false;

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
80007428:	4f 68       	lddpc	r8,80007600 <udc_process_setup+0x480>
8000742a:	90 19       	ld.sh	r9,r8[0x2]
8000742c:	30 18       	mov	r8,1
8000742e:	f0 09 19 00 	cp.h	r9,r8
80007432:	c0 91       	brne	80007444 <udc_process_setup+0x2c4>
		udc_device_status &= CPU_TO_LE16(~USB_DEV_STATUS_REMOTEWAKEUP);
80007434:	4f 48       	lddpc	r8,80007604 <udc_process_setup+0x484>
80007436:	90 09       	ld.sh	r9,r8[0x0]
80007438:	a9 d9       	cbr	r9,0x9
8000743a:	b0 09       	st.h	r8[0x0],r9
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
8000743c:	f0 1f 00 80 	mcall	8000763c <udc_process_setup+0x4bc>
80007440:	30 1c       	mov	r12,1
80007442:	ca d8       	rjmp	8000759c <udc_process_setup+0x41c>
80007444:	30 0c       	mov	r12,0
80007446:	ca b8       	rjmp	8000759c <udc_process_setup+0x41c>
 *
 * \return true if success 
 */
static bool udc_req_std_dev_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength != 0)
80007448:	4e e8       	lddpc	r8,80007600 <udc_process_setup+0x480>
8000744a:	90 39       	ld.sh	r9,r8[0x6]
8000744c:	30 08       	mov	r8,0
8000744e:	f0 09 19 00 	cp.h	r9,r8
80007452:	c0 f1       	brne	80007470 <udc_process_setup+0x2f0>
		return false;

	switch (udd_g_ctrlreq.req.wValue) {
80007454:	4e b8       	lddpc	r8,80007600 <udc_process_setup+0x480>
80007456:	90 19       	ld.sh	r9,r8[0x2]
80007458:	30 18       	mov	r8,1
8000745a:	f0 09 19 00 	cp.h	r9,r8
8000745e:	c0 91       	brne	80007470 <udc_process_setup+0x2f0>

	case USB_DEV_FEATURE_REMOTE_WAKEUP:
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		udc_device_status |= CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP);
80007460:	4e 98       	lddpc	r8,80007604 <udc_process_setup+0x484>
80007462:	90 09       	ld.sh	r9,r8[0x0]
80007464:	a9 b9       	sbr	r9,0x9
80007466:	b0 09       	st.h	r8[0x0],r9
		UDC_REMOTEWAKEUP_ENABLE();
80007468:	f0 1f 00 76 	mcall	80007640 <udc_process_setup+0x4c0>
8000746c:	30 1c       	mov	r12,1
8000746e:	c9 78       	rjmp	8000759c <udc_process_setup+0x41c>
80007470:	30 0c       	mov	r12,0
80007472:	c9 58       	rjmp	8000759c <udc_process_setup+0x41c>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength != 0)
80007474:	4e 38       	lddpc	r8,80007600 <udc_process_setup+0x480>
80007476:	90 39       	ld.sh	r9,r8[0x6]
80007478:	30 08       	mov	r8,0
8000747a:	f0 09 19 00 	cp.h	r9,r8
8000747e:	c3 41       	brne	800074e6 <udc_process_setup+0x366>
		return false;
	// Authorize configuration only if the address is valid
	if (!udd_getaddress())
80007480:	f0 1f 00 71 	mcall	80007644 <udc_process_setup+0x4c4>
80007484:	c3 10       	breq	800074e6 <udc_process_setup+0x366>
			return false;
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
80007486:	4d f8       	lddpc	r8,80007600 <udc_process_setup+0x480>
80007488:	11 b9       	ld.ub	r9,r8[0x3]
8000748a:	4e 18       	lddpc	r8,8000760c <udc_process_setup+0x48c>
8000748c:	70 08       	ld.w	r8,r8[0x0]
8000748e:	f1 38 00 11 	ld.ub	r8,r8[17]
80007492:	10 39       	cp.w	r9,r8
80007494:	e0 89 00 29 	brgt	800074e6 <udc_process_setup+0x366>
				udc_config.confdev_lsfs->bNumConfigurations)
			return false;
	}

	// Reset current configuration
	udc_reset();
80007498:	f0 1f 00 6c 	mcall	80007648 <udc_process_setup+0x4c8>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
8000749c:	4d 98       	lddpc	r8,80007600 <udc_process_setup+0x480>
8000749e:	11 b8       	ld.ub	r8,r8[0x3]
800074a0:	4e 09       	lddpc	r9,80007620 <udc_process_setup+0x4a0>
800074a2:	b2 88       	st.b	r9[0x0],r8
	if (udc_num_configuration == 0) {
800074a4:	58 08       	cp.w	r8,0
800074a6:	c2 20       	breq	800074ea <udc_process_setup+0x36a>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
800074a8:	20 18       	sub	r8,1
800074aa:	4d 99       	lddpc	r9,8000760c <udc_process_setup+0x48c>
800074ac:	72 19       	ld.w	r9,r9[0x4]
800074ae:	f2 08 00 38 	add	r8,r9,r8<<0x3
800074b2:	4d d9       	lddpc	r9,80007624 <udc_process_setup+0x4a4>
800074b4:	93 08       	st.w	r9[0x0],r8
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
800074b6:	70 08       	ld.w	r8,r8[0x0]
800074b8:	11 c9       	ld.ub	r9,r8[0x4]
800074ba:	30 08       	mov	r8,0
800074bc:	f0 09 18 00 	cp.b	r9,r8
800074c0:	c1 50       	breq	800074ea <udc_process_setup+0x36a>
800074c2:	30 07       	mov	r7,0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0))
800074c4:	0e 95       	mov	r5,r7
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
800074c6:	4d 86       	lddpc	r6,80007624 <udc_process_setup+0x4a4>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0))
800074c8:	0a 9b       	mov	r11,r5
800074ca:	0e 9c       	mov	r12,r7
800074cc:	f0 1f 00 60 	mcall	8000764c <udc_process_setup+0x4cc>
800074d0:	c0 b0       	breq	800074e6 <udc_process_setup+0x366>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
800074d2:	2f f7       	sub	r7,-1
800074d4:	5c 57       	castu.b	r7
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
800074d6:	6c 08       	ld.w	r8,r6[0x0]
800074d8:	70 08       	ld.w	r8,r8[0x0]
800074da:	11 c8       	ld.ub	r8,r8[0x4]
800074dc:	ee 08 18 00 	cp.b	r8,r7
800074e0:	fe 9b ff f4 	brhi	800074c8 <udc_process_setup+0x348>
800074e4:	c0 38       	rjmp	800074ea <udc_process_setup+0x36a>
800074e6:	30 0c       	mov	r12,0
800074e8:	c5 a8       	rjmp	8000759c <udc_process_setup+0x41c>
800074ea:	30 1c       	mov	r12,1
800074ec:	c5 88       	rjmp	8000759c <udc_process_setup+0x41c>
				/* Not supported (defined as optional by the USB 2.0 spec) */
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
800074ee:	58 18       	cp.w	r8,1
800074f0:	c2 21       	brne	80007534 <udc_process_setup+0x3b4>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
800074f2:	4c 49       	lddpc	r9,80007600 <udc_process_setup+0x480>
800074f4:	13 9a       	ld.ub	r10,r9[0x1]
800074f6:	30 b9       	mov	r9,11
800074f8:	f2 0a 18 00 	cp.b	r10,r9
800074fc:	c1 c1       	brne	80007534 <udc_process_setup+0x3b4>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength != 0)
800074fe:	4c 18       	lddpc	r8,80007600 <udc_process_setup+0x480>
80007500:	90 39       	ld.sh	r9,r8[0x6]
80007502:	30 08       	mov	r8,0
80007504:	f0 09 19 00 	cp.h	r9,r8
80007508:	c1 41       	brne	80007530 <udc_process_setup+0x3b0>
		return false;	// Error in request
	if (!udc_num_configuration)
8000750a:	4c 68       	lddpc	r8,80007620 <udc_process_setup+0x4a0>
8000750c:	11 89       	ld.ub	r9,r8[0x0]
8000750e:	30 08       	mov	r8,0
80007510:	f0 09 18 00 	cp.b	r9,r8
80007514:	c0 e0       	breq	80007530 <udc_process_setup+0x3b0>
		return false;	// The device is not is configured state yet


	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
80007516:	4b b8       	lddpc	r8,80007600 <udc_process_setup+0x480>
80007518:	90 16       	ld.sh	r6,r8[0x2]

	// Disable current setting
	if (!udc_iface_disable(iface_num))
8000751a:	11 d7       	ld.ub	r7,r8[0x5]
8000751c:	0e 9c       	mov	r12,r7
8000751e:	f0 1f 00 4d 	mcall	80007650 <udc_process_setup+0x4d0>
80007522:	c0 70       	breq	80007530 <udc_process_setup+0x3b0>
		return false;

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
80007524:	f7 d6 c0 08 	bfextu	r11,r6,0x0,0x8
80007528:	0e 9c       	mov	r12,r7
8000752a:	f0 1f 00 49 	mcall	8000764c <udc_process_setup+0x4cc>
8000752e:	c3 78       	rjmp	8000759c <udc_process_setup+0x41c>
80007530:	30 0c       	mov	r12,0
80007532:	c3 58       	rjmp	8000759c <udc_process_setup+0x41c>
			case USB_REQ_SET_INTERFACE:
				return udc_req_std_iface_set_setting();
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
80007534:	58 28       	cp.w	r8,2
80007536:	c3 71       	brne	800075a4 <udc_process_setup+0x424>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
80007538:	4b 28       	lddpc	r8,80007600 <udc_process_setup+0x480>
8000753a:	11 98       	ld.ub	r8,r8[0x1]
8000753c:	30 19       	mov	r9,1
8000753e:	f2 08 18 00 	cp.b	r8,r9
80007542:	c0 60       	breq	8000754e <udc_process_setup+0x3ce>
80007544:	30 39       	mov	r9,3
80007546:	f2 08 18 00 	cp.b	r8,r9
8000754a:	c2 81       	brne	8000759a <udc_process_setup+0x41a>
8000754c:	c1 48       	rjmp	80007574 <udc_process_setup+0x3f4>
 *
 * \return true if success 
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength != 0)
8000754e:	4a d8       	lddpc	r8,80007600 <udc_process_setup+0x480>
80007550:	90 39       	ld.sh	r9,r8[0x6]
80007552:	30 08       	mov	r8,0
80007554:	f0 09 19 00 	cp.h	r9,r8
80007558:	c0 c1       	brne	80007570 <udc_process_setup+0x3f0>
		return false;

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
8000755a:	4a a8       	lddpc	r8,80007600 <udc_process_setup+0x480>
8000755c:	90 19       	ld.sh	r9,r8[0x2]
8000755e:	30 08       	mov	r8,0
80007560:	f0 09 19 00 	cp.h	r9,r8
80007564:	c0 61       	brne	80007570 <udc_process_setup+0x3f0>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
80007566:	4a 78       	lddpc	r8,80007600 <udc_process_setup+0x480>
80007568:	11 dc       	ld.ub	r12,r8[0x5]
8000756a:	f0 1f 00 3b 	mcall	80007654 <udc_process_setup+0x4d4>
8000756e:	c1 78       	rjmp	8000759c <udc_process_setup+0x41c>
80007570:	30 0c       	mov	r12,0
80007572:	c1 58       	rjmp	8000759c <udc_process_setup+0x41c>
 * \return true if success 
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_epset_feature(void)
{
	if (udd_g_ctrlreq.req.wLength != 0)
80007574:	4a 38       	lddpc	r8,80007600 <udc_process_setup+0x480>
80007576:	90 39       	ld.sh	r9,r8[0x6]
80007578:	30 08       	mov	r8,0
8000757a:	f0 09 19 00 	cp.h	r9,r8
8000757e:	c0 c1       	brne	80007596 <udc_process_setup+0x416>
		return false;
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
80007580:	4a 08       	lddpc	r8,80007600 <udc_process_setup+0x480>
80007582:	90 19       	ld.sh	r9,r8[0x2]
80007584:	30 08       	mov	r8,0
80007586:	f0 09 19 00 	cp.h	r9,r8
8000758a:	c0 61       	brne	80007596 <udc_process_setup+0x416>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
8000758c:	49 d8       	lddpc	r8,80007600 <udc_process_setup+0x480>
8000758e:	11 dc       	ld.ub	r12,r8[0x5]
80007590:	f0 1f 00 32 	mcall	80007658 <udc_process_setup+0x4d8>
80007594:	c0 48       	rjmp	8000759c <udc_process_setup+0x41c>
80007596:	30 0c       	mov	r12,0
80007598:	c0 28       	rjmp	8000759c <udc_process_setup+0x41c>
8000759a:	30 0c       	mov	r12,0
			return false;	// Error from USB host
	}
	
	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd())
8000759c:	58 0c       	cp.w	r12,0
8000759e:	c0 30       	breq	800075a4 <udc_process_setup+0x424>
800075a0:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
			return true;
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
800075a4:	49 78       	lddpc	r8,80007600 <udc_process_setup+0x480>
800075a6:	11 88       	ld.ub	r8,r8[0x0]
800075a8:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800075ac:	58 18       	cp.w	r8,1
800075ae:	c2 71       	brne	800075fc <udc_process_setup+0x47c>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration)
800075b0:	49 c8       	lddpc	r8,80007620 <udc_process_setup+0x4a0>
800075b2:	11 89       	ld.ub	r9,r8[0x0]
800075b4:	30 08       	mov	r8,0
800075b6:	f0 09 18 00 	cp.b	r9,r8
800075ba:	c2 10       	breq	800075fc <udc_process_setup+0x47c>
		return false;	// The device is not is configured state yet
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
800075bc:	49 18       	lddpc	r8,80007600 <udc_process_setup+0x480>
800075be:	11 d7       	ld.ub	r7,r8[0x5]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces)
800075c0:	49 98       	lddpc	r8,80007624 <udc_process_setup+0x4a4>
800075c2:	70 08       	ld.w	r8,r8[0x0]
800075c4:	70 08       	ld.w	r8,r8[0x0]
800075c6:	11 c8       	ld.ub	r8,r8[0x4]
800075c8:	ee 08 18 00 	cp.b	r8,r7
800075cc:	e0 88 00 18 	brls	800075fc <udc_process_setup+0x47c>
		return false;

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0))
800075d0:	0e 96       	mov	r6,r7
800075d2:	30 0b       	mov	r11,0
800075d4:	0e 9c       	mov	r12,r7
800075d6:	f0 1f 00 15 	mcall	80007628 <udc_process_setup+0x4a8>
800075da:	c1 10       	breq	800075fc <udc_process_setup+0x47c>
		return false;
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
800075dc:	49 28       	lddpc	r8,80007624 <udc_process_setup+0x4a4>
800075de:	70 08       	ld.w	r8,r8[0x0]
800075e0:	70 18       	ld.w	r8,r8[0x4]
800075e2:	f0 07 03 27 	ld.w	r7,r8[r7<<0x2]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting()))
800075e6:	6e 3c       	ld.w	r12,r7[0xc]
800075e8:	5d 1c       	icall	r12
800075ea:	18 9b       	mov	r11,r12
800075ec:	0c 9c       	mov	r12,r6
800075ee:	f0 1f 00 0f 	mcall	80007628 <udc_process_setup+0x4a8>
800075f2:	c0 50       	breq	800075fc <udc_process_setup+0x47c>
		return false;

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
800075f4:	6e 2c       	ld.w	r12,r7[0x8]
800075f6:	5d 1c       	icall	r12
800075f8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800075fc:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80007600:	00 00       	add	r0,r0
80007602:	04 28       	rsub	r8,r2
80007604:	00 00       	add	r0,r0
80007606:	01 f0       	ld.ub	r0,r0[0x7]
80007608:	80 00       	ld.sh	r0,r0[0x0]
8000760a:	32 3c       	mov	r12,35
8000760c:	00 00       	add	r0,r0
8000760e:	00 88       	andn	r8,r0
80007610:	00 00       	add	r0,r0
80007612:	00 a4       	st.w	r0++,r4
80007614:	00 00       	add	r0,r0
80007616:	00 da       	st.w	--r0,r10
80007618:	00 00       	add	r0,r0
8000761a:	00 b4       	st.h	r0++,r4
8000761c:	00 00       	add	r0,r0
8000761e:	00 c0       	st.b	r0++,r0
80007620:	00 00       	add	r0,r0
80007622:	01 f2       	ld.ub	r2,r0[0x7]
80007624:	00 00       	add	r0,r0
80007626:	01 e8       	ld.ub	r8,r0[0x6]
80007628:	80 00       	ld.sh	r0,r0[0x0]
8000762a:	6f 60       	ld.w	r0,r7[0x58]
8000762c:	00 00       	add	r0,r0
8000762e:	01 ec       	ld.ub	r12,r0[0x6]
80007630:	80 00       	ld.sh	r0,r0[0x0]
80007632:	32 48       	mov	r8,36
80007634:	00 00       	add	r0,r0
80007636:	01 ee       	ld.ub	lr,r0[0x6]
80007638:	80 00       	ld.sh	r0,r0[0x0]
8000763a:	70 34       	ld.w	r4,r8[0xc]
8000763c:	80 00       	ld.sh	r0,r0[0x0]
8000763e:	76 60       	ld.w	r0,r11[0x18]
80007640:	80 00       	ld.sh	r0,r0[0x0]
80007642:	76 5e       	ld.w	lr,r11[0x14]
80007644:	80 00       	ld.sh	r0,r0[0x0]
80007646:	32 24       	mov	r4,34
80007648:	80 00       	ld.sh	r0,r0[0x0]
8000764a:	71 10       	ld.w	r0,r8[0x44]
8000764c:	80 00       	ld.sh	r0,r0[0x0]
8000764e:	70 4c       	ld.w	r12,r8[0x10]
80007650:	80 00       	ld.sh	r0,r0[0x0]
80007652:	70 ac       	ld.w	r12,r8[0x28]
80007654:	80 00       	ld.sh	r0,r0[0x0]
80007656:	32 5c       	mov	r12,37
80007658:	80 00       	ld.sh	r0,r0[0x0]
8000765a:	33 2c       	mov	r12,50

8000765c <main_resume_action>:
}

//-------------------------------------------------------------------
void main_resume_action(void)
{
}
8000765c:	5e fc       	retal	r12

8000765e <main_remotewakeup_enable>:

//-------------------------------------------------------------------
// If remote wakeup enable/disable is supported insert code below
void main_remotewakeup_enable(void)
{
}
8000765e:	5e fc       	retal	r12

80007660 <main_remotewakeup_disable>:

//-------------------------------------------------------------------
void main_remotewakeup_disable(void)
{
}
80007660:	5e fc       	retal	r12

80007662 <main_kbd_enable>:
//-------------------------------------------------------------------
bool main_kbd_enable(void)
{
	//main_b_kbd_enable = true;
	return true;
}
80007662:	5e ff       	retal	1

80007664 <main_kbd_disable>:
//-------------------------------------------------------------------
bool main_kbd_disable(void)
{
	//main_b_kbd_enable = false; mod 
	return false;
}
80007664:	5e fd       	retal	0
80007666:	d7 03       	nop

80007668 <main_kbd_change>:

//-------------------------------------------------------------------
void main_kbd_change(uint8_t value) 
{	
80007668:	eb cd 40 c0 	pushm	r6-r7,lr
8000766c:	18 97       	mov	r7,r12
	//this is called when LEDs CAPS LCK, NUM LCK change
	if (value & HID_LED_NUM_LOCK) {
8000766e:	f1 dc c0 01 	bfextu	r8,r12,0x0,0x1
80007672:	c0 f0       	breq	80007690 <main_kbd_change+0x28>
	// Here, turn on Num LED
			LED_On( LED1 );
80007674:	30 2c       	mov	r12,2
80007676:	f0 1f 00 17 	mcall	800076d0 <main_kbd_change+0x68>
			injectFile = "A:\\inject2.bin";	
8000767a:	49 76       	lddpc	r6,800076d4 <main_kbd_change+0x6c>
8000767c:	49 78       	lddpc	r8,800076d8 <main_kbd_change+0x70>
8000767e:	8d 08       	st.w	r6[0x0],r8
			nav_reset();
80007680:	f0 1f 00 17 	mcall	800076dc <main_kbd_change+0x74>
			nav_setcwd( injectFile, true, false );
80007684:	30 0a       	mov	r10,0
80007686:	30 1b       	mov	r11,1
80007688:	6c 0c       	ld.w	r12,r6[0x0]
8000768a:	f0 1f 00 16 	mcall	800076e0 <main_kbd_change+0x78>
8000768e:	c0 48       	rjmp	80007696 <main_kbd_change+0x2e>
	} else{
	// Here, turn off Num LED
		LED_Off( LED1 );
80007690:	30 2c       	mov	r12,2
80007692:	f0 1f 00 15 	mcall	800076e4 <main_kbd_change+0x7c>
	}
	if (value & HID_LED_CAPS_LOCK) {
80007696:	0e 98       	mov	r8,r7
80007698:	e2 18 00 02 	andl	r8,0x2,COH
8000769c:	c0 f0       	breq	800076ba <main_kbd_change+0x52>
	// Here, turn on CAPS LED
			LED_On( LED0 );
8000769e:	30 1c       	mov	r12,1
800076a0:	f0 1f 00 0c 	mcall	800076d0 <main_kbd_change+0x68>
			injectFile = "A:\\inject3.bin";	
800076a4:	48 c6       	lddpc	r6,800076d4 <main_kbd_change+0x6c>
800076a6:	49 18       	lddpc	r8,800076e8 <main_kbd_change+0x80>
800076a8:	8d 08       	st.w	r6[0x0],r8
			nav_reset();
800076aa:	f0 1f 00 0d 	mcall	800076dc <main_kbd_change+0x74>
			nav_setcwd( injectFile, true, false );
800076ae:	30 0a       	mov	r10,0
800076b0:	30 1b       	mov	r11,1
800076b2:	6c 0c       	ld.w	r12,r6[0x0]
800076b4:	f0 1f 00 0b 	mcall	800076e0 <main_kbd_change+0x78>
800076b8:	c0 48       	rjmp	800076c0 <main_kbd_change+0x58>
	} else{
	// Here, turn off CAPS LED
		LED_Off( LED0 );
800076ba:	30 1c       	mov	r12,1
800076bc:	f0 1f 00 0a 	mcall	800076e4 <main_kbd_change+0x7c>
	}
		if (value & HID_LED_SCROLL_LOCK) {
800076c0:	e2 17 00 04 	andl	r7,0x4,COH
800076c4:	c0 40       	breq	800076cc <main_kbd_change+0x64>
	// Here, turn on Caps LED
			injectFile = "A:\\inject3.bin";
800076c6:	48 99       	lddpc	r9,800076e8 <main_kbd_change+0x80>
800076c8:	48 38       	lddpc	r8,800076d4 <main_kbd_change+0x6c>
800076ca:	91 09       	st.w	r8[0x0],r9
800076cc:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800076d0:	80 00       	ld.sh	r0,r0[0x0]
800076d2:	20 5c       	sub	r12,5
800076d4:	00 00       	add	r0,r0
800076d6:	00 e4       	st.h	--r0,r4
800076d8:	80 00       	ld.sh	r0,r0[0x0]
800076da:	7f 54       	ld.w	r4,pc[0x54]
800076dc:	80 00       	ld.sh	r0,r0[0x0]
800076de:	68 d0       	ld.w	r0,r4[0x34]
800076e0:	80 00       	ld.sh	r0,r0[0x0]
800076e2:	66 c0       	ld.w	r0,r3[0x30]
800076e4:	80 00       	ld.sh	r0,r0[0x0]
800076e6:	20 ac       	sub	r12,10
800076e8:	80 00       	ld.sh	r0,r0[0x0]
800076ea:	7f 64       	ld.w	r4,pc[0x58]

800076ec <main_suspend_action>:
	}
}

//-------------------------------------------------------------------
void main_suspend_action(void)
{
800076ec:	d4 01       	pushm	lr
	LED_Off(LED0);
800076ee:	30 1c       	mov	r12,1
800076f0:	f0 1f 00 03 	mcall	800076fc <main_suspend_action+0x10>
	LED_Off(LED1);
800076f4:	30 2c       	mov	r12,2
800076f6:	f0 1f 00 02 	mcall	800076fc <main_suspend_action+0x10>
}
800076fa:	d8 02       	popm	pc
800076fc:	80 00       	ld.sh	r0,r0[0x0]
800076fe:	20 ac       	sub	r12,10

80007700 <main>:
	}
}

// Main Method - IRQ, CLCK, INIT setup
//-------------------------------------------------------------------
int main(void) {
80007700:	eb cd 40 80 	pushm	r7,lr
80007704:	20 5d       	sub	sp,20
	
	uint32_t sizeTemp;
	
	// init cpu
	irq_initialize_vectors();
80007706:	f0 1f 00 33 	mcall	800077d0 <main+0xd0>
	cpu_irq_enable();
8000770a:	d5 03       	csrf	0x10
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
8000770c:	4b 28       	lddpc	r8,800077d4 <main+0xd4>
8000770e:	30 09       	mov	r9,0
80007710:	b0 89       	st.b	r8[0x0],r9
80007712:	b0 99       	st.b	r8[0x1],r9
80007714:	b0 a9       	st.b	r8[0x2],r9
80007716:	b0 b9       	st.b	r8[0x3],r9
80007718:	b0 c9       	st.b	r8[0x4],r9
8000771a:	b0 d9       	st.b	r8[0x5],r9
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
8000771c:	30 19       	mov	r9,1
8000771e:	b0 e9       	st.b	r8[0x6],r9

	// init board
	sleepmgr_init();
	sysclk_init();
80007720:	f0 1f 00 2e 	mcall	800077d8 <main+0xd8>
	board_init();
80007724:	f0 1f 00 2e 	mcall	800077dc <main+0xdc>
		.spck_delay   = 0,
		.trans_delay  = 0,
		.stay_act     = 1,
		.spi_mode     = 0,
		.modfdis      = 1
	};
80007728:	4a e8       	lddpc	r8,800077e0 <main+0xe0>
8000772a:	1a 97       	mov	r7,sp
8000772c:	f0 ea 00 00 	ld.d	r10,r8[0]
80007730:	fa eb 00 00 	st.d	sp[0],r10
80007734:	f0 e8 00 08 	ld.d	r8,r8[8]
80007738:	fa e9 00 08 	st.d	sp[8],r8

	// assign I/Os to SPI.
	gpio_enable_module(SD_MMC_SPI_GPIO_MAP,
8000773c:	30 4b       	mov	r11,4
8000773e:	4a ac       	lddpc	r12,800077e4 <main+0xe4>
80007740:	f0 1f 00 2a 	mcall	800077e8 <main+0xe8>
						sizeof(SD_MMC_SPI_GPIO_MAP) / sizeof(SD_MMC_SPI_GPIO_MAP[0]));

	// initialize as master.
	spi_initMaster(SD_MMC_SPI, &spiOptions);
80007744:	1a 9b       	mov	r11,sp
80007746:	fe 7c 24 00 	mov	r12,-56320
8000774a:	f0 1f 00 29 	mcall	800077ec <main+0xec>

	// set SPI selection mode: variable_ps, pcs_decode, delay.
	spi_selectionMode(SD_MMC_SPI, 0, 0, 0);
8000774e:	30 09       	mov	r9,0
80007750:	12 9a       	mov	r10,r9
80007752:	12 9b       	mov	r11,r9
80007754:	fe 7c 24 00 	mov	r12,-56320
80007758:	f0 1f 00 26 	mcall	800077f0 <main+0xf0>

	// enable SPI module.
	spi_enable(SD_MMC_SPI);
8000775c:	fe 7c 24 00 	mov	r12,-56320
80007760:	f0 1f 00 25 	mcall	800077f4 <main+0xf4>

	// Initialize SD/MMC driver with SPI clock (PBA).
	sd_mmc_spi_init(spiOptions, pba_hz);
80007764:	20 4d       	sub	sp,16
80007766:	ee e8 00 00 	ld.d	r8,r7[0]
8000776a:	fa e9 00 00 	st.d	sp[0],r8
8000776e:	ee e8 00 08 	ld.d	r8,r7[8]
80007772:	fa e9 00 08 	st.d	sp[8],r8
80007776:	e0 6c 1b 00 	mov	r12,6912
8000777a:	ea 1c 00 b7 	orh	r12,0xb7
8000777e:	f0 1f 00 1f 	mcall	800077f8 <main+0xf8>

	// initialize SD/MMC resources: GPIO, SPI.
	sd_mmc_resources_init(FOSC0);
	
	// test if the memory is ready - using the control access memory abstraction layer (/SERVICES/MEMORY/CTRL_ACCESS/)
	if (mem_test_unit_ready(LUN_ID_SD_MMC_SPI_MEM) == CTRL_GOOD) {
80007782:	30 0c       	mov	r12,0
80007784:	f0 1f 00 1e 	mcall	800077fc <main+0xfc>
80007788:	2f cd       	sub	sp,-16
8000778a:	58 0c       	cp.w	r12,0
8000778c:	c0 f1       	brne	800077aa <main+0xaa>
		// Get and display the capacity
		mem_read_capacity(LUN_ID_SD_MMC_SPI_MEM, &sizeTemp);
8000778e:	fa cb ff f0 	sub	r11,sp,-16
80007792:	f0 1f 00 1c 	mcall	80007800 <main+0x100>
	else {
		//  error - we can't proceed - sit and spin...
		while(true) { LED_On( LED1 ); }
	}
		
	nav_reset();
80007796:	f0 1f 00 1c 	mcall	80007804 <main+0x104>
	if( !nav_setcwd( injectFile, true, false ) ) {
8000779a:	30 0a       	mov	r10,0
8000779c:	30 1b       	mov	r11,1
8000779e:	49 b8       	lddpc	r8,80007808 <main+0x108>
800077a0:	70 0c       	ld.w	r12,r8[0x0]
800077a2:	f0 1f 00 1b 	mcall	8000780c <main+0x10c>
800077a6:	c0 70       	breq	800077b4 <main+0xb4>
800077a8:	c0 e8       	rjmp	800077c4 <main+0xc4>
		// Get and display the capacity
		mem_read_capacity(LUN_ID_SD_MMC_SPI_MEM, &sizeTemp);
	}
	else {
		//  error - we can't proceed - sit and spin...
		while(true) { LED_On( LED1 ); }
800077aa:	30 27       	mov	r7,2
800077ac:	0e 9c       	mov	r12,r7
800077ae:	f0 1f 00 19 	mcall	80007810 <main+0x110>
800077b2:	cf db       	rjmp	800077ac <main+0xac>
		
	nav_reset();
	if( !nav_setcwd( injectFile, true, false ) ) {
		//try to open a://inject.bin else sit here 
		while(true) { 
			LED_On( LED1 );
800077b4:	30 27       	mov	r7,2
800077b6:	0e 9c       	mov	r12,r7
800077b8:	f0 1f 00 16 	mcall	80007810 <main+0x110>
			for (int i=0; i<1000; i++){}
			LED_Off(LED1); 
800077bc:	0e 9c       	mov	r12,r7
800077be:	f0 1f 00 16 	mcall	80007814 <main+0x114>
800077c2:	cf ab       	rjmp	800077b6 <main+0xb6>

/*! \brief Start the USB Device stack
 */
static inline void udc_start(void)
{
	udd_enable();
800077c4:	f0 1f 00 15 	mcall	80007818 <main+0x118>
 * then it will attach device when an acceptable Vbus
 * level from the host is detected.
 */
static inline void udc_attach(void)
{
	udd_attach();
800077c8:	f0 1f 00 15 	mcall	8000781c <main+0x11c>
800077cc:	c0 08       	rjmp	800077cc <main+0xcc>
800077ce:	00 00       	add	r0,r0
800077d0:	80 00       	ld.sh	r0,r0[0x0]
800077d2:	2f 88       	sub	r8,-8
800077d4:	00 00       	add	r0,r0
800077d6:	07 50       	ld.sh	r0,--r3
800077d8:	80 00       	ld.sh	r0,r0[0x0]
800077da:	69 88       	ld.w	r8,r4[0x60]
800077dc:	80 00       	ld.sh	r0,r0[0x0]
800077de:	20 04       	sub	r4,0
800077e0:	80 00       	ld.sh	r0,r0[0x0]
800077e2:	7f 44       	ld.w	r4,pc[0x50]
800077e4:	80 00       	ld.sh	r0,r0[0x0]
800077e6:	7f 84       	ld.w	r4,pc[0x60]
800077e8:	80 00       	ld.sh	r0,r0[0x0]
800077ea:	2e 58       	sub	r8,-27
800077ec:	80 00       	ld.sh	r0,r0[0x0]
800077ee:	30 2e       	mov	lr,2
800077f0:	80 00       	ld.sh	r0,r0[0x0]
800077f2:	30 66       	mov	r6,6
800077f4:	80 00       	ld.sh	r0,r0[0x0]
800077f6:	31 c0       	mov	r0,28
800077f8:	80 00       	ld.sh	r0,r0[0x0]
800077fa:	2c 08       	sub	r8,-64
800077fc:	80 00       	ld.sh	r0,r0[0x0]
800077fe:	6a bc       	ld.w	r12,r5[0x2c]
80007800:	80 00       	ld.sh	r0,r0[0x0]
80007802:	6a d0       	ld.w	r0,r5[0x34]
80007804:	80 00       	ld.sh	r0,r0[0x0]
80007806:	68 d0       	ld.w	r0,r4[0x34]
80007808:	00 00       	add	r0,r0
8000780a:	00 e4       	st.h	--r0,r4
8000780c:	80 00       	ld.sh	r0,r0[0x0]
8000780e:	66 c0       	ld.w	r0,r3[0x30]
80007810:	80 00       	ld.sh	r0,r0[0x0]
80007812:	20 5c       	sub	r12,5
80007814:	80 00       	ld.sh	r0,r0[0x0]
80007816:	20 ac       	sub	r12,10
80007818:	80 00       	ld.sh	r0,r0[0x0]
8000781a:	37 8c       	mov	r12,120
8000781c:	80 00       	ld.sh	r0,r0[0x0]
8000781e:	35 d8       	mov	r8,93

80007820 <process_frame>:
}

// process a USB frame
//-------------------------------------------------------------------
void process_frame(uint16_t framenumber)
{
80007820:	eb cd 40 80 	pushm	r7,lr
	static uint8_t wait = 0;
	static uint16_t debounce = 0;
	static uint16_t injectToken = 0x0000;
	
	// scan process running each 2ms
	cpt_sof++;
80007824:	4d 79       	lddpc	r9,80007980 <process_frame+0x160>
80007826:	13 88       	ld.ub	r8,r9[0x0]
80007828:	2f f8       	sub	r8,-1
8000782a:	b2 88       	st.b	r9[0x0],r8
	if( 2 > cpt_sof )
8000782c:	30 19       	mov	r9,1
8000782e:	f2 08 18 00 	cp.b	r8,r9
80007832:	e0 88 00 a4 	brls	8000797a <process_frame+0x15a>
		return;
	cpt_sof = 0;	
80007836:	30 09       	mov	r9,0
80007838:	4d 28       	lddpc	r8,80007980 <process_frame+0x160>
8000783a:	b0 89       	st.b	r8[0x0],r9
	
	// pulse led
	//LED_Set_Intensity( LED0, framenumber >> 1 );	
	
	// debounce switch
	if( debounce > 0 ) --debounce;
8000783c:	4d 28       	lddpc	r8,80007984 <process_frame+0x164>
8000783e:	90 08       	ld.sh	r8,r8[0x0]
80007840:	58 08       	cp.w	r8,0
80007842:	c0 40       	breq	8000784a <process_frame+0x2a>
80007844:	20 18       	sub	r8,1
80007846:	4d 09       	lddpc	r9,80007984 <process_frame+0x164>
80007848:	b2 08       	st.h	r9[0x0],r8
		
	// injection state machine
	switch(state) {
8000784a:	4d 08       	lddpc	r8,80007988 <process_frame+0x168>
8000784c:	70 08       	ld.w	r8,r8[0x0]
8000784e:	58 98       	cp.w	r8,9
80007850:	e0 8b 00 92 	brhi	80007974 <process_frame+0x154>
80007854:	4c e9       	lddpc	r9,8000798c <process_frame+0x16c>
80007856:	f2 08 03 2f 	ld.w	pc,r9[r8<<0x2]

		case state_IDLE:
			// check switch
			if( gpio_get_pin_value(GPIO_JOYSTICK_PUSH) == GPIO_JOYSTICK_PUSH_PRESSED ) {
8000785a:	30 dc       	mov	r12,13
8000785c:	f0 1f 00 4d 	mcall	80007990 <process_frame+0x170>
80007860:	e0 81 00 8d 	brne	8000797a <process_frame+0x15a>
	
				// debounce
				if( debounce == 0 ) {
80007864:	4c 88       	lddpc	r8,80007984 <process_frame+0x164>
80007866:	90 09       	ld.sh	r9,r8[0x0]
80007868:	30 08       	mov	r8,0
8000786a:	f0 09 19 00 	cp.h	r9,r8
8000786e:	e0 81 00 86 	brne	8000797a <process_frame+0x15a>
					state = state_START_INJECT;
80007872:	30 19       	mov	r9,1
80007874:	4c 58       	lddpc	r8,80007988 <process_frame+0x168>
80007876:	91 09       	st.w	r8[0x0],r9
					debounce = 250;
80007878:	e0 69 00 fa 	mov	r9,250
8000787c:	4c 28       	lddpc	r8,80007984 <process_frame+0x164>
8000787e:	b0 09       	st.h	r8[0x0],r9
80007880:	e3 cd 80 80 	ldm	sp++,r7,pc
				}			
			}		
			break;		
			
		case state_START_INJECT:
			file_open(FOPEN_MODE_R);		
80007884:	30 9c       	mov	r12,9
80007886:	f0 1f 00 44 	mcall	80007994 <process_frame+0x174>
			state = state_INJECTING;
8000788a:	30 29       	mov	r9,2
8000788c:	4b f8       	lddpc	r8,80007988 <process_frame+0x168>
8000788e:	91 09       	st.w	r8[0x0],r9
			break;
80007890:	e3 cd 80 80 	ldm	sp++,r7,pc
			
		case state_INJECTING:				
			
			if( file_eof() ) {
80007894:	f0 1f 00 41 	mcall	80007998 <process_frame+0x178>
80007898:	c0 80       	breq	800078a8 <process_frame+0x88>
				file_close();	
8000789a:	f0 1f 00 41 	mcall	8000799c <process_frame+0x17c>
				state = state_IDLE;
8000789e:	30 09       	mov	r9,0
800078a0:	4b a8       	lddpc	r8,80007988 <process_frame+0x168>
800078a2:	91 09       	st.w	r8[0x0],r9
				break;
800078a4:	e3 cd 80 80 	ldm	sp++,r7,pc
			}
			
			injectToken = ( file_getc() | ( file_getc() << 8 ) );			
800078a8:	f0 1f 00 3e 	mcall	800079a0 <process_frame+0x180>
800078ac:	ef dc b0 10 	bfexts	r7,r12,0x0,0x10
800078b0:	f0 1f 00 3c 	mcall	800079a0 <process_frame+0x180>
800078b4:	5c 7c       	castu.h	r12
800078b6:	ef ec 10 87 	or	r7,r7,r12<<0x8
800078ba:	5c 87       	casts.h	r7
800078bc:	4b a8       	lddpc	r8,800079a4 <process_frame+0x184>
800078be:	b0 07       	st.h	r8[0x0],r7
						
			if( ( injectToken&0xff ) == 0x00 ) {				
800078c0:	0e 98       	mov	r8,r7
800078c2:	5c 58       	castu.b	r8
800078c4:	c0 a1       	brne	800078d8 <process_frame+0xb8>
				wait = injectToken>>8;
800078c6:	ef d7 c1 08 	bfextu	r7,r7,0x8,0x8
800078ca:	4b 88       	lddpc	r8,800079a8 <process_frame+0x188>
800078cc:	b0 87       	st.b	r8[0x0],r7
				state = state_WAIT;
800078ce:	30 99       	mov	r9,9
800078d0:	4a e8       	lddpc	r8,80007988 <process_frame+0x168>
800078d2:	91 09       	st.w	r8[0x0],r9
800078d4:	e3 cd 80 80 	ldm	sp++,r7,pc
			}
			else if( ( injectToken>>8 ) == 0x00 ) {
800078d8:	ef d7 c1 08 	bfextu	r7,r7,0x8,0x8
800078dc:	c0 61       	brne	800078e8 <process_frame+0xc8>
				state = state_KEY_DOWN;
800078de:	30 39       	mov	r9,3
800078e0:	4a a8       	lddpc	r8,80007988 <process_frame+0x168>
800078e2:	91 09       	st.w	r8[0x0],r9
800078e4:	e3 cd 80 80 	ldm	sp++,r7,pc
			}				
			else {
				state = state_MOD_DOWN;					
800078e8:	30 59       	mov	r9,5
800078ea:	4a 88       	lddpc	r8,80007988 <process_frame+0x168>
800078ec:	91 09       	st.w	r8[0x0],r9
800078ee:	e3 cd 80 80 	ldm	sp++,r7,pc
			}					
			break;
			
		case state_KEY_DOWN:
			udi_hid_kbd_down(injectToken&0xff);
800078f2:	4a d8       	lddpc	r8,800079a4 <process_frame+0x184>
800078f4:	11 9c       	ld.ub	r12,r8[0x1]
800078f6:	f0 1f 00 2e 	mcall	800079ac <process_frame+0x18c>
			state = state_KEY_UP;
800078fa:	30 49       	mov	r9,4
800078fc:	4a 38       	lddpc	r8,80007988 <process_frame+0x168>
800078fe:	91 09       	st.w	r8[0x0],r9
			break;
80007900:	e3 cd 80 80 	ldm	sp++,r7,pc

		case state_KEY_UP:
			udi_hid_kbd_up(injectToken&0xff);
80007904:	4a 88       	lddpc	r8,800079a4 <process_frame+0x184>
80007906:	11 9c       	ld.ub	r12,r8[0x1]
80007908:	f0 1f 00 2a 	mcall	800079b0 <process_frame+0x190>
			state = state_INJECTING;
8000790c:	30 29       	mov	r9,2
8000790e:	49 f8       	lddpc	r8,80007988 <process_frame+0x168>
80007910:	91 09       	st.w	r8[0x0],r9
			break;			
80007912:	e3 cd 80 80 	ldm	sp++,r7,pc
			
		case state_MOD_DOWN:
			udi_hid_kbd_modifier_down(injectToken>>8);
80007916:	4a 48       	lddpc	r8,800079a4 <process_frame+0x184>
80007918:	11 8c       	ld.ub	r12,r8[0x0]
8000791a:	f0 1f 00 27 	mcall	800079b4 <process_frame+0x194>
			state = state_MOD_KEY_DOWN;
8000791e:	30 69       	mov	r9,6
80007920:	49 a8       	lddpc	r8,80007988 <process_frame+0x168>
80007922:	91 09       	st.w	r8[0x0],r9
			break;
80007924:	e3 cd 80 80 	ldm	sp++,r7,pc

		case state_MOD_KEY_DOWN:
			udi_hid_kbd_down(injectToken&0xff);
80007928:	49 f8       	lddpc	r8,800079a4 <process_frame+0x184>
8000792a:	11 9c       	ld.ub	r12,r8[0x1]
8000792c:	f0 1f 00 20 	mcall	800079ac <process_frame+0x18c>
			state = state_MOD_KEY_UP;
80007930:	30 79       	mov	r9,7
80007932:	49 68       	lddpc	r8,80007988 <process_frame+0x168>
80007934:	91 09       	st.w	r8[0x0],r9
			break;
80007936:	e3 cd 80 80 	ldm	sp++,r7,pc

		case state_MOD_KEY_UP:
			udi_hid_kbd_up(injectToken&0xff);
8000793a:	49 b8       	lddpc	r8,800079a4 <process_frame+0x184>
8000793c:	11 9c       	ld.ub	r12,r8[0x1]
8000793e:	f0 1f 00 1d 	mcall	800079b0 <process_frame+0x190>
			state = state_MOD_UP;		
80007942:	30 89       	mov	r9,8
80007944:	49 18       	lddpc	r8,80007988 <process_frame+0x168>
80007946:	91 09       	st.w	r8[0x0],r9
			break;
80007948:	e3 cd 80 80 	ldm	sp++,r7,pc
			
		case state_MOD_UP:
			udi_hid_kbd_modifier_up(injectToken>>8);
8000794c:	49 68       	lddpc	r8,800079a4 <process_frame+0x184>
8000794e:	11 8c       	ld.ub	r12,r8[0x0]
80007950:	f0 1f 00 1a 	mcall	800079b8 <process_frame+0x198>
			state = state_INJECTING;
80007954:	30 29       	mov	r9,2
80007956:	48 d8       	lddpc	r8,80007988 <process_frame+0x168>
80007958:	91 09       	st.w	r8[0x0],r9
			break;	
8000795a:	e3 cd 80 80 	ldm	sp++,r7,pc
			
		case state_WAIT:
			if( --wait == 0 ) {
8000795e:	49 39       	lddpc	r9,800079a8 <process_frame+0x188>
80007960:	13 88       	ld.ub	r8,r9[0x0]
80007962:	20 18       	sub	r8,1
80007964:	5c 58       	castu.b	r8
80007966:	b2 88       	st.b	r9[0x0],r8
80007968:	c0 91       	brne	8000797a <process_frame+0x15a>
				state = state_INJECTING;
8000796a:	30 29       	mov	r9,2
8000796c:	48 78       	lddpc	r8,80007988 <process_frame+0x168>
8000796e:	91 09       	st.w	r8[0x0],r9
80007970:	e3 cd 80 80 	ldm	sp++,r7,pc
			}
			break;
			
		default:
			state = state_IDLE;
80007974:	30 09       	mov	r9,0
80007976:	48 58       	lddpc	r8,80007988 <process_frame+0x168>
80007978:	91 09       	st.w	r8[0x0],r9
8000797a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000797e:	00 00       	add	r0,r0
80007980:	00 00       	add	r0,r0
80007982:	01 fb       	ld.ub	r11,r0[0x7]
80007984:	00 00       	add	r0,r0
80007986:	01 fc       	ld.ub	r12,r0[0x7]
80007988:	00 00       	add	r0,r0
8000798a:	00 e0       	st.h	--r0,r0
8000798c:	80 00       	ld.sh	r0,r0[0x0]
8000798e:	7f 1c       	ld.w	r12,pc[0x44]
80007990:	80 00       	ld.sh	r0,r0[0x0]
80007992:	2f 40       	sub	r0,-12
80007994:	80 00       	ld.sh	r0,r0[0x0]
80007996:	5f 80       	srls	r0
80007998:	80 00       	ld.sh	r0,r0[0x0]
8000799a:	5e b4       	rethi	r4
8000799c:	80 00       	ld.sh	r0,r0[0x0]
8000799e:	5e d8       	retvc	r8
800079a0:	80 00       	ld.sh	r0,r0[0x0]
800079a2:	5f 14       	srne	r4
800079a4:	00 00       	add	r0,r0
800079a6:	01 f8       	ld.ub	r8,r0[0x7]
800079a8:	00 00       	add	r0,r0
800079aa:	01 fa       	ld.ub	r10,r0[0x7]
800079ac:	80 00       	ld.sh	r0,r0[0x0]
800079ae:	6c 34       	ld.w	r4,r6[0xc]
800079b0:	80 00       	ld.sh	r0,r0[0x0]
800079b2:	6c ac       	ld.w	r12,r6[0x28]
800079b4:	80 00       	ld.sh	r0,r0[0x0]
800079b6:	6d 44       	ld.w	r4,r6[0x50]
800079b8:	80 00       	ld.sh	r0,r0[0x0]
800079ba:	6d 74       	ld.w	r4,r6[0x5c]

800079bc <main_sof_action>:
{
}
 
//-------------------------------------------------------------------
void main_sof_action(void)
{
800079bc:	d4 01       	pushm	lr
		process_frame( udd_get_frame_number() );
800079be:	f0 1f 00 04 	mcall	800079cc <main_sof_action+0x10>
800079c2:	5c 7c       	castu.h	r12
800079c4:	f0 1f 00 03 	mcall	800079d0 <main_sof_action+0x14>

}
800079c8:	d8 02       	popm	pc
800079ca:	00 00       	add	r0,r0
800079cc:	80 00       	ld.sh	r0,r0[0x0]
800079ce:	32 30       	mov	r0,35
800079d0:	80 00       	ld.sh	r0,r0[0x0]
800079d2:	78 20       	ld.w	r0,r12[0x8]

800079d4 <memcmp>:
800079d4:	d4 01       	pushm	lr
800079d6:	30 08       	mov	r8,0
800079d8:	c0 d8       	rjmp	800079f2 <memcmp+0x1e>
800079da:	f8 08 07 0e 	ld.ub	lr,r12[r8]
800079de:	f6 08 07 09 	ld.ub	r9,r11[r8]
800079e2:	20 1a       	sub	r10,1
800079e4:	2f f8       	sub	r8,-1
800079e6:	f2 0e 18 00 	cp.b	lr,r9
800079ea:	c0 40       	breq	800079f2 <memcmp+0x1e>
800079ec:	fc 09 01 0c 	sub	r12,lr,r9
800079f0:	d8 02       	popm	pc
800079f2:	58 0a       	cp.w	r10,0
800079f4:	cf 31       	brne	800079da <memcmp+0x6>
800079f6:	14 9c       	mov	r12,r10
800079f8:	d8 02       	popm	pc

800079fa <memcpy>:
800079fa:	58 8a       	cp.w	r10,8
800079fc:	c2 f5       	brlt	80007a5a <memcpy+0x60>
800079fe:	f9 eb 10 09 	or	r9,r12,r11
80007a02:	e2 19 00 03 	andl	r9,0x3,COH
80007a06:	e0 81 00 97 	brne	80007b34 <memcpy+0x13a>
80007a0a:	e0 4a 00 20 	cp.w	r10,32
80007a0e:	c3 b4       	brge	80007a84 <memcpy+0x8a>
80007a10:	f4 08 14 02 	asr	r8,r10,0x2
80007a14:	f0 09 11 08 	rsub	r9,r8,8
80007a18:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80007a1c:	76 69       	ld.w	r9,r11[0x18]
80007a1e:	99 69       	st.w	r12[0x18],r9
80007a20:	76 59       	ld.w	r9,r11[0x14]
80007a22:	99 59       	st.w	r12[0x14],r9
80007a24:	76 49       	ld.w	r9,r11[0x10]
80007a26:	99 49       	st.w	r12[0x10],r9
80007a28:	76 39       	ld.w	r9,r11[0xc]
80007a2a:	99 39       	st.w	r12[0xc],r9
80007a2c:	76 29       	ld.w	r9,r11[0x8]
80007a2e:	99 29       	st.w	r12[0x8],r9
80007a30:	76 19       	ld.w	r9,r11[0x4]
80007a32:	99 19       	st.w	r12[0x4],r9
80007a34:	76 09       	ld.w	r9,r11[0x0]
80007a36:	99 09       	st.w	r12[0x0],r9
80007a38:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80007a3c:	f8 08 00 28 	add	r8,r12,r8<<0x2
80007a40:	e0 1a 00 03 	andl	r10,0x3
80007a44:	f4 0a 11 04 	rsub	r10,r10,4
80007a48:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80007a4c:	17 a9       	ld.ub	r9,r11[0x2]
80007a4e:	b0 a9       	st.b	r8[0x2],r9
80007a50:	17 99       	ld.ub	r9,r11[0x1]
80007a52:	b0 99       	st.b	r8[0x1],r9
80007a54:	17 89       	ld.ub	r9,r11[0x0]
80007a56:	b0 89       	st.b	r8[0x0],r9
80007a58:	5e fc       	retal	r12
80007a5a:	f4 0a 11 09 	rsub	r10,r10,9
80007a5e:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80007a62:	17 f9       	ld.ub	r9,r11[0x7]
80007a64:	b8 f9       	st.b	r12[0x7],r9
80007a66:	17 e9       	ld.ub	r9,r11[0x6]
80007a68:	b8 e9       	st.b	r12[0x6],r9
80007a6a:	17 d9       	ld.ub	r9,r11[0x5]
80007a6c:	b8 d9       	st.b	r12[0x5],r9
80007a6e:	17 c9       	ld.ub	r9,r11[0x4]
80007a70:	b8 c9       	st.b	r12[0x4],r9
80007a72:	17 b9       	ld.ub	r9,r11[0x3]
80007a74:	b8 b9       	st.b	r12[0x3],r9
80007a76:	17 a9       	ld.ub	r9,r11[0x2]
80007a78:	b8 a9       	st.b	r12[0x2],r9
80007a7a:	17 99       	ld.ub	r9,r11[0x1]
80007a7c:	b8 99       	st.b	r12[0x1],r9
80007a7e:	17 89       	ld.ub	r9,r11[0x0]
80007a80:	b8 89       	st.b	r12[0x0],r9
80007a82:	5e fc       	retal	r12
80007a84:	eb cd 40 c0 	pushm	r6-r7,lr
80007a88:	18 99       	mov	r9,r12
80007a8a:	22 0a       	sub	r10,32
80007a8c:	b7 07       	ld.d	r6,r11++
80007a8e:	b3 26       	st.d	r9++,r6
80007a90:	b7 07       	ld.d	r6,r11++
80007a92:	b3 26       	st.d	r9++,r6
80007a94:	b7 07       	ld.d	r6,r11++
80007a96:	b3 26       	st.d	r9++,r6
80007a98:	b7 07       	ld.d	r6,r11++
80007a9a:	b3 26       	st.d	r9++,r6
80007a9c:	22 0a       	sub	r10,32
80007a9e:	cf 74       	brge	80007a8c <memcpy+0x92>
80007aa0:	2f 0a       	sub	r10,-16
80007aa2:	c0 65       	brlt	80007aae <memcpy+0xb4>
80007aa4:	b7 07       	ld.d	r6,r11++
80007aa6:	b3 26       	st.d	r9++,r6
80007aa8:	b7 07       	ld.d	r6,r11++
80007aaa:	b3 26       	st.d	r9++,r6
80007aac:	21 0a       	sub	r10,16
80007aae:	5c 3a       	neg	r10
80007ab0:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80007ab4:	d7 03       	nop
80007ab6:	d7 03       	nop
80007ab8:	f7 36 00 0e 	ld.ub	r6,r11[14]
80007abc:	f3 66 00 0e 	st.b	r9[14],r6
80007ac0:	f7 36 00 0d 	ld.ub	r6,r11[13]
80007ac4:	f3 66 00 0d 	st.b	r9[13],r6
80007ac8:	f7 36 00 0c 	ld.ub	r6,r11[12]
80007acc:	f3 66 00 0c 	st.b	r9[12],r6
80007ad0:	f7 36 00 0b 	ld.ub	r6,r11[11]
80007ad4:	f3 66 00 0b 	st.b	r9[11],r6
80007ad8:	f7 36 00 0a 	ld.ub	r6,r11[10]
80007adc:	f3 66 00 0a 	st.b	r9[10],r6
80007ae0:	f7 36 00 09 	ld.ub	r6,r11[9]
80007ae4:	f3 66 00 09 	st.b	r9[9],r6
80007ae8:	f7 36 00 08 	ld.ub	r6,r11[8]
80007aec:	f3 66 00 08 	st.b	r9[8],r6
80007af0:	f7 36 00 07 	ld.ub	r6,r11[7]
80007af4:	f3 66 00 07 	st.b	r9[7],r6
80007af8:	f7 36 00 06 	ld.ub	r6,r11[6]
80007afc:	f3 66 00 06 	st.b	r9[6],r6
80007b00:	f7 36 00 05 	ld.ub	r6,r11[5]
80007b04:	f3 66 00 05 	st.b	r9[5],r6
80007b08:	f7 36 00 04 	ld.ub	r6,r11[4]
80007b0c:	f3 66 00 04 	st.b	r9[4],r6
80007b10:	f7 36 00 03 	ld.ub	r6,r11[3]
80007b14:	f3 66 00 03 	st.b	r9[3],r6
80007b18:	f7 36 00 02 	ld.ub	r6,r11[2]
80007b1c:	f3 66 00 02 	st.b	r9[2],r6
80007b20:	f7 36 00 01 	ld.ub	r6,r11[1]
80007b24:	f3 66 00 01 	st.b	r9[1],r6
80007b28:	f7 36 00 00 	ld.ub	r6,r11[0]
80007b2c:	f3 66 00 00 	st.b	r9[0],r6
80007b30:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80007b34:	20 1a       	sub	r10,1
80007b36:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80007b3a:	f8 0a 0b 09 	st.b	r12[r10],r9
80007b3e:	cf b1       	brne	80007b34 <memcpy+0x13a>
80007b40:	5e fc       	retal	r12

80007b42 <memset>:
80007b42:	18 98       	mov	r8,r12
80007b44:	c0 38       	rjmp	80007b4a <memset+0x8>
80007b46:	10 cb       	st.b	r8++,r11
80007b48:	20 1a       	sub	r10,1
80007b4a:	58 0a       	cp.w	r10,0
80007b4c:	cf d1       	brne	80007b46 <memset+0x4>
80007b4e:	5e fc       	retal	r12

Disassembly of section .exception:

80007c00 <_evba>:
80007c00:	c0 08       	rjmp	80007c00 <_evba>
	...

80007c04 <_handle_TLB_Multiple_Hit>:
80007c04:	c0 08       	rjmp	80007c04 <_handle_TLB_Multiple_Hit>
	...

80007c08 <_handle_Bus_Error_Data_Fetch>:
80007c08:	c0 08       	rjmp	80007c08 <_handle_Bus_Error_Data_Fetch>
	...

80007c0c <_handle_Bus_Error_Instruction_Fetch>:
80007c0c:	c0 08       	rjmp	80007c0c <_handle_Bus_Error_Instruction_Fetch>
	...

80007c10 <_handle_NMI>:
80007c10:	c0 08       	rjmp	80007c10 <_handle_NMI>
	...

80007c14 <_handle_Instruction_Address>:
80007c14:	c0 08       	rjmp	80007c14 <_handle_Instruction_Address>
	...

80007c18 <_handle_ITLB_Protection>:
80007c18:	c0 08       	rjmp	80007c18 <_handle_ITLB_Protection>
	...

80007c1c <_handle_Breakpoint>:
80007c1c:	c0 08       	rjmp	80007c1c <_handle_Breakpoint>
	...

80007c20 <_handle_Illegal_Opcode>:
80007c20:	c0 08       	rjmp	80007c20 <_handle_Illegal_Opcode>
	...

80007c24 <_handle_Unimplemented_Instruction>:
80007c24:	c0 08       	rjmp	80007c24 <_handle_Unimplemented_Instruction>
	...

80007c28 <_handle_Privilege_Violation>:
80007c28:	c0 08       	rjmp	80007c28 <_handle_Privilege_Violation>
	...

80007c2c <_handle_Floating_Point>:
80007c2c:	c0 08       	rjmp	80007c2c <_handle_Floating_Point>
	...

80007c30 <_handle_Coprocessor_Absent>:
80007c30:	c0 08       	rjmp	80007c30 <_handle_Coprocessor_Absent>
	...

80007c34 <_handle_Data_Address_Read>:
80007c34:	c0 08       	rjmp	80007c34 <_handle_Data_Address_Read>
	...

80007c38 <_handle_Data_Address_Write>:
80007c38:	c0 08       	rjmp	80007c38 <_handle_Data_Address_Write>
	...

80007c3c <_handle_DTLB_Protection_Read>:
80007c3c:	c0 08       	rjmp	80007c3c <_handle_DTLB_Protection_Read>
	...

80007c40 <_handle_DTLB_Protection_Write>:
80007c40:	c0 08       	rjmp	80007c40 <_handle_DTLB_Protection_Write>
	...

80007c44 <_handle_DTLB_Modified>:
80007c44:	c0 08       	rjmp	80007c44 <_handle_DTLB_Modified>
	...

80007c50 <_handle_ITLB_Miss>:
80007c50:	c0 08       	rjmp	80007c50 <_handle_ITLB_Miss>
	...

80007c60 <_handle_DTLB_Miss_Read>:
80007c60:	c0 08       	rjmp	80007c60 <_handle_DTLB_Miss_Read>
	...

80007c70 <_handle_DTLB_Miss_Write>:
80007c70:	c0 08       	rjmp	80007c70 <_handle_DTLB_Miss_Write>
	...

80007d00 <_handle_Supervisor_Call>:
80007d00:	c0 08       	rjmp	80007d00 <_handle_Supervisor_Call>
80007d02:	d7 03       	nop

80007d04 <_int0>:
80007d04:	30 0c       	mov	r12,0
80007d06:	fe b0 d9 6b 	rcall	80002fdc <_get_interrupt_handler>
80007d0a:	58 0c       	cp.w	r12,0
80007d0c:	f8 0f 17 10 	movne	pc,r12
80007d10:	d6 03       	rete

80007d12 <_int1>:
80007d12:	30 1c       	mov	r12,1
80007d14:	fe b0 d9 64 	rcall	80002fdc <_get_interrupt_handler>
80007d18:	58 0c       	cp.w	r12,0
80007d1a:	f8 0f 17 10 	movne	pc,r12
80007d1e:	d6 03       	rete

80007d20 <_int2>:
80007d20:	30 2c       	mov	r12,2
80007d22:	fe b0 d9 5d 	rcall	80002fdc <_get_interrupt_handler>
80007d26:	58 0c       	cp.w	r12,0
80007d28:	f8 0f 17 10 	movne	pc,r12
80007d2c:	d6 03       	rete

80007d2e <_int3>:
80007d2e:	30 3c       	mov	r12,3
80007d30:	fe b0 d9 56 	rcall	80002fdc <_get_interrupt_handler>
80007d34:	58 0c       	cp.w	r12,0
80007d36:	f8 0f 17 10 	movne	pc,r12
80007d3a:	d6 03       	rete

80007d3c <ipr_val>:
80007d3c:	00 00 01 04 40 00 01 12 80 00 01 20 c0 00 01 2e     ....@...... ....
80007d4c:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
80007d5c:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
80007d6c:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
80007d7c:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
80007d8c:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
80007d9c:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
80007dac:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
80007dbc:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
80007dcc:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
80007ddc:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
80007dec:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
80007dfc:	d7 03 d7 03                                         ....
