#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Dec 15 07:24:51 2023
# Process ID: 23360
# Current directory: C:/Verilog/vivado/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log segment_driver.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment_driver.tcl
# Log file: C:/Verilog/vivado/project_2/project_2.runs/synth_1/segment_driver.vds
# Journal file: C:/Verilog/vivado/project_2/project_2.runs/synth_1\vivado.jou
# Running On: DESKTOP-8E50U61, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 2, Host memory: 17089 MB
#-----------------------------------------------------------
source segment_driver.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 444.699 ; gain = 162.496
Command: read_checkpoint -auto_incremental -incremental C:/Verilog/vivado/project_2/project_2.srcs/utils_1/imports/synth_1/tb_calculator.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Verilog/vivado/project_2/project_2.srcs/utils_1/imports/synth_1/tb_calculator.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top segment_driver -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29344
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 888.070 ; gain = 408.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment_driver' [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:1]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:59]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:60]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:61]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:62]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:63]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:64]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:68]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:69]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:70]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:71]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:72]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:73]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:77]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:78]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:79]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:80]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:81]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:82]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:86]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:87]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:88]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:89]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:90]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:91]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:95]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:96]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:97]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:98]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:99]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:100]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:104]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:105]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:106]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:107]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:108]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:109]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:113]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:114]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:115]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:116]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:117]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:118]
WARNING: [Synth 8-6090] variable 'signBit' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:121]
WARNING: [Synth 8-6090] variable 'temp' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:125]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:126]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:128]
WARNING: [Synth 8-6090] variable 'temp' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:125]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:126]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:128]
WARNING: [Synth 8-6090] variable 'temp' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:125]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:126]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:128]
WARNING: [Synth 8-6090] variable 'temp' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:125]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:126]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:128]
WARNING: [Synth 8-6090] variable 'temp' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:125]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:126]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:128]
WARNING: [Synth 8-6090] variable 'temp' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:125]
WARNING: [Synth 8-6090] variable 'data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:126]
WARNING: [Synth 8-6090] variable 'segment' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:128]
INFO: [Synth 8-6155] done synthesizing module 'segment_driver' (0#1) [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:1]
WARNING: [Synth 8-6014] Unused sequential element segment_serial_reg was removed.  [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:156]
WARNING: [Synth 8-6014] Unused sequential element segment_reg[4] was removed.  [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:157]
WARNING: [Synth 8-6014] Unused sequential element segment_reg[3] was removed.  [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:157]
WARNING: [Synth 8-6014] Unused sequential element segment_reg[2] was removed.  [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:157]
WARNING: [Synth 8-6014] Unused sequential element segment_reg[1] was removed.  [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:157]
WARNING: [Synth 8-6014] Unused sequential element segment_reg[0] was removed.  [C:/Verilog/vivado/project_2/project_2.srcs/sources_1/imports/FPGA_project/keypad_driver.v:157]
WARNING: [Synth 8-7129] Port fnd_serial[31] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[30] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[29] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[28] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[27] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[26] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[25] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[24] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[23] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[22] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[21] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[20] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[19] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[18] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[17] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[16] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[15] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[14] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[13] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[12] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[11] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[10] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[9] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[8] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[7] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[6] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[5] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[4] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[3] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[2] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[1] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[0] in module segment_driver is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 978.652 ; gain = 498.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 978.652 ; gain = 498.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 978.652 ; gain = 498.984
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Verilog/vivado/project_2/project_2.srcs/utils_1/imports/synth_1/tb_calculator.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 978.652 ; gain = 498.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 978.652 ; gain = 498.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 978.652 ; gain = 498.984
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port fnd_serial[31] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[30] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[29] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[28] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[27] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[26] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[25] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[24] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[23] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[22] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[21] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[20] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[19] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[18] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[17] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[16] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[15] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[14] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[13] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[12] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[11] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[10] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[9] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[8] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[7] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[6] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[5] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[4] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[3] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[2] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[1] in module segment_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port fnd_serial[0] in module segment_driver is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1164.000 ; gain = 684.332
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1164.906 ; gain = 685.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1164.906 ; gain = 685.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1164.906 ; gain = 685.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1164.906 ; gain = 685.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1164.906 ; gain = 685.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1164.906 ; gain = 685.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1164.906 ; gain = 685.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1164.906 ; gain = 685.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     8|
|4     |FDRE |     9|
|5     |IBUF |     1|
|6     |OBUF |    14|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    34|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1164.906 ; gain = 685.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 132 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1164.906 ; gain = 685.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1164.906 ; gain = 685.238
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1177.957 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1280.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 31a076dc
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 132 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1280.152 ; gain = 810.598
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Verilog/vivado/project_2/project_2.runs/synth_1/segment_driver.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file segment_driver_utilization_synth.rpt -pb segment_driver_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 07:25:41 2023...
