

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Tue Oct  3 19:41:55 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       W_Row_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  389382|  389382|  389382|  389382|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                                    |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Filter1_Loop_W_Row_Loop  |  389380|  389380|        11|          6|          1|  64896|    yes   |
        +------------------------------------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    509|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     371|    944|    -|
|Memory           |        4|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    302|    -|
|Register         |        -|      -|     470|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      6|     841|   1755|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_eOg_U1  |conv_1_fadd_32ns_eOg  |        0|      2|  177|  385|    0|
    |conv_1_fcmp_32ns_g8j_U3  |conv_1_fcmp_32ns_g8j  |        0|      0|   66|  239|    0|
    |conv_1_fmul_32ns_fYi_U2  |conv_1_fmul_32ns_fYi  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  371|  944|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_1_mac_muladdhbi_U4  |conv_1_mac_muladdhbi  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U         |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|    96|   32|     1|         3072|
    |conv_1_weights_1_0_U  |conv_1_conv_1_weicud  |        1|  0|   0|    0|    96|   32|     1|         3072|
    |conv_1_weights_2_0_U  |conv_1_conv_1_weidEe  |        1|  0|   0|    0|    96|   32|     1|         3072|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                      |        4|  0|   0|    0|   320|  128|     4|        10240|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_655_p2       |     +    |      0|  0|  12|          12|           1|
    |add_ln14_fu_641_p2       |     +    |      0|  0|  15|           8|           1|
    |add_ln26_2_fu_332_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln26_3_fu_424_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln26_4_fu_456_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln26_5_fu_474_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln26_6_fu_564_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln26_7_fu_613_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_8_fu_624_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_9_fu_635_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_fu_577_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln35_1_fu_710_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln8_fu_344_p2        |     +    |      0|  0|  23|          16|           1|
    |c_fu_326_p2              |     +    |      0|  0|  15|           5|           1|
    |f_fu_510_p2              |     +    |      0|  0|  15|           6|           1|
    |r_fu_350_p2              |     +    |      0|  0|  15|           5|           1|
    |wr_fu_681_p2             |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_fu_607_p2       |     -    |      0|  0|  13|          11|          11|
    |and_ln34_fu_762_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln35_1_fu_418_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln35_2_fu_504_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln35_fu_406_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_356_p2      |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln14_fu_412_p2      |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln18_1_fu_721_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln18_fu_400_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_1_fu_750_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_744_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_338_p2       |   icmp   |      0|  0|  13|          16|          11|
    |or_ln26_1_fu_522_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln26_fu_516_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln34_fu_756_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_1_fu_498_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_430_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_661_p3    |  select  |      0|  0|  12|           1|           1|
    |select_ln14_fu_647_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln26_1_fu_673_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln26_2_fu_536_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln26_fu_528_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln35_1_fu_370_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_2_fu_378_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln35_3_fu_386_p3  |  select  |      0|  0|   5|           1|           2|
    |select_ln35_4_fu_436_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln35_5_fu_444_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_6_fu_462_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_7_fu_480_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_fu_362_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_1_fu_492_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_fu_394_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 509|         244|         206|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_242_p4               |   9|          2|    5|         10|
    |ap_phi_mux_f_0_phi_fu_264_p4               |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten14_phi_fu_231_p4  |   9|          2|   12|         24|
    |ap_phi_mux_indvar_flatten47_phi_fu_209_p4  |   9|          2|   16|         32|
    |ap_phi_mux_indvar_flatten_phi_fu_253_p4    |   9|          2|    8|         16|
    |ap_phi_mux_r_0_phi_fu_220_p4               |   9|          2|    5|         10|
    |ap_phi_mux_w_sum_0_phi_fu_286_p4           |   9|          2|   32|         64|
    |ap_phi_mux_wr_0_phi_fu_275_p4              |   9|          2|    2|          4|
    |c_0_reg_238                                |   9|          2|    5|         10|
    |conv_input_address0                        |  15|          3|   10|         30|
    |f_0_reg_260                                |   9|          2|    6|         12|
    |grp_fu_294_p0                              |  21|          4|   32|        128|
    |grp_fu_294_p1                              |  27|          5|   32|        160|
    |grp_fu_298_p0                              |  21|          4|   32|        128|
    |grp_fu_298_p1                              |  21|          4|   32|        128|
    |indvar_flatten14_reg_227                   |   9|          2|   12|         24|
    |indvar_flatten47_reg_205                   |   9|          2|   16|         32|
    |indvar_flatten_reg_249                     |   9|          2|    8|         16|
    |r_0_reg_216                                |   9|          2|    5|         10|
    |w_sum_0_reg_282                            |   9|          2|   32|         64|
    |wr_0_reg_271                               |   9|          2|    2|          4|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 302|         63|  312|        929|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln26_9_reg_849              |  11|   0|   11|          0|
    |add_ln8_reg_790                 |  16|   0|   16|          0|
    |ap_CS_fsm                       |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |c_0_reg_238                     |   5|   0|    5|          0|
    |conv_1_bias_load_reg_925        |  32|   0|   32|          0|
    |conv_1_weights_1_0_l_reg_874    |  32|   0|   32|          0|
    |conv_1_weights_2_0_l_reg_884    |  32|   0|   32|          0|
    |conv_input_load_1_reg_879       |  32|   0|   32|          0|
    |conv_out_addr_reg_905           |  15|   0|   15|          0|
    |f_0_reg_260                     |   6|   0|    6|          0|
    |icmp_ln18_1_reg_910             |   1|   0|    1|          0|
    |icmp_ln8_reg_786                |   1|   0|    1|          0|
    |icmp_ln8_reg_786_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten14_reg_227        |  12|   0|   12|          0|
    |indvar_flatten47_reg_205        |  16|   0|   16|          0|
    |indvar_flatten_reg_249          |   8|   0|    8|          0|
    |or_ln26_1_reg_807               |   1|   0|    1|          0|
    |r_0_reg_216                     |   5|   0|    5|          0|
    |reg_311                         |  32|   0|   32|          0|
    |reg_316                         |  32|   0|   32|          0|
    |reg_321                         |  32|   0|   32|          0|
    |select_ln11_reg_859             |  12|   0|   12|          0|
    |select_ln14_reg_854             |   8|   0|    8|          0|
    |select_ln26_2_reg_817           |   6|   0|    6|          0|
    |select_ln26_reg_812             |   2|   0|    2|          0|
    |select_ln35_1_reg_795           |   5|   0|    5|          0|
    |select_ln35_5_reg_801           |   5|   0|    5|          0|
    |tmp_1_2_reg_894                 |  32|   0|   32|          0|
    |w_sum_0_reg_282                 |  32|   0|   32|          0|
    |w_sum_3_2_reg_919               |  32|   0|   32|          0|
    |wr_0_reg_271                    |   2|   0|    2|          0|
    |wr_reg_899                      |   2|   0|    2|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 470|   0|  470|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|conv_input_address0  | out |   10|  ap_memory |  conv_input  |     array    |
|conv_input_ce0       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q0        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_input_address1  | out |   10|  ap_memory |  conv_input  |     array    |
|conv_input_ce1       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q1        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_out_address0    | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0          | out |   32|  ap_memory |   conv_out   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 6, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 13 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %conv_input) nounwind, !map !7"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out) nounwind, !map !14"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [conv/conv_1.cpp:8]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 14.3>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten47 = phi i16 [ 0, %0 ], [ %add_ln8, %ifFalse ]" [conv/conv_1.cpp:8]   --->   Operation 18 'phi' 'indvar_flatten47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln35_1, %ifFalse ]" [conv/conv_1.cpp:35]   --->   Operation 19 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten14 = phi i12 [ 0, %0 ], [ %select_ln11, %ifFalse ]" [conv/conv_1.cpp:11]   --->   Operation 20 'phi' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln35_5, %ifFalse ]" [conv/conv_1.cpp:35]   --->   Operation 21 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln14, %ifFalse ]" [conv/conv_1.cpp:14]   --->   Operation 22 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %select_ln26_2, %ifFalse ]" [conv/conv_1.cpp:26]   --->   Operation 23 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %0 ], [ %wr, %ifFalse ]"   --->   Operation 24 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %0 ], [ %w_sum_3_2, %ifFalse ]" [conv/conv_1.cpp:26]   --->   Operation 25 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [conv/conv_1.cpp:26]   --->   Operation 26 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %c_0, 2" [conv/conv_1.cpp:26]   --->   Operation 27 'add' 'add_ln26_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.42ns)   --->   "%icmp_ln8 = icmp eq i16 %indvar_flatten47, -640" [conv/conv_1.cpp:8]   --->   Operation 28 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (2.07ns)   --->   "%add_ln8 = add i16 %indvar_flatten47, 1" [conv/conv_1.cpp:8]   --->   Operation 29 'add' 'add_ln8' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %2, label %W_Row_Loop" [conv/conv_1.cpp:8]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [conv/conv_1.cpp:8]   --->   Operation 31 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.99ns)   --->   "%icmp_ln11 = icmp eq i12 %indvar_flatten14, -1600" [conv/conv_1.cpp:11]   --->   Operation 32 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.21ns)   --->   "%select_ln35 = select i1 %icmp_ln11, i5 0, i5 %c_0" [conv/conv_1.cpp:35]   --->   Operation 33 'select' 'select_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.21ns)   --->   "%select_ln35_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [conv/conv_1.cpp:35]   --->   Operation 34 'select' 'select_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_8)   --->   "%select_ln35_2 = select i1 %icmp_ln11, i5 1, i5 %c" [conv/conv_1.cpp:35]   --->   Operation 35 'select' 'select_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_9)   --->   "%select_ln35_3 = select i1 %icmp_ln11, i5 2, i5 %add_ln26_2" [conv/conv_1.cpp:35]   --->   Operation 36 'select' 'select_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.97ns)   --->   "%xor_ln35 = xor i1 %icmp_ln11, true" [conv/conv_1.cpp:35]   --->   Operation 37 'xor' 'xor_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [conv/conv_1.cpp:18]   --->   Operation 38 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln8)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_2)   --->   "%and_ln35 = and i1 %icmp_ln18, %xor_ln35" [conv/conv_1.cpp:35]   --->   Operation 39 'and' 'and_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.55ns)   --->   "%icmp_ln14 = icmp eq i8 %indvar_flatten, 96" [conv/conv_1.cpp:14]   --->   Operation 40 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns)   --->   "%and_ln35_1 = and i1 %icmp_ln14, %xor_ln35" [conv/conv_1.cpp:35]   --->   Operation 41 'and' 'and_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.78ns)   --->   "%add_ln26_3 = add i5 %select_ln35, 1" [conv/conv_1.cpp:26]   --->   Operation 42 'add' 'add_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.97ns)   --->   "%or_ln35 = or i1 %and_ln35_1, %icmp_ln11" [conv/conv_1.cpp:35]   --->   Operation 43 'or' 'or_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.18ns)   --->   "%select_ln35_4 = select i1 %or_ln35, i6 0, i6 %f_0" [conv/conv_1.cpp:35]   --->   Operation 44 'select' 'select_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.21ns)   --->   "%select_ln35_5 = select i1 %and_ln35_1, i5 %add_ln26_3, i5 %select_ln35" [conv/conv_1.cpp:35]   --->   Operation 45 'select' 'select_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %select_ln35_5 to i11" [conv/conv_1.cpp:35]   --->   Operation 46 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.78ns)   --->   "%add_ln26_4 = add i5 %select_ln35, 2" [conv/conv_1.cpp:26]   --->   Operation 47 'add' 'add_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_8)   --->   "%select_ln35_6 = select i1 %and_ln35_1, i5 %add_ln26_4, i5 %select_ln35_2" [conv/conv_1.cpp:35]   --->   Operation 48 'select' 'select_ln35_6' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_8)   --->   "%zext_ln35_3 = zext i5 %select_ln35_6 to i11" [conv/conv_1.cpp:35]   --->   Operation 49 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.78ns)   --->   "%add_ln26_5 = add i5 %select_ln35, 3" [conv/conv_1.cpp:26]   --->   Operation 50 'add' 'add_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_9)   --->   "%select_ln35_7 = select i1 %and_ln35_1, i5 %add_ln26_5, i5 %select_ln35_3" [conv/conv_1.cpp:35]   --->   Operation 51 'select' 'select_ln35_7' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_9)   --->   "%zext_ln35_4 = zext i5 %select_ln35_7 to i11" [conv/conv_1.cpp:35]   --->   Operation 52 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_2)   --->   "%xor_ln35_1 = xor i1 %icmp_ln14, true" [conv/conv_1.cpp:35]   --->   Operation 53 'xor' 'xor_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_2)   --->   "%or_ln35_1 = or i1 %icmp_ln11, %xor_ln35_1" [conv/conv_1.cpp:35]   --->   Operation 54 'or' 'or_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_2 = and i1 %and_ln35, %or_ln35_1" [conv/conv_1.cpp:35]   --->   Operation 55 'and' 'and_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.82ns)   --->   "%f = add i6 %select_ln35_4, 1" [conv/conv_1.cpp:14]   --->   Operation 56 'add' 'f' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_1)   --->   "%or_ln26 = or i1 %and_ln35_2, %and_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 57 'or' 'or_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln26_1 = or i1 %or_ln26, %icmp_ln11" [conv/conv_1.cpp:26]   --->   Operation 58 'or' 'or_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.99ns)   --->   "%select_ln26 = select i1 %or_ln26_1, i2 0, i2 %wr_0" [conv/conv_1.cpp:26]   --->   Operation 59 'select' 'select_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.18ns)   --->   "%select_ln26_2 = select i1 %and_ln35_2, i6 %f, i6 %select_ln35_4" [conv/conv_1.cpp:26]   --->   Operation 60 'select' 'select_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i6 %select_ln26_2 to i8" [conv/conv_1.cpp:26]   --->   Operation 61 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %select_ln26 to i5" [conv/conv_1.cpp:18]   --->   Operation 62 'zext' 'zext_ln18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %select_ln26, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 63 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i7 %tmp_3 to i8" [conv/conv_1.cpp:26]   --->   Operation 64 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.87ns)   --->   "%add_ln26_6 = add i8 %zext_ln26_1, %zext_ln26_4" [conv/conv_1.cpp:26]   --->   Operation 65 'add' 'add_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i8 %add_ln26_6 to i64" [conv/conv_1.cpp:26]   --->   Operation 66 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%conv_1_weights_0_0_a = getelementptr [96 x float]* @conv_1_weights_0_0, i64 0, i64 %zext_ln26_5" [conv/conv_1.cpp:26]   --->   Operation 67 'getelementptr' 'conv_1_weights_0_0_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%conv_1_weights_1_0_a = getelementptr [96 x float]* @conv_1_weights_1_0, i64 0, i64 %zext_ln26_5" [conv/conv_1.cpp:26]   --->   Operation 68 'getelementptr' 'conv_1_weights_1_0_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%conv_1_weights_2_0_a = getelementptr [96 x float]* @conv_1_weights_2_0, i64 0, i64 %zext_ln26_5" [conv/conv_1.cpp:26]   --->   Operation 69 'getelementptr' 'conv_1_weights_2_0_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %select_ln35_1, %zext_ln18" [conv/conv_1.cpp:26]   --->   Operation 70 'add' 'add_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_6 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 71 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i10 %tmp_6 to i11" [conv/conv_1.cpp:26]   --->   Operation 72 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 73 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i7 %tmp_7 to i11" [conv/conv_1.cpp:26]   --->   Operation 74 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i11 %zext_ln26_6, %zext_ln26_7" [conv/conv_1.cpp:26]   --->   Operation 75 'sub' 'sub_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.63ns)   --->   "%add_ln26_7 = add i11 %zext_ln35_1, %sub_ln26" [conv/conv_1.cpp:26]   --->   Operation 76 'add' 'add_ln26_7' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i11 %add_ln26_7 to i64" [conv/conv_1.cpp:26]   --->   Operation 77 'sext' 'sext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%conv_input_addr = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26" [conv/conv_1.cpp:26]   --->   Operation 78 'getelementptr' 'conv_input_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln26_8 = add i11 %zext_ln35_3, %sub_ln26" [conv/conv_1.cpp:26]   --->   Operation 79 'add' 'add_ln26_8' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i11 %add_ln26_8 to i64" [conv/conv_1.cpp:26]   --->   Operation 80 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%conv_input_addr_1 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_1" [conv/conv_1.cpp:26]   --->   Operation 81 'getelementptr' 'conv_input_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln26_9 = add i11 %zext_ln35_4, %sub_ln26" [conv/conv_1.cpp:26]   --->   Operation 82 'add' 'add_ln26_9' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [2/2] (3.25ns)   --->   "%conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 83 'load' 'conv_1_weights_0_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 84 [2/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 84 'load' 'conv_input_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_2 : Operation 85 [2/2] (3.25ns)   --->   "%conv_1_weights_1_0_l = load float* %conv_1_weights_1_0_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 85 'load' 'conv_1_weights_1_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 86 [2/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 86 'load' 'conv_input_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_2 : Operation 87 [2/2] (3.25ns)   --->   "%conv_1_weights_2_0_l = load float* %conv_1_weights_2_0_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 87 'load' 'conv_1_weights_2_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 88 [1/1] (1.91ns)   --->   "%add_ln14 = add i8 %indvar_flatten, 1" [conv/conv_1.cpp:14]   --->   Operation 88 'add' 'add_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (1.24ns)   --->   "%select_ln14 = select i1 %or_ln35, i8 1, i8 %add_ln14" [conv/conv_1.cpp:14]   --->   Operation 89 'select' 'select_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.54ns)   --->   "%add_ln11 = add i12 %indvar_flatten14, 1" [conv/conv_1.cpp:11]   --->   Operation 90 'add' 'add_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.69ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i12 1, i12 %add_ln11" [conv/conv_1.cpp:11]   --->   Operation 91 'select' 'select_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 92 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 15.6>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i11 %add_ln26_9 to i64" [conv/conv_1.cpp:26]   --->   Operation 93 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%conv_input_addr_2 = getelementptr [784 x float]* %conv_input, i64 0, i64 %zext_ln26_8" [conv/conv_1.cpp:26]   --->   Operation 94 'getelementptr' 'conv_input_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 95 [1/2] (3.25ns)   --->   "%conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 95 'load' 'conv_1_weights_0_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 96 [1/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 96 'load' 'conv_input_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 97 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_0_l, %conv_input_load" [conv/conv_1.cpp:26]   --->   Operation 97 'fmul' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/2] (3.25ns)   --->   "%conv_1_weights_1_0_l = load float* %conv_1_weights_1_0_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 98 'load' 'conv_1_weights_1_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 99 [1/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 99 'load' 'conv_input_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 100 [1/2] (3.25ns)   --->   "%conv_1_weights_2_0_l = load float* %conv_1_weights_2_0_a, align 4" [conv/conv_1.cpp:26]   --->   Operation 100 'load' 'conv_1_weights_2_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 101 [2/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 101 'load' 'conv_input_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 4 <SV = 3> <Delay = 34.9>
ST_4 : Operation 102 [1/1] (0.69ns)   --->   "%select_ln26_1 = select i1 %or_ln26_1, float 0.000000e+00, float %w_sum_0" [conv/conv_1.cpp:26]   --->   Operation 102 'select' 'select_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_0_l, %conv_input_load" [conv/conv_1.cpp:26]   --->   Operation 103 'fmul' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %select_ln26_1, %tmp_s" [conv/conv_1.cpp:26]   --->   Operation 104 'fadd' 'w_sum_3' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_0_l, %conv_input_load_1" [conv/conv_1.cpp:26]   --->   Operation 105 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 106 'load' 'conv_input_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 5 <SV = 4> <Delay = 22.5>
ST_5 : Operation 107 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %select_ln26_1, %tmp_s" [conv/conv_1.cpp:26]   --->   Operation 107 'fadd' 'w_sum_3' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_0_l, %conv_input_load_1" [conv/conv_1.cpp:26]   --->   Operation 108 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_0_l, %conv_input_load_2" [conv/conv_1.cpp:26]   --->   Operation 109 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 22.5>
ST_6 : Operation 110 [2/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3, %tmp_1_1" [conv/conv_1.cpp:26]   --->   Operation 110 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_0_l, %conv_input_load_2" [conv/conv_1.cpp:26]   --->   Operation 111 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 22.5>
ST_7 : Operation 112 [1/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3, %tmp_1_1" [conv/conv_1.cpp:26]   --->   Operation 112 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (1.56ns)   --->   "%wr = add i2 %select_ln26, 1" [conv/conv_1.cpp:18]   --->   Operation 113 'add' 'wr' <Predicate = (!icmp_ln8)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 22.5>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %select_ln35_1 to i10" [conv/conv_1.cpp:35]   --->   Operation 114 'zext' 'zext_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (3.36ns) (grouped into DSP with root node add_ln35)   --->   "%mul_ln35 = mul i10 %zext_ln35, 26" [conv/conv_1.cpp:35]   --->   Operation 115 'mul' 'mul_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %select_ln35_5 to i10" [conv/conv_1.cpp:35]   --->   Operation 116 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35 = add i10 %zext_ln35_2, %mul_ln35" [conv/conv_1.cpp:35]   --->   Operation 117 'add' 'add_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_1 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 118 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i15 %tmp_1 to i16" [conv/conv_1.cpp:26]   --->   Operation 119 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i6 %select_ln26_2 to i16" [conv/conv_1.cpp:26]   --->   Operation 120 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i6 %select_ln26_2 to i64" [conv/conv_1.cpp:26]   --->   Operation 121 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (1.94ns)   --->   "%add_ln35_1 = add i16 %zext_ln26_2, %zext_ln26" [conv/conv_1.cpp:35]   --->   Operation 122 'add' 'add_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i16 %add_ln35_1 to i64" [conv/conv_1.cpp:35]   --->   Operation 123 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_5" [conv/conv_1.cpp:35]   --->   Operation 124 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 125 [2/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1, %tmp_1_2" [conv/conv_1.cpp:26]   --->   Operation 125 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.95ns)   --->   "%icmp_ln18_1 = icmp eq i2 %wr, -1" [conv/conv_1.cpp:18]   --->   Operation 126 'icmp' 'icmp_ln18_1' <Predicate = (!icmp_ln8)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_1, label %ifTrue, label %ifFalse" [conv/conv_1.cpp:18]   --->   Operation 127 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_3" [conv/conv_1.cpp:31]   --->   Operation 128 'getelementptr' 'conv_1_bias_addr' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_8 : Operation 129 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv/conv_1.cpp:31]   --->   Operation 129 'load' 'conv_1_bias_load' <Predicate = (icmp_ln18_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>

State 9 <SV = 8> <Delay = 22.5>
ST_9 : Operation 130 [1/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1, %tmp_1_2" [conv/conv_1.cpp:26]   --->   Operation 130 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv/conv_1.cpp:31]   --->   Operation 131 'load' 'conv_1_bias_load' <Predicate = (icmp_ln18_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>

State 10 <SV = 9> <Delay = 0.00>

State 11 <SV = 10> <Delay = 22.5>
ST_11 : Operation 132 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_3_2, %conv_1_bias_load" [conv/conv_1.cpp:31]   --->   Operation 132 'fadd' 'w_sum' <Predicate = (icmp_ln18_1)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 33.5>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @Row_Loop_Filter1_Loo)"   --->   Operation 133 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64896, i64 64896, i64 64896) nounwind"   --->   Operation 134 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 135 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @Filter1_Loop_W_Row_L)"   --->   Operation 136 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:19]   --->   Operation 137 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:19]   --->   Operation 138 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:20]   --->   Operation 139 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_4) nounwind" [conv/conv_1.cpp:30]   --->   Operation 140 'specregionend' 'empty_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 141 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_3_2, %conv_1_bias_load" [conv/conv_1.cpp:31]   --->   Operation 141 'fadd' 'w_sum' <Predicate = (icmp_ln18_1)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv/conv_1.cpp:34]   --->   Operation 142 'bitcast' 'bitcast_ln34' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 143 'partselect' 'tmp' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv_1.cpp:34]   --->   Operation 144 'trunc' 'trunc_ln34' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv/conv_1.cpp:34]   --->   Operation 145 'icmp' 'icmp_ln34' <Predicate = (icmp_ln18_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv_1.cpp:34]   --->   Operation 146 'icmp' 'icmp_ln34_1' <Predicate = (icmp_ln18_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv_1.cpp:34]   --->   Operation 147 'or' 'or_ln34' <Predicate = (icmp_ln18_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (6.78ns)   --->   "%tmp_5 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 148 'fcmp' 'tmp_5' <Predicate = (icmp_ln18_1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_5" [conv/conv_1.cpp:34]   --->   Operation 149 'and' 'and_ln34' <Predicate = (icmp_ln18_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 150 'select' 'w_sum_1' <Predicate = (icmp_ln18_1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv/conv_1.cpp:35]   --->   Operation 151 'store' <Predicate = (icmp_ln18_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 152 'br' <Predicate = (icmp_ln18_1)> <Delay = 0.00>

State 13 <SV = 2> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "ret void" [conv/conv_1.cpp:42]   --->   Operation 153 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000]
br_ln8               (br               ) [ 01111111111110]
indvar_flatten47     (phi              ) [ 00111111111110]
r_0                  (phi              ) [ 00111111111110]
indvar_flatten14     (phi              ) [ 00111111111110]
c_0                  (phi              ) [ 00111111111110]
indvar_flatten       (phi              ) [ 00111111111110]
f_0                  (phi              ) [ 00111111111110]
wr_0                 (phi              ) [ 00111110111110]
w_sum_0              (phi              ) [ 00111110001110]
c                    (add              ) [ 00000000000000]
add_ln26_2           (add              ) [ 00000000000000]
icmp_ln8             (icmp             ) [ 00111111111110]
add_ln8              (add              ) [ 01111111111110]
br_ln8               (br               ) [ 00000000000000]
r                    (add              ) [ 00000000000000]
icmp_ln11            (icmp             ) [ 00000000000000]
select_ln35          (select           ) [ 00000000000000]
select_ln35_1        (select           ) [ 01111111111110]
select_ln35_2        (select           ) [ 00000000000000]
select_ln35_3        (select           ) [ 00000000000000]
xor_ln35             (xor              ) [ 00000000000000]
icmp_ln18            (icmp             ) [ 00000000000000]
and_ln35             (and              ) [ 00000000000000]
icmp_ln14            (icmp             ) [ 00000000000000]
and_ln35_1           (and              ) [ 00000000000000]
add_ln26_3           (add              ) [ 00000000000000]
or_ln35              (or               ) [ 00000000000000]
select_ln35_4        (select           ) [ 00000000000000]
select_ln35_5        (select           ) [ 01111111111110]
zext_ln35_1          (zext             ) [ 00000000000000]
add_ln26_4           (add              ) [ 00000000000000]
select_ln35_6        (select           ) [ 00000000000000]
zext_ln35_3          (zext             ) [ 00000000000000]
add_ln26_5           (add              ) [ 00000000000000]
select_ln35_7        (select           ) [ 00000000000000]
zext_ln35_4          (zext             ) [ 00000000000000]
xor_ln35_1           (xor              ) [ 00000000000000]
or_ln35_1            (or               ) [ 00000000000000]
and_ln35_2           (and              ) [ 00000000000000]
f                    (add              ) [ 00000000000000]
or_ln26              (or               ) [ 00000000000000]
or_ln26_1            (or               ) [ 00011000000000]
select_ln26          (select           ) [ 00011111000000]
select_ln26_2        (select           ) [ 01111111111110]
zext_ln26_1          (zext             ) [ 00000000000000]
zext_ln18            (zext             ) [ 00000000000000]
tmp_3                (bitconcatenate   ) [ 00000000000000]
zext_ln26_4          (zext             ) [ 00000000000000]
add_ln26_6           (add              ) [ 00000000000000]
zext_ln26_5          (zext             ) [ 00000000000000]
conv_1_weights_0_0_a (getelementptr    ) [ 00010000000000]
conv_1_weights_1_0_a (getelementptr    ) [ 00010000000000]
conv_1_weights_2_0_a (getelementptr    ) [ 00010000000000]
add_ln26             (add              ) [ 00000000000000]
tmp_6                (bitconcatenate   ) [ 00000000000000]
zext_ln26_6          (zext             ) [ 00000000000000]
tmp_7                (bitconcatenate   ) [ 00000000000000]
zext_ln26_7          (zext             ) [ 00000000000000]
sub_ln26             (sub              ) [ 00000000000000]
add_ln26_7           (add              ) [ 00000000000000]
sext_ln26            (sext             ) [ 00000000000000]
conv_input_addr      (getelementptr    ) [ 00010000000000]
add_ln26_8           (add              ) [ 00000000000000]
sext_ln26_1          (sext             ) [ 00000000000000]
conv_input_addr_1    (getelementptr    ) [ 00010000000000]
add_ln26_9           (add              ) [ 00010000000000]
add_ln14             (add              ) [ 00000000000000]
select_ln14          (select           ) [ 01111111111110]
add_ln11             (add              ) [ 00000000000000]
select_ln11          (select           ) [ 01111111111110]
br_ln0               (br               ) [ 01111111111110]
zext_ln26_8          (zext             ) [ 00000000000000]
conv_input_addr_2    (getelementptr    ) [ 00001000000000]
conv_1_weights_0_0_l (load             ) [ 00001000000000]
conv_input_load      (load             ) [ 00001000000000]
conv_1_weights_1_0_l (load             ) [ 00001100000000]
conv_input_load_1    (load             ) [ 00001100000000]
conv_1_weights_2_0_l (load             ) [ 00001110000000]
select_ln26_1        (select           ) [ 00000100000000]
tmp_s                (fmul             ) [ 00000100000000]
conv_input_load_2    (load             ) [ 00000110000000]
w_sum_3              (fadd             ) [ 00000011000000]
tmp_1_1              (fmul             ) [ 00000011000000]
tmp_1_2              (fmul             ) [ 00110001110000]
w_sum_3_1            (fadd             ) [ 00110000110000]
wr                   (add              ) [ 01111110111110]
zext_ln35            (zext             ) [ 00000000000000]
mul_ln35             (mul              ) [ 00000000000000]
zext_ln35_2          (zext             ) [ 00000000000000]
add_ln35             (add              ) [ 00000000000000]
tmp_1                (bitconcatenate   ) [ 00000000000000]
zext_ln26            (zext             ) [ 00000000000000]
zext_ln26_2          (zext             ) [ 00000000000000]
zext_ln26_3          (zext             ) [ 00000000000000]
add_ln35_1           (add              ) [ 00000000000000]
zext_ln35_5          (zext             ) [ 00000000000000]
conv_out_addr        (getelementptr    ) [ 00011110011110]
icmp_ln18_1          (icmp             ) [ 00111111111110]
br_ln18              (br               ) [ 00000000000000]
conv_1_bias_addr     (getelementptr    ) [ 00010000010000]
w_sum_3_2            (fadd             ) [ 01101110001110]
conv_1_bias_load     (load             ) [ 00001110001110]
specloopname_ln0     (specloopname     ) [ 00000000000000]
empty                (speclooptripcount) [ 00000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000]
specloopname_ln19    (specloopname     ) [ 00000000000000]
tmp_4                (specregionbegin  ) [ 00000000000000]
specpipeline_ln20    (specpipeline     ) [ 00000000000000]
empty_4              (specregionend    ) [ 00000000000000]
w_sum                (fadd             ) [ 00000000000000]
bitcast_ln34         (bitcast          ) [ 00000000000000]
tmp                  (partselect       ) [ 00000000000000]
trunc_ln34           (trunc            ) [ 00000000000000]
icmp_ln34            (icmp             ) [ 00000000000000]
icmp_ln34_1          (icmp             ) [ 00000000000000]
or_ln34              (or               ) [ 00000000000000]
tmp_5                (fcmp             ) [ 00000000000000]
and_ln34             (and              ) [ 00000000000000]
w_sum_1              (select           ) [ 00000000000000]
store_ln35           (store            ) [ 00000000000000]
br_ln0               (br               ) [ 00000000000000]
ret_ln42             (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_input"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_weights_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_weights_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_1_weights_2_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter1_Loop_W_Row_L"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="conv_1_weights_0_0_a_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="8" slack="0"/>
<pin id="112" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_0_a/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="conv_1_weights_1_0_a_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="8" slack="0"/>
<pin id="119" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_1_0_a/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="conv_1_weights_2_0_a_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="8" slack="0"/>
<pin id="126" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_2_0_a/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="conv_input_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="11" slack="0"/>
<pin id="133" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="conv_input_addr_1_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="11" slack="0"/>
<pin id="140" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_1/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_0_l/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="0"/>
<pin id="161" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="162" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="0"/>
<pin id="164" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_input_load/2 conv_input_load_1/2 conv_input_load_2/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_1_0_l/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_2_0_l/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="conv_input_addr_2_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="11" slack="0"/>
<pin id="176" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_2/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="conv_out_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="16" slack="0"/>
<pin id="184" dir="1" index="3" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/8 "/>
</bind>
</comp>

<comp id="187" class="1004" name="conv_1_bias_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="6" slack="0"/>
<pin id="191" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/8 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/8 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln35_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="15" slack="4"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/12 "/>
</bind>
</comp>

<comp id="205" class="1005" name="indvar_flatten47_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="1"/>
<pin id="207" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten47 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="indvar_flatten47_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="16" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten47/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="r_0_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="1"/>
<pin id="218" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="r_0_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="5" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="indvar_flatten14_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="12" slack="1"/>
<pin id="229" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten14 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="indvar_flatten14_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="12" slack="0"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten14/2 "/>
</bind>
</comp>

<comp id="238" class="1005" name="c_0_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="1"/>
<pin id="240" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="c_0_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="249" class="1005" name="indvar_flatten_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="1"/>
<pin id="251" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="indvar_flatten_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="8" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="260" class="1005" name="f_0_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="1"/>
<pin id="262" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="f_0_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="6" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="271" class="1005" name="wr_0_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="1"/>
<pin id="273" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="wr_0_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="2" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/2 "/>
</bind>
</comp>

<comp id="282" class="1005" name="w_sum_0_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="w_sum_0_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="32" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/4 w_sum_3_1/6 w_sum_3_2/8 w_sum/11 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/3 tmp_1_1/4 tmp_1_2/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_5_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/12 "/>
</bind>
</comp>

<comp id="311" class="1005" name="reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_load conv_input_load_2 "/>
</bind>
</comp>

<comp id="316" class="1005" name="reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_1 "/>
</bind>
</comp>

<comp id="321" class="1005" name="reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 w_sum_3_1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="c_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln26_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="3" slack="0"/>
<pin id="335" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln8_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln8_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="r_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln11_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="12" slack="0"/>
<pin id="358" dir="0" index="1" bw="12" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="select_ln35_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="5" slack="0"/>
<pin id="365" dir="0" index="2" bw="5" slack="0"/>
<pin id="366" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="select_ln35_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="5" slack="0"/>
<pin id="373" dir="0" index="2" bw="5" slack="0"/>
<pin id="374" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="select_ln35_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="5" slack="0"/>
<pin id="381" dir="0" index="2" bw="5" slack="0"/>
<pin id="382" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_2/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="select_ln35_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="5" slack="0"/>
<pin id="389" dir="0" index="2" bw="5" slack="0"/>
<pin id="390" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_3/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="xor_ln35_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln18_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="0"/>
<pin id="402" dir="0" index="1" bw="2" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="and_ln35_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln14_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="0" index="1" bw="8" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="and_ln35_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_1/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln26_3_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="or_ln35_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="select_ln35_4_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="6" slack="0"/>
<pin id="439" dir="0" index="2" bw="6" slack="0"/>
<pin id="440" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_4/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="select_ln35_5_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="5" slack="0"/>
<pin id="447" dir="0" index="2" bw="5" slack="0"/>
<pin id="448" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_5/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln35_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="0"/>
<pin id="454" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln26_4_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="0"/>
<pin id="458" dir="0" index="1" bw="3" slack="0"/>
<pin id="459" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="select_ln35_6_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="5" slack="0"/>
<pin id="465" dir="0" index="2" bw="5" slack="0"/>
<pin id="466" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_6/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln35_3_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="0"/>
<pin id="472" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln26_5_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="0"/>
<pin id="476" dir="0" index="1" bw="3" slack="0"/>
<pin id="477" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="select_ln35_7_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="5" slack="0"/>
<pin id="483" dir="0" index="2" bw="5" slack="0"/>
<pin id="484" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_7/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln35_4_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="0"/>
<pin id="490" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="xor_ln35_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35_1/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="or_ln35_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_1/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="and_ln35_2_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_2/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="f_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="or_ln26_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="or_ln26_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_1/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="select_ln26_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="2" slack="0"/>
<pin id="531" dir="0" index="2" bw="2" slack="0"/>
<pin id="532" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="select_ln26_2_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="6" slack="0"/>
<pin id="539" dir="0" index="2" bw="6" slack="0"/>
<pin id="540" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_2/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln26_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="6" slack="0"/>
<pin id="546" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln18_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="0"/>
<pin id="550" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_3_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="0"/>
<pin id="554" dir="0" index="1" bw="2" slack="0"/>
<pin id="555" dir="0" index="2" bw="1" slack="0"/>
<pin id="556" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln26_4_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="7" slack="0"/>
<pin id="562" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln26_6_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="6" slack="0"/>
<pin id="566" dir="0" index="1" bw="7" slack="0"/>
<pin id="567" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln26_5_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="add_ln26_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="0"/>
<pin id="579" dir="0" index="1" bw="2" slack="0"/>
<pin id="580" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_6_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="10" slack="0"/>
<pin id="585" dir="0" index="1" bw="5" slack="0"/>
<pin id="586" dir="0" index="2" bw="1" slack="0"/>
<pin id="587" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln26_6_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="10" slack="0"/>
<pin id="593" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_7_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="7" slack="0"/>
<pin id="597" dir="0" index="1" bw="5" slack="0"/>
<pin id="598" dir="0" index="2" bw="1" slack="0"/>
<pin id="599" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="zext_ln26_7_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="7" slack="0"/>
<pin id="605" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="sub_ln26_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="10" slack="0"/>
<pin id="609" dir="0" index="1" bw="7" slack="0"/>
<pin id="610" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln26_7_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="5" slack="0"/>
<pin id="615" dir="0" index="1" bw="11" slack="0"/>
<pin id="616" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_7/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="sext_ln26_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="11" slack="0"/>
<pin id="621" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln26_8_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="0"/>
<pin id="626" dir="0" index="1" bw="11" slack="0"/>
<pin id="627" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_8/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sext_ln26_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="11" slack="0"/>
<pin id="632" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="add_ln26_9_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="5" slack="0"/>
<pin id="637" dir="0" index="1" bw="11" slack="0"/>
<pin id="638" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_9/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="add_ln14_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="select_ln14_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="8" slack="0"/>
<pin id="650" dir="0" index="2" bw="8" slack="0"/>
<pin id="651" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="add_ln11_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="12" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="select_ln11_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="12" slack="0"/>
<pin id="664" dir="0" index="2" bw="12" slack="0"/>
<pin id="665" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/2 "/>
</bind>
</comp>

<comp id="669" class="1004" name="zext_ln26_8_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="11" slack="1"/>
<pin id="671" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="select_ln26_1_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="2"/>
<pin id="675" dir="0" index="1" bw="32" slack="0"/>
<pin id="676" dir="0" index="2" bw="32" slack="2"/>
<pin id="677" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="wr_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="2" slack="5"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/7 "/>
</bind>
</comp>

<comp id="686" class="1004" name="zext_ln35_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="5" slack="6"/>
<pin id="688" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/8 "/>
</bind>
</comp>

<comp id="689" class="1004" name="zext_ln35_2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="5" slack="6"/>
<pin id="691" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/8 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="15" slack="0"/>
<pin id="694" dir="0" index="1" bw="10" slack="0"/>
<pin id="695" dir="0" index="2" bw="1" slack="0"/>
<pin id="696" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln26_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="15" slack="0"/>
<pin id="701" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/8 "/>
</bind>
</comp>

<comp id="703" class="1004" name="zext_ln26_2_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="6" slack="6"/>
<pin id="705" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/8 "/>
</bind>
</comp>

<comp id="706" class="1004" name="zext_ln26_3_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="6" slack="6"/>
<pin id="708" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/8 "/>
</bind>
</comp>

<comp id="710" class="1004" name="add_ln35_1_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="6" slack="0"/>
<pin id="712" dir="0" index="1" bw="15" slack="0"/>
<pin id="713" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/8 "/>
</bind>
</comp>

<comp id="716" class="1004" name="zext_ln35_5_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="16" slack="0"/>
<pin id="718" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_5/8 "/>
</bind>
</comp>

<comp id="721" class="1004" name="icmp_ln18_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="2" slack="1"/>
<pin id="723" dir="0" index="1" bw="2" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_1/8 "/>
</bind>
</comp>

<comp id="726" class="1004" name="bitcast_ln34_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="0"/>
<pin id="728" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/12 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="0"/>
<pin id="732" dir="0" index="1" bw="32" slack="0"/>
<pin id="733" dir="0" index="2" bw="6" slack="0"/>
<pin id="734" dir="0" index="3" bw="6" slack="0"/>
<pin id="735" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="740" class="1004" name="trunc_ln34_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="0"/>
<pin id="742" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/12 "/>
</bind>
</comp>

<comp id="744" class="1004" name="icmp_ln34_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="0"/>
<pin id="746" dir="0" index="1" bw="8" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/12 "/>
</bind>
</comp>

<comp id="750" class="1004" name="icmp_ln34_1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="23" slack="0"/>
<pin id="752" dir="0" index="1" bw="23" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/12 "/>
</bind>
</comp>

<comp id="756" class="1004" name="or_ln34_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/12 "/>
</bind>
</comp>

<comp id="762" class="1004" name="and_ln34_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/12 "/>
</bind>
</comp>

<comp id="768" class="1004" name="w_sum_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="32" slack="0"/>
<pin id="771" dir="0" index="2" bw="32" slack="0"/>
<pin id="772" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/12 "/>
</bind>
</comp>

<comp id="777" class="1007" name="grp_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="5" slack="0"/>
<pin id="779" dir="0" index="1" bw="10" slack="0"/>
<pin id="780" dir="0" index="2" bw="5" slack="0"/>
<pin id="781" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln35/8 add_ln35/8 "/>
</bind>
</comp>

<comp id="786" class="1005" name="icmp_ln8_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="1"/>
<pin id="788" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="790" class="1005" name="add_ln8_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="16" slack="0"/>
<pin id="792" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="795" class="1005" name="select_ln35_1_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="5" slack="0"/>
<pin id="797" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_1 "/>
</bind>
</comp>

<comp id="801" class="1005" name="select_ln35_5_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="5" slack="0"/>
<pin id="803" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_5 "/>
</bind>
</comp>

<comp id="807" class="1005" name="or_ln26_1_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="2"/>
<pin id="809" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln26_1 "/>
</bind>
</comp>

<comp id="812" class="1005" name="select_ln26_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="2" slack="5"/>
<pin id="814" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="select_ln26 "/>
</bind>
</comp>

<comp id="817" class="1005" name="select_ln26_2_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="6" slack="0"/>
<pin id="819" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln26_2 "/>
</bind>
</comp>

<comp id="824" class="1005" name="conv_1_weights_0_0_a_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="7" slack="1"/>
<pin id="826" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_0_a "/>
</bind>
</comp>

<comp id="829" class="1005" name="conv_1_weights_1_0_a_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="7" slack="1"/>
<pin id="831" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_0_a "/>
</bind>
</comp>

<comp id="834" class="1005" name="conv_1_weights_2_0_a_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="7" slack="1"/>
<pin id="836" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_0_a "/>
</bind>
</comp>

<comp id="839" class="1005" name="conv_input_addr_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="10" slack="1"/>
<pin id="841" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr "/>
</bind>
</comp>

<comp id="844" class="1005" name="conv_input_addr_1_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="10" slack="1"/>
<pin id="846" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_1 "/>
</bind>
</comp>

<comp id="849" class="1005" name="add_ln26_9_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="11" slack="1"/>
<pin id="851" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_9 "/>
</bind>
</comp>

<comp id="854" class="1005" name="select_ln14_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="0"/>
<pin id="856" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln14 "/>
</bind>
</comp>

<comp id="859" class="1005" name="select_ln11_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="12" slack="0"/>
<pin id="861" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="864" class="1005" name="conv_input_addr_2_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="10" slack="1"/>
<pin id="866" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_2 "/>
</bind>
</comp>

<comp id="869" class="1005" name="conv_1_weights_0_0_l_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="1"/>
<pin id="871" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_0_l "/>
</bind>
</comp>

<comp id="874" class="1005" name="conv_1_weights_1_0_l_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="1"/>
<pin id="876" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_0_l "/>
</bind>
</comp>

<comp id="879" class="1005" name="conv_input_load_1_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_load_1 "/>
</bind>
</comp>

<comp id="884" class="1005" name="conv_1_weights_2_0_l_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="2"/>
<pin id="886" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_0_l "/>
</bind>
</comp>

<comp id="889" class="1005" name="select_ln26_1_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="1"/>
<pin id="891" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26_1 "/>
</bind>
</comp>

<comp id="894" class="1005" name="tmp_1_2_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="2"/>
<pin id="896" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_2 "/>
</bind>
</comp>

<comp id="899" class="1005" name="wr_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="2" slack="1"/>
<pin id="901" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="905" class="1005" name="conv_out_addr_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="15" slack="4"/>
<pin id="907" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="910" class="1005" name="icmp_ln18_1_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="1"/>
<pin id="912" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18_1 "/>
</bind>
</comp>

<comp id="914" class="1005" name="conv_1_bias_addr_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="5" slack="1"/>
<pin id="916" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="919" class="1005" name="w_sum_3_2_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="1"/>
<pin id="921" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_2 "/>
</bind>
</comp>

<comp id="925" class="1005" name="conv_1_bias_load_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="2"/>
<pin id="927" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="54" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="54" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="54" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="54" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="54" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="108" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="129" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="115" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="136" pin="3"/><net_sink comp="149" pin=2"/></net>

<net id="171"><net_src comp="122" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="54" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="54" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="4" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="208"><net_src comp="18" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="22" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="24" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="26" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="28" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="30" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="286" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="302"><net_src comp="298" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="143" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="149" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="294" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="30" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="149" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="319"><net_src comp="298" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="324"><net_src comp="294" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="330"><net_src comp="242" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="32" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="242" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="34" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="209" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="209" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="38" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="220" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="32" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="231" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="40" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="20" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="242" pin="4"/><net_sink comp="362" pin=2"/></net>

<net id="375"><net_src comp="356" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="350" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="220" pin="4"/><net_sink comp="370" pin=2"/></net>

<net id="383"><net_src comp="356" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="32" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="326" pin="2"/><net_sink comp="378" pin=2"/></net>

<net id="391"><net_src comp="356" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="34" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="332" pin="2"/><net_sink comp="386" pin=2"/></net>

<net id="398"><net_src comp="356" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="42" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="275" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="44" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="394" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="253" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="46" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="394" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="362" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="32" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="418" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="356" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="26" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="264" pin="4"/><net_sink comp="436" pin=2"/></net>

<net id="449"><net_src comp="418" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="424" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="362" pin="3"/><net_sink comp="444" pin=2"/></net>

<net id="455"><net_src comp="444" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="362" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="34" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="467"><net_src comp="418" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="456" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="378" pin="3"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="462" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="362" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="48" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="418" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="474" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="386" pin="3"/><net_sink comp="480" pin=2"/></net>

<net id="491"><net_src comp="480" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="412" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="42" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="356" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="492" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="406" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="498" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="436" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="50" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="504" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="418" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="356" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="533"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="28" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="275" pin="4"/><net_sink comp="528" pin=2"/></net>

<net id="541"><net_src comp="504" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="510" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="436" pin="3"/><net_sink comp="536" pin=2"/></net>

<net id="547"><net_src comp="536" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="528" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="52" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="528" pin="3"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="20" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="552" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="544" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="560" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="576"><net_src comp="570" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="581"><net_src comp="370" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="548" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="588"><net_src comp="56" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="577" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="20" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="594"><net_src comp="583" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="58" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="577" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="28" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="606"><net_src comp="595" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="611"><net_src comp="591" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="603" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="452" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="607" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="613" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="628"><net_src comp="470" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="607" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="624" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="639"><net_src comp="488" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="607" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="253" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="60" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="652"><net_src comp="430" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="60" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="641" pin="2"/><net_sink comp="647" pin=2"/></net>

<net id="659"><net_src comp="231" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="62" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="666"><net_src comp="356" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="62" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="655" pin="2"/><net_sink comp="661" pin=2"/></net>

<net id="672"><net_src comp="669" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="678"><net_src comp="30" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="679"><net_src comp="282" pin="1"/><net_sink comp="673" pin=2"/></net>

<net id="680"><net_src comp="673" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="685"><net_src comp="64" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="697"><net_src comp="68" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="20" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="702"><net_src comp="692" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="709"><net_src comp="706" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="714"><net_src comp="703" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="699" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="719"><net_src comp="710" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="725"><net_src comp="44" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="294" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="736"><net_src comp="98" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="726" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="738"><net_src comp="100" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="739"><net_src comp="102" pin="0"/><net_sink comp="730" pin=3"/></net>

<net id="743"><net_src comp="726" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="748"><net_src comp="730" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="104" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="740" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="106" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="750" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="744" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="756" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="305" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="773"><net_src comp="762" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="294" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="30" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="776"><net_src comp="768" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="782"><net_src comp="686" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="66" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="784"><net_src comp="689" pin="1"/><net_sink comp="777" pin=2"/></net>

<net id="785"><net_src comp="777" pin="3"/><net_sink comp="692" pin=1"/></net>

<net id="789"><net_src comp="338" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="344" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="798"><net_src comp="370" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="804"><net_src comp="444" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="810"><net_src comp="522" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="815"><net_src comp="528" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="820"><net_src comp="536" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="823"><net_src comp="817" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="827"><net_src comp="108" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="832"><net_src comp="115" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="837"><net_src comp="122" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="842"><net_src comp="129" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="847"><net_src comp="136" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="852"><net_src comp="635" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="857"><net_src comp="647" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="862"><net_src comp="661" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="867"><net_src comp="172" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="872"><net_src comp="143" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="877"><net_src comp="155" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="882"><net_src comp="149" pin="7"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="887"><net_src comp="166" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="892"><net_src comp="673" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="897"><net_src comp="298" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="902"><net_src comp="681" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="908"><net_src comp="180" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="913"><net_src comp="721" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="917"><net_src comp="187" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="922"><net_src comp="294" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="928"><net_src comp="194" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="294" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {12 }
 - Input state : 
	Port: conv_1 : conv_input | {2 3 4 }
	Port: conv_1 : conv_1_bias | {8 9 }
	Port: conv_1 : conv_1_weights_0_0 | {2 3 }
	Port: conv_1 : conv_1_weights_1_0 | {2 3 }
	Port: conv_1 : conv_1_weights_2_0 | {2 3 }
  - Chain level:
	State 1
	State 2
		c : 1
		add_ln26_2 : 1
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		r : 1
		icmp_ln11 : 1
		select_ln35 : 2
		select_ln35_1 : 2
		select_ln35_2 : 2
		select_ln35_3 : 2
		xor_ln35 : 2
		icmp_ln18 : 1
		and_ln35 : 2
		icmp_ln14 : 1
		and_ln35_1 : 2
		add_ln26_3 : 3
		or_ln35 : 2
		select_ln35_4 : 2
		select_ln35_5 : 2
		zext_ln35_1 : 3
		add_ln26_4 : 3
		select_ln35_6 : 2
		zext_ln35_3 : 3
		add_ln26_5 : 3
		select_ln35_7 : 2
		zext_ln35_4 : 3
		xor_ln35_1 : 2
		or_ln35_1 : 2
		and_ln35_2 : 2
		f : 3
		or_ln26 : 2
		or_ln26_1 : 2
		select_ln26 : 2
		select_ln26_2 : 4
		zext_ln26_1 : 5
		zext_ln18 : 3
		tmp_3 : 3
		zext_ln26_4 : 4
		add_ln26_6 : 5
		zext_ln26_5 : 6
		conv_1_weights_0_0_a : 7
		conv_1_weights_1_0_a : 7
		conv_1_weights_2_0_a : 7
		add_ln26 : 4
		tmp_6 : 5
		zext_ln26_6 : 6
		tmp_7 : 5
		zext_ln26_7 : 6
		sub_ln26 : 7
		add_ln26_7 : 8
		sext_ln26 : 9
		conv_input_addr : 10
		add_ln26_8 : 8
		sext_ln26_1 : 9
		conv_input_addr_1 : 10
		add_ln26_9 : 8
		conv_1_weights_0_0_l : 8
		conv_input_load : 11
		conv_1_weights_1_0_l : 8
		conv_input_load_1 : 11
		conv_1_weights_2_0_l : 8
		add_ln14 : 1
		select_ln14 : 2
		add_ln11 : 1
		select_ln11 : 2
	State 3
		conv_input_addr_2 : 1
		tmp_s : 1
		conv_input_load_2 : 2
	State 4
		w_sum_3 : 1
	State 5
	State 6
	State 7
	State 8
		mul_ln35 : 1
		add_ln35 : 2
		tmp_1 : 3
		zext_ln26 : 4
		add_ln35_1 : 5
		zext_ln35_5 : 6
		conv_out_addr : 7
		br_ln18 : 1
		conv_1_bias_addr : 1
		conv_1_bias_load : 2
	State 9
	State 10
	State 11
	State 12
		empty_4 : 1
		bitcast_ln34 : 1
		tmp : 2
		trunc_ln34 : 2
		icmp_ln34 : 3
		icmp_ln34_1 : 3
		or_ln34 : 4
		tmp_5 : 1
		and_ln34 : 4
		w_sum_1 : 4
		store_ln35 : 5
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_294      |    2    |   177   |   385   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_298      |    3    |   128   |   320   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_5_fu_305     |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |       c_fu_326       |    0    |    0    |    15   |
|          |   add_ln26_2_fu_332  |    0    |    0    |    15   |
|          |    add_ln8_fu_344    |    0    |    0    |    23   |
|          |       r_fu_350       |    0    |    0    |    15   |
|          |   add_ln26_3_fu_424  |    0    |    0    |    15   |
|          |   add_ln26_4_fu_456  |    0    |    0    |    15   |
|          |   add_ln26_5_fu_474  |    0    |    0    |    15   |
|          |       f_fu_510       |    0    |    0    |    15   |
|    add   |   add_ln26_6_fu_564  |    0    |    0    |    15   |
|          |    add_ln26_fu_577   |    0    |    0    |    15   |
|          |   add_ln26_7_fu_613  |    0    |    0    |    13   |
|          |   add_ln26_8_fu_624  |    0    |    0    |    13   |
|          |   add_ln26_9_fu_635  |    0    |    0    |    13   |
|          |    add_ln14_fu_641   |    0    |    0    |    15   |
|          |    add_ln11_fu_655   |    0    |    0    |    12   |
|          |       wr_fu_681      |    0    |    0    |    10   |
|          |   add_ln35_1_fu_710  |    0    |    0    |    21   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln35_fu_362  |    0    |    0    |    5    |
|          | select_ln35_1_fu_370 |    0    |    0    |    5    |
|          | select_ln35_2_fu_378 |    0    |    0    |    5    |
|          | select_ln35_3_fu_386 |    0    |    0    |    5    |
|          | select_ln35_4_fu_436 |    0    |    0    |    6    |
|          | select_ln35_5_fu_444 |    0    |    0    |    5    |
|  select  | select_ln35_6_fu_462 |    0    |    0    |    5    |
|          | select_ln35_7_fu_480 |    0    |    0    |    5    |
|          |  select_ln26_fu_528  |    0    |    0    |    2    |
|          | select_ln26_2_fu_536 |    0    |    0    |    6    |
|          |  select_ln14_fu_647  |    0    |    0    |    8    |
|          |  select_ln11_fu_661  |    0    |    0    |    12   |
|          | select_ln26_1_fu_673 |    0    |    0    |    32   |
|          |    w_sum_1_fu_768    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_338   |    0    |    0    |    13   |
|          |   icmp_ln11_fu_356   |    0    |    0    |    13   |
|          |   icmp_ln18_fu_400   |    0    |    0    |    8    |
|   icmp   |   icmp_ln14_fu_412   |    0    |    0    |    11   |
|          |  icmp_ln18_1_fu_721  |    0    |    0    |    8    |
|          |   icmp_ln34_fu_744   |    0    |    0    |    11   |
|          |  icmp_ln34_1_fu_750  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln26_fu_607   |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln35_fu_430    |    0    |    0    |    2    |
|          |   or_ln35_1_fu_498   |    0    |    0    |    2    |
|    or    |    or_ln26_fu_516    |    0    |    0    |    2    |
|          |   or_ln26_1_fu_522   |    0    |    0    |    2    |
|          |    or_ln34_fu_756    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln35_fu_406   |    0    |    0    |    2    |
|    and   |   and_ln35_1_fu_418  |    0    |    0    |    2    |
|          |   and_ln35_2_fu_504  |    0    |    0    |    2    |
|          |    and_ln34_fu_762   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln35_fu_394   |    0    |    0    |    2    |
|          |   xor_ln35_1_fu_492  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_777      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln35_1_fu_452  |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_470  |    0    |    0    |    0    |
|          |  zext_ln35_4_fu_488  |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_544  |    0    |    0    |    0    |
|          |   zext_ln18_fu_548   |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_560  |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_570  |    0    |    0    |    0    |
|   zext   |  zext_ln26_6_fu_591  |    0    |    0    |    0    |
|          |  zext_ln26_7_fu_603  |    0    |    0    |    0    |
|          |  zext_ln26_8_fu_669  |    0    |    0    |    0    |
|          |   zext_ln35_fu_686   |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_689  |    0    |    0    |    0    |
|          |   zext_ln26_fu_699   |    0    |    0    |    0    |
|          |  zext_ln26_2_fu_703  |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_706  |    0    |    0    |    0    |
|          |  zext_ln35_5_fu_716  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_3_fu_552     |    0    |    0    |    0    |
|bitconcatenate|     tmp_6_fu_583     |    0    |    0    |    0    |
|          |     tmp_7_fu_595     |    0    |    0    |    0    |
|          |     tmp_1_fu_692     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln26_fu_619   |    0    |    0    |    0    |
|          |  sext_ln26_1_fu_630  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_730      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln34_fu_740  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    6    |   371   |   1450  |
|----------|----------------------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |
+------------------+--------+--------+--------+
|    conv_1_bias   |    1   |    0   |    0   |
|conv_1_weights_0_0|    1   |    0   |    0   |
|conv_1_weights_1_0|    1   |    0   |    0   |
|conv_1_weights_2_0|    1   |    0   |    0   |
+------------------+--------+--------+--------+
|       Total      |    4   |    0   |    0   |
+------------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln26_9_reg_849     |   11   |
|       add_ln8_reg_790      |   16   |
|         c_0_reg_238        |    5   |
|  conv_1_bias_addr_reg_914  |    5   |
|  conv_1_bias_load_reg_925  |   32   |
|conv_1_weights_0_0_a_reg_824|    7   |
|conv_1_weights_0_0_l_reg_869|   32   |
|conv_1_weights_1_0_a_reg_829|    7   |
|conv_1_weights_1_0_l_reg_874|   32   |
|conv_1_weights_2_0_a_reg_834|    7   |
|conv_1_weights_2_0_l_reg_884|   32   |
|  conv_input_addr_1_reg_844 |   10   |
|  conv_input_addr_2_reg_864 |   10   |
|   conv_input_addr_reg_839  |   10   |
|  conv_input_load_1_reg_879 |   32   |
|    conv_out_addr_reg_905   |   15   |
|         f_0_reg_260        |    6   |
|     icmp_ln18_1_reg_910    |    1   |
|      icmp_ln8_reg_786      |    1   |
|  indvar_flatten14_reg_227  |   12   |
|  indvar_flatten47_reg_205  |   16   |
|   indvar_flatten_reg_249   |    8   |
|      or_ln26_1_reg_807     |    1   |
|         r_0_reg_216        |    5   |
|           reg_311          |   32   |
|           reg_316          |   32   |
|           reg_321          |   32   |
|     select_ln11_reg_859    |   12   |
|     select_ln14_reg_854    |    8   |
|    select_ln26_1_reg_889   |   32   |
|    select_ln26_2_reg_817   |    6   |
|     select_ln26_reg_812    |    2   |
|    select_ln35_1_reg_795   |    5   |
|    select_ln35_5_reg_801   |    5   |
|       tmp_1_2_reg_894      |   32   |
|       w_sum_0_reg_282      |   32   |
|      w_sum_3_2_reg_919     |   32   |
|        wr_0_reg_271        |    2   |
|         wr_reg_899         |    2   |
+----------------------------+--------+
|            Total           |   579  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_143 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_149 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_149 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_155 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_166 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_194 |  p0  |   2  |   5  |   10   ||    9    |
|  w_sum_0_reg_282  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_294    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_294    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_298    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_298    |  p1  |   3  |  32  |   96   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   636  || 19.8708 ||   153   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    -   |   371  |  1450  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   19   |    -   |   153  |
|  Register |    -   |    -   |    -   |   579  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    6   |   19   |   950  |  1603  |
+-----------+--------+--------+--------+--------+--------+
