<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head> <span style="font-family: courier, monospace; font-weight: bold; font-size:24px">
<a name="TOP">Partition Report</a></span></head><body style="font-family: courier,monospace; line-height: 1.0; margin-top: 0em; margin-bottom: 0em; font-size:14px; white-space:pre;">
<table><tr><td>1</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px"><a href="#S1" name="SFrom1">Connection Model</a></td></tr>
<tr><td>2</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px"><a href="#S2" name="SFrom2">Implied Constraints</a></td></tr>
<tr><td>3</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px"><a href="#S3" name="SFrom3">Dissolve</a></td></tr>
<tr><td>4</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px"><a href="#S4" name="SFrom4">Assignments</a></td></tr>
<tr><td>4.1</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S4.1" name="SFrom4.1">Port Assignments</a></td></tr>
<tr><td>4.2</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S4.2" name="SFrom4.2">Hierarchical Cell Assignments</a></td></tr>
<tr><td>4.3</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S4.3" name="SFrom4.3">Random Logic Assignments</a></td></tr>
<tr><td>5</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px"><a href="#S5" name="SFrom5">Cell Connections</a></td></tr>
<tr><td>6</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px"><a href="#S6" name="SFrom6">Net and Global Routing Information</a></td></tr>
<tr><td>6.1</td><td style="font-family: courier, monospace; font-weight: bold; font-size:14px">   <a href="#S6.1" name="SFrom6.1">Routed Nets</a></td></tr>
</table><span>#
#Copyright (C) 1994-2021 Synopsys, Inc.
#This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
#and may only be used pursuant to the terms and conditions of a written license agreement
#with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
#Synopsys software or the associated documentation is strictly prohibited.
#Tool: HAPS (R) ProtoCompiler 100
#Build: R-2020.12-SP1-1
#Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
#OS: CentOS Linux 7 (Core)
#Hostname: ws35

#Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/|pa0
#Synopsys ProtoCompiler Partitioner/Router, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327



</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP337">AP337</a><a name="S1">Section 1</a> Connection Model <a href="#SFrom1">Back</a>
</span>
<span>connection_model DIRECT -modules { \
}
connection_model HSTDM_ERD -modules { \
   HSTDM_ERD_7 7
   HSTDM_ERD_15 15
   HSTDM_ERD_22 22
   HSTDM_ERD_30 30
   HSTDM_ERD_37 37
   HSTDM_ERD_45 45
   HSTDM_ERD_52 52
   HSTDM_ERD_60 60
   HSTDM_ERD_67 67
   HSTDM_ERD_75 75
   HSTDM_ERD_82 82
   HSTDM_ERD_90 90
   HSTDM_ERD_97 97
   HSTDM_ERD_105 105
   HSTDM_ERD_112 112
   HSTDM_ERD_120 120
   HSTDM_ERD_150 150
   HSTDM_ERD_180 180
   HSTDM_ERD_210 210
   HSTDM_ERD_240 240
}
connection_model ACPM -modules { \
   ACPM_2 2
   ACPM_3 3
   ACPM_4 4
   ACPM_5 5
   ACPM_6 6
   ACPM_7 7
   ACPM_8 8
   ACPM_9 9
   ACPM_10 10
   ACPM_11 11
   ACPM_12 12
   ACPM_13 13
   ACPM_14 14
   ACPM_15 15
   ACPM_16 16
   ACPM_17 17
   ACPM_18 18
   ACPM_19 19
   ACPM_20 20
   ACPM_24 24
   ACPM_28 28
   ACPM_32 32
}
connection_model HSTDM -modules { \
   HSTDM_8 8
   HSTDM_16 16
   HSTDM_24 24
   HSTDM_32 32
   HSTDM_40 40
   HSTDM_48 48
   HSTDM_56 56
   HSTDM_64 64
   HSTDM_72 72
   HSTDM_80 80
   HSTDM_88 88
   HSTDM_96 96
   HSTDM_104 104
   HSTDM_112 112
   HSTDM_120 120
   HSTDM_128 128
   HSTDM_160 160
   HSTDM_192 192
   HSTDM_224 224
   HSTDM_256 256
}
connection_model HSTDMSE -modules { \
   HSTDM_8 8
   HSTDM_16 16
   HSTDM_24 24
   HSTDM_32 32
   HSTDM_40 40
   HSTDM_48 48
   HSTDM_56 56
   HSTDM_64 64
   HSTDM_72 72
   HSTDM_80 80
   HSTDM_88 88
   HSTDM_96 96
   HSTDM_104 104
   HSTDM_112 112
   HSTDM_120 120
   HSTDM_128 128
   HSTDM_160 160
   HSTDM_192 192
   HSTDM_224 224
   HSTDM_256 256
}
connection_model HSTDMSE_ERD -modules { \
   HSTDM_ERD_7 7
   HSTDM_ERD_15 15
   HSTDM_ERD_22 22
   HSTDM_ERD_30 30
   HSTDM_ERD_37 37
   HSTDM_ERD_45 45
   HSTDM_ERD_52 52
   HSTDM_ERD_60 60
   HSTDM_ERD_67 67
   HSTDM_ERD_75 75
   HSTDM_ERD_82 82
   HSTDM_ERD_90 90
   HSTDM_ERD_97 97
   HSTDM_ERD_105 105
   HSTDM_ERD_112 112
   HSTDM_ERD_120 120
   HSTDM_ERD_150 150
   HSTDM_ERD_180 180
   HSTDM_ERD_210 210
   HSTDM_ERD_240 240
}
connection_model MGTDM_Y -modules { \
   HSTDM_MGT_64 64
   HSTDM_MGT_128 128
   HSTDM_MGT_256 256
   HSTDM_MGT_512 512
   HSTDM_MGT_1024 1024
}
connection_model MGTDM -modules { \
   HSTDM_ERD_MGT_256 256
   HSTDM_ERD_MGT_512 512
   HSTDM_ERD_MGT_1024 1024
}

</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP336">AP336</a><a name="S2">Section 2</a> Implied Constraints <a href="#SFrom2">Back</a>
</span>
<span>assign_cell ifid1 {FB1.uA}
# from assign_port clk
assign_cell idex1 {FB1.uB}
# from assign_port clk
assign_cell dm1 {FB1.uD}
# from assign_port clk
assign_cell registers1 {FB1.uB}
# from assign_port clk
assign_cell pc1 {FB1.uA}
# from assign_port clk
assign_cell im1 {FB1.uA}
# from assign_port clk
assign_cell exmem1 {FB1.uC}
# from assign_port clk
assign_cell memwb1 {FB1.uD}
# from assign_port clk

</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP339">AP339</a><a name="S3">Section 3</a> Dissolve <a href="#SFrom3">Back</a>
</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP341">AP341</a><a name="S4">Section 4</a> Assignments <a href="#SFrom4">Back</a>
</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP342">AP342</a><a name="S4.1">Section 4.1</a> Port Assignments <a href="#SFrom4.1">Back</a>
</span>
<span>assign_port {ADDOUTID[0]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[10]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[11]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[12]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[13]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[14]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[15]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[16]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[17]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[18]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[19]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[1]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[20]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[21]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[22]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[23]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[24]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[25]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[26]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[27]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[28]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[29]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[2]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[30]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[31]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[32]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[33]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[34]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[35]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[36]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[37]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[38]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[39]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[3]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[40]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[41]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[42]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[43]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[44]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[45]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[46]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[47]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[48]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[49]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[4]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[50]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[51]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[52]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[53]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[54]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[55]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[56]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[57]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[58]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[59]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[5]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[60]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[61]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[62]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[63]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[6]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[7]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[8]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ADDOUTID[9]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {ALUOUTEX[0]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[10]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[11]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[12]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[13]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[14]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[15]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[16]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[17]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[18]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[19]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[1]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[20]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[21]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[22]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[23]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[24]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[25]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[26]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[27]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[28]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[29]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[2]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[30]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[31]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[32]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[33]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[34]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[35]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[36]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[37]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[38]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[39]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[3]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[40]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[41]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[42]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[43]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[44]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[45]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[46]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[47]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[48]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[49]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[4]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[50]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[51]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[52]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[53]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[54]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[55]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[56]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[57]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[58]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[59]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[5]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[60]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[61]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[62]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[63]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[6]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[7]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[8]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {ALUOUTEX[9]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {Addr[0]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {Addr[10]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[11]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[12]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[13]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[14]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[15]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[16]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[17]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[18]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[19]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[1]} {TOP_IO_HT3_FB1_C5 TOP_IO_HT3_FB1_C6 TOP_IO_HT3_FB1_C7 TOP_IO_HT3_FB1_C8}
assign_port {Addr[20]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[21]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[22]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[23]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[24]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[25]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[26]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[27]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[28]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[29]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[2]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[30]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[31]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[32]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[33]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[34]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[35]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[36]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[37]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[38]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[39]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[3]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[40]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[41]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[42]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[43]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[44]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[45]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[46]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[47]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[48]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[49]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[4]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[50]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[51]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[52]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[53]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[54]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[55]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[56]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[57]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[58]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[59]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[5]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[60]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[61]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[62]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[63]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[6]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[7]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[8]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {Addr[9]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {DMout[0]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[10]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[11]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[12]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[13]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[14]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[15]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[16]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[17]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[18]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[19]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[1]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[20]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[21]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[22]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[23]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[24]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[25]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[26]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[27]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[28]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[29]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[2]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[30]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[31]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[32]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[33]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[34]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[35]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[36]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[37]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[38]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[39]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[3]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[40]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[41]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[42]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[43]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[44]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[45]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[46]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[47]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[48]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[49]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[4]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[50]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[51]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[52]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[53]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[54]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[55]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[56]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[57]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[58]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[59]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[5]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[60]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[61]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[62]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[63]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[6]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[7]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[8]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {DMout[9]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {IMMID[0]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {IMMID[10]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {IMMID[11]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[12]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[13]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[14]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[15]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[16]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[17]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[18]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[19]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[1]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {IMMID[20]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[21]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {IMMID[22]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[23]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {IMMID[24]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[25]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[26]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[27]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {IMMID[28]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[29]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[2]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {IMMID[30]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[31]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[32]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[33]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[34]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[35]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[36]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[37]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[38]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[39]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[3]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {IMMID[40]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[41]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[42]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[43]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[44]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[45]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[46]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[47]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[48]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[49]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[4]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {IMMID[50]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[51]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[52]} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {IMMID[53]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[54]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[55]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[56]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[57]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[58]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[59]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[5]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {IMMID[60]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[61]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[62]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[63]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {IMMID[6]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {IMMID[7]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {IMMID[8]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {IMMID[9]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {MEMTOREGWB} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {PC[0]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[10]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[11]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[12]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[13]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[14]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[15]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[16]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[17]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[18]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[19]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[1]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[20]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[21]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[22]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[23]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[24]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[25]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[26]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[27]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[28]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[29]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[2]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[30]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[31]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[32]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[33]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[34]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[35]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[36]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[37]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[38]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[39]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[3]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[40]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[41]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[42]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[43]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[44]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[45]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[46]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[47]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[48]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[49]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[4]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[50]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[51]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[52]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[53]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[54]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[55]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[56]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[57]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[58]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[59]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[5]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[60]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[61]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[62]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[63]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[6]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[7]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[8]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {PC[9]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {RD1ID[0]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[10]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[11]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[12]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[13]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[14]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[15]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[16]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[17]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[18]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[19]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[1]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[20]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[21]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[22]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[23]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[24]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[25]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[26]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[27]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[28]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[29]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[2]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[30]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[31]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[32]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[33]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[34]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[35]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[36]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[37]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[38]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[39]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[3]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[40]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[41]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[42]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[43]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[44]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[45]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[46]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[47]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[48]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[49]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[4]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[50]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[51]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[52]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[53]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[54]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[55]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[56]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[57]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[58]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[59]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[5]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[60]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[61]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[62]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[63]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[6]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[7]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[8]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD1ID[9]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[0]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[10]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[11]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[12]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[13]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[14]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[15]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[16]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[17]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[18]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[19]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[1]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[20]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[21]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[22]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[23]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[24]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[25]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[26]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[27]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[28]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[29]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[2]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[30]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[31]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[32]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[33]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[34]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[35]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[36]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[37]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[38]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[39]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[3]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[40]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[41]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[42]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[43]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[44]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[45]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[46]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[47]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[48]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[49]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[4]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[50]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[51]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[52]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[53]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[54]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[55]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[56]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[57]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[58]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[59]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[5]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[60]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[61]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[62]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[63]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[6]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[7]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[8]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {RD2ID[9]} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {REGWRITEWB} {TOP_IO_HT3_FB1_D5 TOP_IO_HT3_FB1_D6 TOP_IO_HT3_FB1_D3 TOP_IO_HT3_FB1_D4}
assign_port {clk} {FB1.PLL1}
assign_port {equal} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}
assign_port {in_enable} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[0]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[10]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[11]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[12]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[13]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[14]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[15]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[16]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[17]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[18]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[19]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[1]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[20]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[21]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[22]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[23]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[24]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[25]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[26]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[27]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[28]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[29]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[2]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[30]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[31]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[3]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[4]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[5]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[6]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[7]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[8]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {in_instruc[9]} {TOP_IO_HT3_FB1_A5 TOP_IO_HT3_FB1_A6 TOP_IO_HT3_FB1_A11 TOP_IO_HT3_FB1_A12}
assign_port {stall} {TOP_IO_HT3_FB1_B5 TOP_IO_HT3_FB1_B6 TOP_IO_HT3_FB1_B7 TOP_IO_HT3_FB1_B8}

</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP343">AP343</a><a name="S4.2">Section 4.2</a> Hierarchical Cell Assignments <a href="#SFrom4.2">Back</a>
</span>
<span>assign_cell {registers1} {FB1.uB}
   # LUT 313 DFF 32 
assign_cell {alu1} {FB1.uC}
   # LUT 308 
assign_cell {dm1} {FB1.uD}
   # LUT 166 DFF 8 
assign_cell {idex1} {FB1.uB}
   # DFF 172 
assign_cell {ifid1} {FB1.uA}
   # LUT 64 DFF 96 
assign_cell {exmem1} {FB1.uC}
   # DFF 136 
assign_cell {memwb1} {FB1.uD}
   # DFF 135 
assign_cell {im1} {FB1.uA}
   # LUT 99 DFF 32 
assign_cell {pc1} {FB1.uA}
   # LUT 2 DFF 64 
assign_cell {adder2} {FB1.uB}
   # LUT 64 
assign_cell {cp1} {FB1.uB}
   # LUT 64 
assign_cell {mux2} {FB1.uD}
   # LUT 60 
assign_cell {mux3} {FB1.uA}
   # LUT 60 
assign_cell {mux3_1_3} {FB1.uC}
   # LUT 51 
assign_cell {mux3_1_1} {FB1.uB}
   # LUT 51 
assign_cell {mux3_1_2} {FB1.uB}
   # LUT 51 
assign_cell {mux3_1_4} {FB1.uC}
   # LUT 51 
assign_cell {immgen1} {FB1.uB}
   # LUT 17 
assign_cell {forward1} {FB1.uC}
   # LUT 12 
assign_cell {hazard1} {FB1.uB}
   # LUT 12 
assign_cell {mux1} {FB1.uC}
   # LUT 7 
assign_cell {alucontrol} {FB1.uC}
   # LUT 7 
assign_cell {control1} {FB1.uB}
   # LUT 4 
assign_cell {adder1} {FB1.uA}
   # 

</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP344">AP344</a><a name="S4.3">Section 4.3</a> Random Logic Assignments <a href="#SFrom4.3">Back</a>
</span>
<span>replicate_cell {clk} {FB1.uA FB1.uB FB1.uC FB1.uD}
assign_cell {IMMID[11]} {FB1.uA}
assign_cell {IMMID[62]} {FB1.uA}
assign_cell {IMMID[59]} {FB1.uA}
assign_cell {IMMID[56]} {FB1.uA}
assign_cell {IMMID[50]} {FB1.uA}
assign_cell {IMMID[49]} {FB1.uA}
assign_cell {IMMID[43]} {FB1.uA}
assign_cell {IMMID[39]} {FB1.uA}
assign_cell {IMMID[38]} {FB1.uA}
assign_cell {IMMID[37]} {FB1.uA}
assign_cell {IMMID[44]} {FB1.uA}
assign_cell {IMMID[36]} {FB1.uA}
assign_cell {IMMID[35]} {FB1.uA}
assign_cell {IMMID[34]} {FB1.uA}
assign_cell {IMMID[33]} {FB1.uA}
assign_cell {IMMID[30]} {FB1.uA}
assign_cell {IMMID[29]} {FB1.uA}
assign_cell {IMMID[53]} {FB1.uA}
assign_cell {IMMID[28]} {FB1.uA}
assign_cell {IMMID[57]} {FB1.uA}
assign_cell {IMMID[55]} {FB1.uA}
assign_cell {IMMID[27]} {FB1.uD}
assign_cell {IMMID[26]} {FB1.uA}
assign_cell {IMMID[25]} {FB1.uA}
assign_cell {IMMID[23]} {FB1.uD}
assign_cell {Addr[1]} {FB1.uC}
assign_cell {IMMID[20]} {FB1.uA}
assign_cell {IMMID[19]} {FB1.uA}
assign_cell {IMMID[17]} {FB1.uA}
assign_cell {IMMID[21]} {FB1.uD}
assign_cell {IMMID[15]} {FB1.uA}
assign_cell {IMMID[12]} {FB1.uA}
assign_cell {IMMID[22]} {FB1.uA}
assign_cell {IMMID[13]} {FB1.uA}
assign_cell {IMMID[14]} {FB1.uA}
assign_cell {IMMID[45]} {FB1.uA}
assign_cell {IMMID[58]} {FB1.uA}
assign_cell {IMMID[24]} {FB1.uA}
assign_cell {IMMID[16]} {FB1.uA}
assign_cell {IMMID[31]} {FB1.uA}
assign_cell {IMMID[41]} {FB1.uA}
assign_cell {IMMID[54]} {FB1.uA}
assign_cell {Addr[0]} {FB1.uC}
assign_cell {IMMID[40]} {FB1.uA}
replicate_cell {rst_n} {FB1.uA FB1.uB FB1.uC FB1.uD}
assign_cell {hyper_connect_USR_LOCAL_RESET} {FB1.uA}
assign_cell {IMMID[47]} {FB1.uA}
assign_cell {IMMID[32]} {FB1.uA}
assign_cell {IMMID[60]} {FB1.uA}
assign_cell {PCSRCID} {FB1.uB}
assign_cell {IMMID[42]} {FB1.uA}
assign_cell {stop} {FB1.uA}
assign_cell {IMMID[18]} {FB1.uA}
assign_cell {IMMID[46]} {FB1.uA}
assign_cell {IMMID[48]} {FB1.uA}
assign_cell {IMMID[63]} {FB1.uA}
assign_cell {IMMID[61]} {FB1.uA}
assign_cell {IMMID[52]} {FB1.uD}
assign_cell {IMMID[51]} {FB1.uA}

</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP381">AP381</a><a name="S5">Section 5</a> Cell Connections <a href="#SFrom5">Back</a>
</span>
<span>cell_connections idex1 \
   -total_connections 349 \
   -assigned_bin FB1.uB -constrained_to FB1.uB -local_connections 8 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uB} -count 8 \
   -bins {} -count 1 \
   -bins {FB1.uA FB1.uB} -count 26 \
   -bins {FB1.uB FB1.uB|PORTS} -count 139 \
   -bins {FB1.uB FB1.uC} -count 173 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD FB1.PLL1} -count 1 \
   -usage {DFF 172 }

cell_connections exmem1 \
   -total_connections 274 \
   -assigned_bin FB1.uC -constrained_to FB1.uC -local_connections 64 \
   -bins {FB1.uC} -count 64 \
   -bins {} -count 1 \
   -bins {FB1.uC FB1.uC|PORTS} -count 64 \
   -bins {FB1.uB FB1.uC} -count 8 \
   -bins {FB1.uB FB1.uC FB1.uD} -count 70 \
   -bins {FB1.uC FB1.uD} -count 66 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD FB1.PLL1} -count 1 \
   -usage {DFF 136 }

cell_connections memwb1 \
   -total_connections 272 \
   -assigned_bin FB1.uD -constrained_to FB1.uD -local_connections 64 \
   -bins {FB1.uD} -count 64 \
   -bins {} -count 1 \
   -bins {FB1.uD FB1.uD|PORTS} -count 65 \
   -bins {FB1.uB FB1.uD} -count 64 \
   -bins {FB1.uB FB1.uC FB1.uD} -count 75 \
   -bins {FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uB FB1.uC FB1.uD FB1.uD|PORTS} -count 1 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD FB1.PLL1} -count 1 \
   -usage {DFF 135 }

cell_connections mux3_1_1 \
   -total_connections 258 \
   -assigned_bin FB1.uB -constrained_to FB1.uB -local_connections 64 \
   -bins {FB1.uB} -count 64 \
   -bins {FB1.uB FB1.uB|PORTS} -count 64 \
   -bins {FB1.uB FB1.uC} -count 2 \
   -bins {FB1.uB FB1.uD} -count 64 \
   -bins {FB1.uB FB1.uC FB1.uD} -count 64 \
   -usage {LUT 51 }

cell_connections mux3_1_3 \
   -total_connections 258 \
   -assigned_bin FB1.uC -constrained_to FB1.uC -local_connections 64 \
   -bins {FB1.uC} -count 64 \
   -bins {FB1.uB FB1.uC} -count 66 \
   -bins {FB1.uB FB1.uC FB1.uD} -count 128 \
   -usage {LUT 51 }

cell_connections mux3_1_2 \
   -total_connections 258 \
   -assigned_bin FB1.uB -constrained_to FB1.uB -local_connections 64 \
   -bins {FB1.uB} -count 64 \
   -bins {FB1.uB FB1.uB|PORTS} -count 64 \
   -bins {FB1.uB FB1.uC} -count 2 \
   -bins {FB1.uB FB1.uD} -count 64 \
   -bins {FB1.uB FB1.uC FB1.uD} -count 64 \
   -usage {LUT 51 }

cell_connections mux3_1_4 \
   -total_connections 258 \
   -assigned_bin FB1.uC -constrained_to FB1.uC -local_connections 64 \
   -bins {FB1.uC} -count 64 \
   -bins {FB1.uB FB1.uC} -count 66 \
   -bins {FB1.uB FB1.uC FB1.uD} -count 128 \
   -usage {LUT 51 }

cell_connections registers1 \
   -total_connections 211 \
   -assigned_bin FB1.uB -constrained_to FB1.uB -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {} -count 1 \
   -bins {FB1.uA FB1.uB} -count 10 \
   -bins {FB1.uB FB1.uB|PORTS} -count 128 \
   -bins {FB1.uB FB1.uC FB1.uD} -count 69 \
   -bins {FB1.uB FB1.uC FB1.uD FB1.uD|PORTS} -count 1 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD FB1.PLL1} -count 1 \
   -usage {LUT 313 DFF 32 }

cell_connections dm1 \
   -total_connections 196 \
   -assigned_bin FB1.uD -constrained_to FB1.uD -local_connections 0 \
   -bins {} -count 1 \
   -bins {FB1.uD FB1.uD|PORTS} -count 64 \
   -bins {FB1.uB FB1.uC FB1.uD} -count 65 \
   -bins {FB1.uC FB1.uD} -count 65 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD FB1.PLL1} -count 1 \
   -usage {LUT 166 DFF 8 }

cell_connections alu1 \
   -total_connections 196 \
   -assigned_bin FB1.uC -constrained_to FB1.uC -local_connections 131 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uC} -count 131 \
   -bins {FB1.uC FB1.uC|PORTS} -count 64 \
   -usage {LUT 308 }

cell_connections ifid1 \
   -total_connections 196 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 32 \
   -bins {FB1.uA} -count 32 \
   -bins {} -count 1 \
   -bins {FB1.uA FB1.uB} -count 97 \
   -bins {FB1.uA FB1.uA|PORTS} -count 64 \
   -bins {FB1.uA FB1.uB FB1.uB|PORTS} -count 1 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD FB1.PLL1} -count 1 \
   -usage {LUT 64 DFF 96 }

cell_connections mux2 \
   -total_connections 193 \
   -assigned_bin FB1.uD -constrained_to FB1.uD -local_connections 64 \
   -bins {FB1.uD} -count 64 \
   -bins {FB1.uD FB1.uD|PORTS} -count 1 \
   -bins {FB1.uB FB1.uD} -count 64 \
   -bins {FB1.uB FB1.uC FB1.uD} -count 64 \
   -usage {LUT 60 }

cell_connections mux3 \
   -total_connections 193 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 128 \
   -bins {FB1.uA} -count 128 \
   -bins {FB1.uA FB1.uB} -count 1 \
   -bins {FB1.uA FB1.uB FB1.uB|PORTS} -count 64 \
   -usage {LUT 60 }

cell_connections mux1 \
   -total_connections 143 \
   -assigned_bin FB1.uC -constrained_to FB1.uC -local_connections 128 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uC} -count 128 \
   -bins {FB1.uB FB1.uC} -count 14 \
   -usage {LUT 7 }

cell_connections adder2 \
   -total_connections 141 \
   -assigned_bin FB1.uB -constrained_to FB1.uB -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uB} -count 65 \
   -bins {FB1.uB FB1.uB|PORTS} -count 11 \
   -bins {FB1.uA FB1.uB FB1.uB|PORTS} -count 64 \
   -usage {LUT 64 }

cell_connections im1 \
   -total_connections 135 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 32 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA} -count 32 \
   -bins {} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 100 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD FB1.PLL1} -count 1 \
   -usage {LUT 99 DFF 32 }

cell_connections pc1 \
   -total_connections 131 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 65 \
   -bins {FB1.uA} -count 65 \
   -bins {} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 64 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD FB1.PLL1} -count 1 \
   -usage {LUT 2 DFF 64 }

cell_connections adder1 \
   -total_connections 130 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 64 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA} -count 64 \
   -bins {FB1.uA FB1.uA|PORTS} -count 64 \
   -bins {FB1.uA FB1.uD} -count 1 \
   -usage {}

cell_connections cp1 \
   -total_connections 129 \
   -assigned_bin FB1.uB -constrained_to FB1.uB -local_connections 128 \
   -bins {FB1.uB} -count 128 \
   -bins {FB1.uB FB1.uB|PORTS} -count 1 \
   -usage {LUT 64 }

cell_connections immgen1 \
   -total_connections 37 \
   -assigned_bin FB1.uB -constrained_to FB1.uB -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uB} -count 25 \
   -bins {FB1.uB FB1.uB|PORTS} -count 11 \
   -usage {LUT 17 }

cell_connections hazard1 \
   -total_connections 31 \
   -assigned_bin FB1.uB -constrained_to FB1.uB -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uB} -count 17 \
   -bins {FB1.uA FB1.uB FB1.uB|PORTS} -count 1 \
   -bins {FB1.uB FB1.uC} -count 6 \
   -bins {FB1.uB FB1.uC FB1.uD} -count 6 \
   -usage {LUT 12 }

cell_connections forward1 \
   -total_connections 26 \
   -assigned_bin FB1.uC -constrained_to FB1.uC -local_connections 0 \
   -bins {FB1.uB FB1.uC} -count 14 \
   -bins {FB1.uB FB1.uC FB1.uD} -count 10 \
   -bins {FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uB FB1.uC FB1.uD FB1.uD|PORTS} -count 1 \
   -usage {LUT 12 }

cell_connections alucontrol \
   -total_connections 16 \
   -assigned_bin FB1.uC -constrained_to FB1.uC -local_connections 3 \
   -bins {FB1.uC} -count 3 \
   -bins {FB1.uB FB1.uC} -count 13 \
   -usage {LUT 7 }

cell_connections control1 \
   -total_connections 16 \
   -assigned_bin FB1.uB -constrained_to FB1.uB -local_connections 8 \
   -bins {FB1.uB} -count 8 \
   -bins {FB1.uA FB1.uB} -count 7 \
   -bins {FB1.uA FB1.uB FB1.uB|PORTS} -count 1 \
   -usage {LUT 4 }

cell_connections PCSRCID \
   -total_connections 3 \
   -assigned_bin FB1.uB -unconstrained -local_connections 1 \
   -bins {FB1.uB} -count 1 \
   -bins {FB1.uA FB1.uB} -count 1 \
   -bins {FB1.uB FB1.uB|PORTS} -count 1 \
   -usage {LUT 0 }

cell_connections stop \
   -total_connections 3 \
   -assigned_bin FB1.uA -unconstrained -local_connections 1 \
   -bins {FB1.uA} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -bins {FB1.uA FB1.uB FB1.uB|PORTS} -count 1 \
   -usage {LUT 0 }

cell_connections IMMID[31] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[24] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[41] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[54] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[16] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[40] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

# Skipping cell_connections for replicated cell rst_n {FB1.uA FB1.uB FB1.uC FB1.uD}
cell_connections IMMID[47] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[32] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[60] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[42] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[18] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[46] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[48] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[63] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[61] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[52] \
   -total_connections 2 \
   -assigned_bin FB1.uD -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uD FB1.uD|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[51] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[37] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[57] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[53] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[29] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[30] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[33] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[34] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[35] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[36] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[44] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[28] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[38] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[39] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[43] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[49] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[50] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[56] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[59] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[62] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[11] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[20] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[12] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[22] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[15] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[21] \
   -total_connections 2 \
   -assigned_bin FB1.uD -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uD FB1.uD|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[17] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[55] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[19] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[13] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[14] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[23] \
   -total_connections 2 \
   -assigned_bin FB1.uD -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uD FB1.uD|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[45] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[25] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[26] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[27] \
   -total_connections 2 \
   -assigned_bin FB1.uD -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uD FB1.uD|PORTS} -count 1 \
   -usage {}

cell_connections IMMID[58] \
   -total_connections 2 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -bins {FB1.uA FB1.uA|PORTS} -count 1 \
   -usage {}

cell_connections false \
   -total_connections 1 \
   -assigned_bin FB1.uA -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -usage {}

cell_connections true \
   -total_connections 1 \
   -assigned_bin FB1.uD -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uD} -count 1 \
   -usage {}

cell_connections Addr[0] \
   -total_connections 1 \
   -assigned_bin FB1.uC -unconstrained -local_connections 0 \
   -bins {FB1.uC FB1.uC|PORTS} -count 1 \
   -usage {}

cell_connections Addr[1] \
   -total_connections 1 \
   -assigned_bin FB1.uC -unconstrained -local_connections 0 \
   -bins {FB1.uC FB1.uC|PORTS} -count 1 \
   -usage {}

cell_connections hyper_connect_USR_LOCAL_RESET \
   -total_connections 1 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.uC FB1.uD} -count 1 \
   -usage {}

# Skipping cell_connections for replicated cell clk {FB1.uA FB1.uB FB1.uC FB1.uD}

</span><span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP345">AP345</a><a name="S6">Section 6</a> Net and Global Routing Information <a href="#SFrom6">Back</a>
</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N0"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP305">AP305</a> This section contains information only for nets that are external to FPGAs</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N1"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP305">AP305</a> The 'net_connections' reports in this section report only one cell or port per bin</span>
<span style="color:#800000; font-family: courier, monospace; font-weight: bold; font-size:16px"><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=AP346">AP346</a><a name="S6.1">Section 6.1</a> Routed Nets <a href="#SFrom6.1">Back</a>
</span>
<span>net_attribute -tdm_qualified 0 Addr[0]
net_connections -num_pins 2 Addr[0] \
   -sink_cell {FB1.uC Addr[0]}
global_route Addr[0] \
   -from TOP_IO_HT3_FB1_C6 -to {FB1.uC} -using TOP_IO_HT3_FB1_C6 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[63]
net_connections -num_pins 2 IMMID[63] \
   -sink_port {TOP_IO_HT3_FB1_A12 IMMID[63]}
global_route IMMID[63] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[62]
net_connections -num_pins 2 IMMID[62] \
   -sink_port {TOP_IO_HT3_FB1_A6 IMMID[62]}
global_route IMMID[62] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[61]
net_connections -num_pins 2 IMMID[61] \
   -sink_port {TOP_IO_HT3_FB1_A6 IMMID[61]}
global_route IMMID[61] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[59]
net_connections -num_pins 2 IMMID[59] \
   -sink_port {TOP_IO_HT3_FB1_A12 IMMID[59]}
global_route IMMID[59] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[52]
net_connections -num_pins 2 IMMID[52] \
   -sink_port {TOP_IO_HT3_FB1_D4 IMMID[52]}
global_route IMMID[52] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D4} -using TOP_IO_HT3_FB1_D4 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[51]
net_connections -num_pins 2 IMMID[51] \
   -sink_port {TOP_IO_HT3_FB1_A12 IMMID[51]}
global_route IMMID[51] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[49]
net_connections -num_pins 2 IMMID[49] \
   -sink_port {TOP_IO_HT3_FB1_A6 IMMID[49]}
global_route IMMID[49] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[48]
net_connections -num_pins 2 IMMID[48] \
   -sink_port {TOP_IO_HT3_FB1_A6 IMMID[48]}
global_route IMMID[48] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[47]
net_connections -num_pins 2 IMMID[47] \
   -sink_port {TOP_IO_HT3_FB1_A6 IMMID[47]}
global_route IMMID[47] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[46]
net_connections -num_pins 2 IMMID[46] \
   -sink_port {TOP_IO_HT3_FB1_A6 IMMID[46]}
global_route IMMID[46] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[42]
net_connections -num_pins 2 IMMID[42] \
   -sink_port {TOP_IO_HT3_FB1_A5 IMMID[42]}
global_route IMMID[42] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[41]
net_connections -num_pins 2 IMMID[41] \
   -sink_port {TOP_IO_HT3_FB1_A12 IMMID[41]}
global_route IMMID[41] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[40]
net_connections -num_pins 2 IMMID[40] \
   -sink_port {TOP_IO_HT3_FB1_A12 IMMID[40]}
global_route IMMID[40] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[39]
net_connections -num_pins 2 IMMID[39] \
   -sink_port {TOP_IO_HT3_FB1_A11 IMMID[39]}
global_route IMMID[39] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A11} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[37]
net_connections -num_pins 2 IMMID[37] \
   -sink_port {TOP_IO_HT3_FB1_A12 IMMID[37]}
global_route IMMID[37] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[36]
net_connections -num_pins 2 IMMID[36] \
   -sink_port {TOP_IO_HT3_FB1_A5 IMMID[36]}
global_route IMMID[36] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[35]
net_connections -num_pins 2 IMMID[35] \
   -sink_port {TOP_IO_HT3_FB1_A11 IMMID[35]}
global_route IMMID[35] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A11} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[30]
net_connections -num_pins 2 IMMID[30] \
   -sink_port {TOP_IO_HT3_FB1_A12 IMMID[30]}
global_route IMMID[30] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[29]
net_connections -num_pins 2 IMMID[29] \
   -sink_port {TOP_IO_HT3_FB1_A11 IMMID[29]}
global_route IMMID[29] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A11} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[27]
net_connections -num_pins 2 IMMID[27] \
   -sink_port {TOP_IO_HT3_FB1_D3 IMMID[27]}
global_route IMMID[27] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D3} -using TOP_IO_HT3_FB1_D3 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[25]
net_connections -num_pins 2 IMMID[25] \
   -sink_port {TOP_IO_HT3_FB1_A11 IMMID[25]}
global_route IMMID[25] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A11} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[24]
net_connections -num_pins 2 IMMID[24] \
   -sink_port {TOP_IO_HT3_FB1_A12 IMMID[24]}
global_route IMMID[24] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[23]
net_connections -num_pins 2 IMMID[23] \
   -sink_port {TOP_IO_HT3_FB1_D4 IMMID[23]}
global_route IMMID[23] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D4} -using TOP_IO_HT3_FB1_D4 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[21]
net_connections -num_pins 2 IMMID[21] \
   -sink_port {TOP_IO_HT3_FB1_D5 IMMID[21]}
global_route IMMID[21] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D5} -using TOP_IO_HT3_FB1_D5 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[18]
net_connections -num_pins 2 IMMID[18] \
   -sink_port {TOP_IO_HT3_FB1_A11 IMMID[18]}
global_route IMMID[18] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A11} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[16]
net_connections -num_pins 2 IMMID[16] \
   -sink_port {TOP_IO_HT3_FB1_A12 IMMID[16]}
global_route IMMID[16] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[14]
net_connections -num_pins 2 IMMID[14] \
   -sink_port {TOP_IO_HT3_FB1_A12 IMMID[14]}
global_route IMMID[14] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[13]
net_connections -num_pins 2 IMMID[13] \
   -sink_port {TOP_IO_HT3_FB1_A12 IMMID[13]}
global_route IMMID[13] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[19]
net_connections -num_pins 2 IMMID[19] \
   -sink_port {TOP_IO_HT3_FB1_A5 IMMID[19]}
global_route IMMID[19] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[15]
net_connections -num_pins 2 IMMID[15] \
   -sink_port {TOP_IO_HT3_FB1_A6 IMMID[15]}
global_route IMMID[15] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[22]
net_connections -num_pins 2 IMMID[22] \
   -sink_port {TOP_IO_HT3_FB1_A11 IMMID[22]}
global_route IMMID[22] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A11} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[61]
net_connections -num_pins 2 Addr[61] \
   -sink_cell {FB1.uA im1}
global_route Addr[61] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[60]
net_connections -num_pins 2 Addr[60] \
   -sink_cell {FB1.uA im1}
global_route Addr[60] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[59]
net_connections -num_pins 2 Addr[59] \
   -sink_cell {FB1.uA im1}
global_route Addr[59] \
   -from TOP_IO_HT3_FB1_A12 -to {FB1.uA} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[56]
net_connections -num_pins 2 Addr[56] \
   -sink_cell {FB1.uA im1}
global_route Addr[56] \
   -from TOP_IO_HT3_FB1_A6 -to {FB1.uA} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[54]
net_connections -num_pins 2 Addr[54] \
   -sink_cell {FB1.uA im1}
global_route Addr[54] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[49]
net_connections -num_pins 2 Addr[49] \
   -sink_cell {FB1.uA im1}
global_route Addr[49] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[48]
net_connections -num_pins 2 Addr[48] \
   -sink_cell {FB1.uA im1}
global_route Addr[48] \
   -from TOP_IO_HT3_FB1_A12 -to {FB1.uA} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[46]
net_connections -num_pins 2 Addr[46] \
   -sink_cell {FB1.uA im1}
global_route Addr[46] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[43]
net_connections -num_pins 2 Addr[43] \
   -sink_cell {FB1.uA im1}
global_route Addr[43] \
   -from TOP_IO_HT3_FB1_A6 -to {FB1.uA} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[41]
net_connections -num_pins 2 Addr[41] \
   -sink_cell {FB1.uA im1}
global_route Addr[41] \
   -from TOP_IO_HT3_FB1_A12 -to {FB1.uA} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[35]
net_connections -num_pins 2 Addr[35] \
   -sink_cell {FB1.uA im1}
global_route Addr[35] \
   -from TOP_IO_HT3_FB1_A6 -to {FB1.uA} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[34]
net_connections -num_pins 2 Addr[34] \
   -sink_cell {FB1.uA im1}
global_route Addr[34] \
   -from TOP_IO_HT3_FB1_A6 -to {FB1.uA} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[31]
net_connections -num_pins 2 Addr[31] \
   -sink_cell {FB1.uA im1}
global_route Addr[31] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[25]
net_connections -num_pins 2 Addr[25] \
   -sink_cell {FB1.uA im1}
global_route Addr[25] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[20]
net_connections -num_pins 2 Addr[20] \
   -sink_cell {FB1.uA im1}
global_route Addr[20] \
   -from TOP_IO_HT3_FB1_A6 -to {FB1.uA} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[18]
net_connections -num_pins 2 Addr[18] \
   -sink_cell {FB1.uA im1}
global_route Addr[18] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[15]
net_connections -num_pins 2 Addr[15] \
   -sink_cell {FB1.uA im1}
global_route Addr[15] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[14]
net_connections -num_pins 2 Addr[14] \
   -sink_cell {FB1.uA im1}
global_route Addr[14] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[13]
net_connections -num_pins 2 Addr[13] \
   -sink_cell {FB1.uA im1}
global_route Addr[13] \
   -from TOP_IO_HT3_FB1_A12 -to {FB1.uA} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[12]
net_connections -num_pins 2 Addr[12] \
   -sink_cell {FB1.uA im1}
global_route Addr[12] \
   -from TOP_IO_HT3_FB1_A6 -to {FB1.uA} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[11]
net_connections -num_pins 2 Addr[11] \
   -sink_cell {FB1.uA im1}
global_route Addr[11] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[10]
net_connections -num_pins 2 Addr[10] \
   -sink_cell {FB1.uA im1}
global_route Addr[10] \
   -from TOP_IO_HT3_FB1_A6 -to {FB1.uA} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[9]
net_connections -num_pins 2 Addr[9] \
   -sink_cell {FB1.uA im1}
global_route Addr[9] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[8]
net_connections -num_pins 2 Addr[8] \
   -sink_cell {FB1.uA im1}
global_route Addr[8] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[7]
net_connections -num_pins 2 Addr[7] \
   -sink_cell {FB1.uA im1}
global_route Addr[7] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[6]
net_connections -num_pins 2 Addr[6] \
   -sink_cell {FB1.uA im1}
global_route Addr[6] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[2]
net_connections -num_pins 2 Addr[2] \
   -sink_cell {FB1.uA im1}
global_route Addr[2] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[31]
net_connections -num_pins 2 in_instruc[31] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[31] \
   -from TOP_IO_HT3_FB1_A6 -to {FB1.uA} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[30]
net_connections -num_pins 2 in_instruc[30] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[30] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[25]
net_connections -num_pins 2 in_instruc[25] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[25] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[23]
net_connections -num_pins 2 in_instruc[23] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[23] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[22]
net_connections -num_pins 2 in_instruc[22] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[22] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[21]
net_connections -num_pins 2 in_instruc[21] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[21] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[20]
net_connections -num_pins 2 in_instruc[20] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[20] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[18]
net_connections -num_pins 2 in_instruc[18] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[18] \
   -from TOP_IO_HT3_FB1_A6 -to {FB1.uA} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[17]
net_connections -num_pins 2 in_instruc[17] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[17] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[16]
net_connections -num_pins 2 in_instruc[16] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[16] \
   -from TOP_IO_HT3_FB1_A12 -to {FB1.uA} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[15]
net_connections -num_pins 2 in_instruc[15] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[15] \
   -from TOP_IO_HT3_FB1_A12 -to {FB1.uA} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[14]
net_connections -num_pins 2 in_instruc[14] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[14] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[45]
net_connections -num_pins 2 Addr[45] \
   -sink_cell {FB1.uA im1}
global_route Addr[45] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[9]
net_connections -num_pins 2 in_instruc[9] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[9] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[4]
net_connections -num_pins 2 in_instruc[4] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[4] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[3]
net_connections -num_pins 2 in_instruc[3] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[3] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[2]
net_connections -num_pins 2 in_instruc[2] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[2] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[55]
net_connections -num_pins 2 IMMID[55] \
   -sink_port {TOP_IO_HT3_FB1_A5 IMMID[55]}
global_route IMMID[55] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[1]
net_connections -num_pins 2 in_instruc[1] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[1] \
   -from TOP_IO_HT3_FB1_A12 -to {FB1.uA} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[44]
net_connections -num_pins 2 IMMID[44] \
   -sink_port {TOP_IO_HT3_FB1_A12 IMMID[44]}
global_route IMMID[44] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[0]
net_connections -num_pins 2 in_instruc[0] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[0] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[63]
net_connections -num_pins 2 Addr[63] \
   -sink_cell {FB1.uA im1}
global_route Addr[63] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[13]
net_connections -num_pins 2 in_instruc[13] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[13] \
   -from TOP_IO_HT3_FB1_A12 -to {FB1.uA} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[28]
net_connections -num_pins 2 Addr[28] \
   -sink_cell {FB1.uA im1}
global_route Addr[28] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[26]
net_connections -num_pins 2 IMMID[26] \
   -sink_port {TOP_IO_HT3_FB1_A11 IMMID[26]}
global_route IMMID[26] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A11} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[37]
net_connections -num_pins 2 Addr[37] \
   -sink_cell {FB1.uA im1}
global_route Addr[37] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[63]
net_connections -num_pins 4 PC[63] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A12 PC[63]}
global_route PC[63] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[62]
net_connections -num_pins 4 PC[62] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A12 PC[62]}
global_route PC[62] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[61]
net_connections -num_pins 4 PC[61] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A12 PC[61]}
global_route PC[61] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[56]
net_connections -num_pins 4 PC[56] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A12 PC[56]}
global_route PC[56] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[53]
net_connections -num_pins 4 PC[53] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A6 PC[53]}
global_route PC[53] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[48]
net_connections -num_pins 4 PC[48] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A5 PC[48]}
global_route PC[48] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[45]
net_connections -num_pins 4 PC[45] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A11 PC[45]}
global_route PC[45] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A11} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[43]
net_connections -num_pins 2 IMMID[43] \
   -sink_port {TOP_IO_HT3_FB1_A11 IMMID[43]}
global_route IMMID[43] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A11} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[43]
net_connections -num_pins 4 PC[43] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A11 PC[43]}
global_route PC[43] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A11} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[41]
net_connections -num_pins 4 PC[41] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A6 PC[41]}
global_route PC[41] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[40]
net_connections -num_pins 4 PC[40] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A6 PC[40]}
global_route PC[40] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[37]
net_connections -num_pins 4 PC[37] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A6 PC[37]}
global_route PC[37] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[33]
net_connections -num_pins 4 PC[33] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A12 PC[33]}
global_route PC[33] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[5]
net_connections -num_pins 2 Addr[5] \
   -sink_cell {FB1.uA im1}
global_route Addr[5] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[32]
net_connections -num_pins 4 PC[32] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A5 PC[32]}
global_route PC[32] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[31]
net_connections -num_pins 4 PC[31] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A12 PC[31]}
global_route PC[31] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[30]
net_connections -num_pins 4 PC[30] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A6 PC[30]}
global_route PC[30] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[51]
net_connections -num_pins 2 Addr[51] \
   -sink_cell {FB1.uA im1}
global_route Addr[51] \
   -from TOP_IO_HT3_FB1_A6 -to {FB1.uA} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[29]
net_connections -num_pins 4 PC[29] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A6 PC[29]}
global_route PC[29] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[28]
net_connections -num_pins 4 PC[28] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A5 PC[28]}
global_route PC[28] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[27]
net_connections -num_pins 4 PC[27] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A11 PC[27]}
global_route PC[27] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A11} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[26]
net_connections -num_pins 4 PC[26] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A5 PC[26]}
global_route PC[26] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[24]
net_connections -num_pins 4 PC[24] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A12 PC[24]}
global_route PC[24] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[23]
net_connections -num_pins 4 PC[23] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A11 PC[23]}
global_route PC[23] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A11} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[22]
net_connections -num_pins 4 PC[22] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A11 PC[22]}
global_route PC[22] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A11} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[39]
net_connections -num_pins 2 Addr[39] \
   -sink_cell {FB1.uA im1}
global_route Addr[39] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[21]
net_connections -num_pins 4 PC[21] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A11 PC[21]}
global_route PC[21] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A11} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[17]
net_connections -num_pins 4 PC[17] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A5 PC[17]}
global_route PC[17] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[16]
net_connections -num_pins 4 PC[16] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A5 PC[16]}
global_route PC[16] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[14]
net_connections -num_pins 4 PC[14] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A6 PC[14]}
global_route PC[14] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[12]
net_connections -num_pins 4 PC[12] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A12 PC[12]}
global_route PC[12] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[19]
net_connections -num_pins 4 PC[19] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A6 PC[19]}
global_route PC[19] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[11]
net_connections -num_pins 4 PC[11] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A5 PC[11]}
global_route PC[11] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[10]
net_connections -num_pins 4 PC[10] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A5 PC[10]}
global_route PC[10] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[6]
net_connections -num_pins 5 PC[6] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A5 PC[6]}
global_route PC[6] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[7]
net_connections -num_pins 4 PC[7] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A6 PC[7]}
global_route PC[7] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[4]
net_connections -num_pins 5 PC[4] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A12 PC[4]}
global_route PC[4] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[12]
net_connections -num_pins 2 in_instruc[12] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[12] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[3]
net_connections -num_pins 5 PC[3] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A12 PC[3]}
global_route PC[3] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[26]
net_connections -num_pins 2 in_instruc[26] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[26] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[2]
net_connections -num_pins 5 PC[2] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A11 PC[2]}
global_route PC[2] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A11} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[63]
net_connections -num_pins 3 ADDOUTID[63] \
   -sink_port {TOP_IO_HT3_FB1_B7 ADDOUTID[63]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[63]
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B7)->TOP_IO_HT3_FB1_B7 (L 1)
global_route ADDOUTID[63] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[62]
net_connections -num_pins 3 ADDOUTID[62] \
   -sink_port {TOP_IO_HT3_FB1_B8 ADDOUTID[62]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[62]
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B8)->TOP_IO_HT3_FB1_B8 (L 1)
global_route ADDOUTID[62] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[61]
net_connections -num_pins 3 ADDOUTID[61] \
   -sink_port {TOP_IO_HT3_FB1_B8 ADDOUTID[61]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[61]
# FB1.uB (R) (L 0)->(FB1_A1_B19_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B8)->TOP_IO_HT3_FB1_B8 (L 1)
global_route ADDOUTID[61] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[59]
net_connections -num_pins 3 ADDOUTID[59] \
   -sink_port {TOP_IO_HT3_FB1_B5 ADDOUTID[59]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[59]
# FB1.uB (R) (L 0)->(T_FB1.uA_FB1.uB_2)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 1)
global_route ADDOUTID[59] \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_2 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[53]
net_connections -num_pins 3 ADDOUTID[53] \
   -sink_port {TOP_IO_HT3_FB1_B8 ADDOUTID[53]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[53]
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B8)->TOP_IO_HT3_FB1_B8 (L 1)
global_route ADDOUTID[53] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[50]
net_connections -num_pins 3 ADDOUTID[50] \
   -sink_port {TOP_IO_HT3_FB1_B5 ADDOUTID[50]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[50]
# FB1.uB (R) (L 0)->(FB1_A1_B19_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 1)
global_route ADDOUTID[50] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[45]
net_connections -num_pins 2 IMMID[45] \
   -sink_port {TOP_IO_HT3_FB1_A12 IMMID[45]}
global_route IMMID[45] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[46]
net_connections -num_pins 3 ADDOUTID[46] \
   -sink_port {TOP_IO_HT3_FB1_B7 ADDOUTID[46]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[46]
# FB1.uB (R) (L 0)->(FB1_A1_B19_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B7)->TOP_IO_HT3_FB1_B7 (L 1)
global_route ADDOUTID[46] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[44]
net_connections -num_pins 3 ADDOUTID[44] \
   -sink_port {TOP_IO_HT3_FB1_B7 ADDOUTID[44]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[44]
# FB1.uB (R) (L 0)->(T_FB1.uA_FB1.uB_2)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B7)->TOP_IO_HT3_FB1_B7 (L 1)
global_route ADDOUTID[44] \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_2 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[43]
net_connections -num_pins 3 ADDOUTID[43] \
   -sink_port {TOP_IO_HT3_FB1_B7 ADDOUTID[43]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[43]
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B7)->TOP_IO_HT3_FB1_B7 (L 1)
global_route ADDOUTID[43] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[3]
net_connections -num_pins 2 Addr[3] \
   -sink_cell {FB1.uA im1}
global_route Addr[3] \
   -from TOP_IO_HT3_FB1_A6 -to {FB1.uA} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[42]
net_connections -num_pins 3 ADDOUTID[42] \
   -sink_port {TOP_IO_HT3_FB1_B7 ADDOUTID[42]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[42]
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B7)->TOP_IO_HT3_FB1_B7 (L 1)
global_route ADDOUTID[42] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[41]
net_connections -num_pins 3 ADDOUTID[41] \
   -sink_port {TOP_IO_HT3_FB1_B8 ADDOUTID[41]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[41]
# FB1.uB (R) (L 0)->(FB1_A1_B19_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B8)->TOP_IO_HT3_FB1_B8 (L 1)
global_route ADDOUTID[41] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[40]
net_connections -num_pins 3 ADDOUTID[40] \
   -sink_port {TOP_IO_HT3_FB1_B7 ADDOUTID[40]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[40]
# FB1.uB (R) (L 0)->(FB1_A1_B19_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B7)->TOP_IO_HT3_FB1_B7 (L 1)
global_route ADDOUTID[40] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[37]
net_connections -num_pins 3 ADDOUTID[37] \
   -sink_port {TOP_IO_HT3_FB1_B8 ADDOUTID[37]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[37]
# FB1.uB (R) (L 0)->(FB1_A1_B19_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B8)->TOP_IO_HT3_FB1_B8 (L 1)
global_route ADDOUTID[37] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[35]
net_connections -num_pins 3 ADDOUTID[35] \
   -sink_port {TOP_IO_HT3_FB1_B8 ADDOUTID[35]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[35]
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B8)->TOP_IO_HT3_FB1_B8 (L 1)
global_route ADDOUTID[35] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[33]
net_connections -num_pins 3 ADDOUTID[33] \
   -sink_port {TOP_IO_HT3_FB1_B5 ADDOUTID[33]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[33]
# FB1.uB (R) (L 0)->(FB1_A1_B19_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 1)
global_route ADDOUTID[33] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[28]
net_connections -num_pins 3 ADDOUTID[28] \
   -sink_port {TOP_IO_HT3_FB1_B5 ADDOUTID[28]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[28]
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 1)
global_route ADDOUTID[28] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[26]
net_connections -num_pins 3 ADDOUTID[26] \
   -sink_port {TOP_IO_HT3_FB1_B7 ADDOUTID[26]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[26]
# FB1.uB (R) (L 0)->(FB1_A1_B19_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B7)->TOP_IO_HT3_FB1_B7 (L 1)
global_route ADDOUTID[26] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[24]
net_connections -num_pins 3 ADDOUTID[24] \
   -sink_port {TOP_IO_HT3_FB1_B5 ADDOUTID[24]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[24]
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 1)
global_route ADDOUTID[24] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[20]
net_connections -num_pins 3 ADDOUTID[20] \
   -sink_port {TOP_IO_HT3_FB1_B5 ADDOUTID[20]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[20]
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 1)
global_route ADDOUTID[20] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[19]
net_connections -num_pins 3 ADDOUTID[19] \
   -sink_port {TOP_IO_HT3_FB1_B6 ADDOUTID[19]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[19]
# FB1.uB (R) (L 0)->(FB1_A1_B19_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B6)->TOP_IO_HT3_FB1_B6 (L 1)
global_route ADDOUTID[19] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[15]
net_connections -num_pins 3 ADDOUTID[15] \
   -sink_port {TOP_IO_HT3_FB1_B5 ADDOUTID[15]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[15]
# FB1.uB (R) (L 0)->(FB1_A1_B19_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 1)
global_route ADDOUTID[15] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[13]
net_connections -num_pins 3 ADDOUTID[13] \
   -sink_port {TOP_IO_HT3_FB1_B6 ADDOUTID[13]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[13]
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B6)->TOP_IO_HT3_FB1_B6 (L 1)
global_route ADDOUTID[13] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[11]
net_connections -num_pins 3 ADDOUTID[11] \
   -sink_port {TOP_IO_HT3_FB1_B7 ADDOUTID[11]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[11]
# FB1.uB (R) (L 0)->(FB1_A1_B19_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B7)->TOP_IO_HT3_FB1_B7 (L 1)
global_route ADDOUTID[11] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[8]
net_connections -num_pins 3 ADDOUTID[8] \
   -sink_port {TOP_IO_HT3_FB1_B6 ADDOUTID[8]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[8]
# FB1.uB (R) (L 0)->(T_FB1.uA_FB1.uB_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B6)->TOP_IO_HT3_FB1_B6 (L 1)
global_route ADDOUTID[8] \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[7]
net_connections -num_pins 3 ADDOUTID[7] \
   -sink_port {TOP_IO_HT3_FB1_B5 ADDOUTID[7]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[7]
# FB1.uB (R) (L 0)->(FB1_A2_B20)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 1)
global_route ADDOUTID[7] \
   -from FB1.uB -to {FB1.uA} -using FB1_A2_B20 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[6]
net_connections -num_pins 3 ADDOUTID[6] \
   -sink_port {TOP_IO_HT3_FB1_B7 ADDOUTID[6]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[6]
# FB1.uB (R) (L 0)->(FB1_A2_B20)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B7)->TOP_IO_HT3_FB1_B7 (L 1)
global_route ADDOUTID[6] \
   -from FB1.uB -to {FB1.uA} -using FB1_A2_B20 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[4]
net_connections -num_pins 3 ADDOUTID[4] \
   -sink_port {TOP_IO_HT3_FB1_B6 ADDOUTID[4]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[4]
# FB1.uB (R) (L 0)->(FB1_A3_B21)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B6)->TOP_IO_HT3_FB1_B6 (L 1)
global_route ADDOUTID[4] \
   -from FB1.uB -to {FB1.uA} -using FB1_A3_B21 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 2 PCID[59] \
   -sink_cell {FB1.uB adder2}
global_route PCID[59] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 2 PCID[57] \
   -sink_cell {FB1.uB adder2}
global_route PCID[57] \
   -from FB1.uA -to {FB1.uB} -using FB1_A3_B21 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[54] \
   -sink_cell {FB1.uB adder2}
global_route PCID[54] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 2 PCID[53] \
   -sink_cell {FB1.uB adder2}
global_route PCID[53] \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[52] \
   -sink_cell {FB1.uB adder2}
global_route PCID[52] \
   -from FB1.uA -to {FB1.uB} -using FB1_A3_B21 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[51] \
   -sink_cell {FB1.uB adder2}
global_route PCID[51] \
   -from FB1.uA -to {FB1.uB} -using FB1_A4_B22 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[49] \
   -sink_cell {FB1.uB adder2}
global_route PCID[49] \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[46] \
   -sink_cell {FB1.uB adder2}
global_route PCID[46] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 2 PCID[45] \
   -sink_cell {FB1.uB adder2}
global_route PCID[45] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[43] \
   -sink_cell {FB1.uB adder2}
global_route PCID[43] \
   -from FB1.uA -to {FB1.uB} -using FB1_A3_B21 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[42] \
   -sink_cell {FB1.uB adder2}
global_route PCID[42] \
   -from FB1.uA -to {FB1.uB} -using FB1_A4_B22 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[39] \
   -sink_cell {FB1.uB adder2}
global_route PCID[39] \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[37] \
   -sink_cell {FB1.uB adder2}
global_route PCID[37] \
   -from FB1.uA -to {FB1.uB} -using FB1_A4_B22 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[36] \
   -sink_cell {FB1.uB adder2}
global_route PCID[36] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[34] \
   -sink_cell {FB1.uB adder2}
global_route PCID[34] \
   -from FB1.uA -to {FB1.uB} -using FB1_A3_B21 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[31] \
   -sink_cell {FB1.uB adder2}
global_route PCID[31] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[30] \
   -sink_cell {FB1.uB adder2}
global_route PCID[30] \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[26] \
   -sink_cell {FB1.uB adder2}
global_route PCID[26] \
   -from FB1.uA -to {FB1.uB} -using FB1_A3_B21 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[23] \
   -sink_cell {FB1.uB adder2}
global_route PCID[23] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[22] \
   -sink_cell {FB1.uB adder2}
global_route PCID[22] \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[20] \
   -sink_cell {FB1.uB adder2}
global_route PCID[20] \
   -from FB1.uA -to {FB1.uB} -using FB1_A4_B22 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[17] \
   -sink_cell {FB1.uB adder2}
global_route PCID[17] \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[9] \
   -sink_cell {FB1.uB adder2}
global_route PCID[9] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[7] \
   -sink_cell {FB1.uB adder2}
global_route PCID[7] \
   -from FB1.uA -to {FB1.uB} -using FB1_A3_B21 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[5] \
   -sink_cell {FB1.uB adder2}
global_route PCID[5] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[4] \
   -sink_cell {FB1.uB adder2}
global_route PCID[4] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 2 PCID[3] \
   -sink_cell {FB1.uB adder2}
global_route PCID[3] \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[2] \
   -sink_cell {FB1.uB adder2}
global_route PCID[2] \
   -from FB1.uA -to {FB1.uB} -using FB1_A3_B21 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 INSTRUCID[5] \
   -sink_cell {FB1.uB immgen1}
global_route INSTRUCID[5] -multi_hop 2 \
   -from FB1.uA -to {FB1.uB} -using FB1_A3_B21 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 INSTRUCID[4] \
   -sink_cell {FB1.uB immgen1}
global_route INSTRUCID[4] -multi_hop 2 \
   -from FB1.uA -to {FB1.uB} -using FB1_A4_B22 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 INSTRUCID[3] \
   -sink_cell {FB1.uB immgen1}
global_route INSTRUCID[3] -multi_hop 2 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 4 INSTRUCID[2] \
   -sink_cell {FB1.uB immgen1}
global_route INSTRUCID[2] -multi_hop 2 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[44] \
   -sink_cell {FB1.uB adder2}
global_route PCID[44] \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 PC[20]
net_connections -num_pins 4 PC[20] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A6 PC[20]}
global_route PC[20] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_connections -num_pins 2 PCID[27] \
   -sink_cell {FB1.uB adder2}
global_route PCID[27] \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ADDOUTID[9]
net_connections -num_pins 3 ADDOUTID[9] \
   -sink_port {TOP_IO_HT3_FB1_B8 ADDOUTID[9]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[9]
# FB1.uB (R) (L 0)->(T_FB1.uA_FB1.uB_3)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B8)->TOP_IO_HT3_FB1_B8 (L 1)
global_route ADDOUTID[9] \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[28]
net_connections -num_pins 2 in_instruc[28] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[28] \
   -from TOP_IO_HT3_FB1_A6 -to {FB1.uA} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[58]
net_connections -num_pins 4 PC[58] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A5 PC[58]}
global_route PC[58] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[59]
net_connections -num_pins 4 PC[59] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A12 PC[59]}
global_route PC[59] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[24]
net_connections -num_pins 2 in_instruc[24] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[24] \
   -from TOP_IO_HT3_FB1_A6 -to {FB1.uA} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_connections -num_pins 2 PCID[10] \
   -sink_cell {FB1.uB adder2}
global_route PCID[10] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 5 INSTRUCID[24] \
   -sink_cell {FB1.uB immgen1}
global_route INSTRUCID[24] -multi_hop 2 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 5 INSTRUCID[20] \
   -sink_cell {FB1.uB immgen1}
global_route INSTRUCID[20] -multi_hop 2 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 2 INSTRUCID[13] \
   -sink_cell {FB1.uB idex1}
global_route INSTRUCID[13] \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 INSTRUCID[12] \
   -sink_cell {FB1.uB idex1}
global_route INSTRUCID[12] \
   -from FB1.uA -to {FB1.uB} -using FB1_A3_B21 -tdm HSTDMSE -ratio 4

net_connections -num_pins 3 INSTRUCID[26] \
   -sink_cell {FB1.uB immgen1}
global_route INSTRUCID[26] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 3 INSTRUCID[9] \
   -sink_cell {FB1.uB immgen1}
global_route INSTRUCID[9] \
   -from FB1.uA -to {FB1.uB} -using FB1_A4_B22 -tdm HSTDMSE -ratio 4

net_connections -num_pins 3 INSTRUCID[8] \
   -sink_cell {FB1.uB immgen1}
global_route INSTRUCID[8] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 3 INSTRUCID[7] \
   -sink_cell {FB1.uB immgen1}
global_route INSTRUCID[7] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[9]
net_connections -num_pins 4 IMMID[9] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 IMMID[9]}
global_route IMMID[9] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[5]
net_connections -num_pins 4 IMMID[5] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 IMMID[5]}
global_route IMMID[5] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[4]
net_connections -num_pins 4 IMMID[4] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 IMMID[4]}
global_route IMMID[4] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[0]
net_connections -num_pins 4 IMMID[0] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 IMMID[0]}
global_route IMMID[0] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[62]
net_connections -num_pins 4 RD2ID[62] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD2ID[62]}
global_route RD2ID[62] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[16]
net_connections -num_pins 3 ADDOUTID[16] \
   -sink_port {TOP_IO_HT3_FB1_B7 ADDOUTID[16]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[16]
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B7)->TOP_IO_HT3_FB1_B7 (L 1)
global_route ADDOUTID[16] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[61]
net_connections -num_pins 4 RD2ID[61] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD2ID[61]}
global_route RD2ID[61] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[59]
net_connections -num_pins 4 RD2ID[59] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD2ID[59]}
global_route RD2ID[59] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[58]
net_connections -num_pins 4 RD2ID[58] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD2ID[58]}
global_route RD2ID[58] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[57]
net_connections -num_pins 4 RD2ID[57] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD2ID[57]}
global_route RD2ID[57] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[54]
net_connections -num_pins 4 RD2ID[54] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD2ID[54]}
global_route RD2ID[54] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[53]
net_connections -num_pins 4 RD2ID[53] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD2ID[53]}
global_route RD2ID[53] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[40]
net_connections -num_pins 2 Addr[40] \
   -sink_cell {FB1.uA im1}
global_route Addr[40] \
   -from TOP_IO_HT3_FB1_A6 -to {FB1.uA} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[50]
net_connections -num_pins 4 RD2ID[50] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD2ID[50]}
global_route RD2ID[50] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[44]
net_connections -num_pins 4 RD2ID[44] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD2ID[44]}
global_route RD2ID[44] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[43]
net_connections -num_pins 4 RD2ID[43] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD2ID[43]}
global_route RD2ID[43] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[40]
net_connections -num_pins 4 RD2ID[40] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD2ID[40]}
global_route RD2ID[40] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[38]
net_connections -num_pins 4 RD2ID[38] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD2ID[38]}
global_route RD2ID[38] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[37]
net_connections -num_pins 4 RD2ID[37] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD2ID[37]}
global_route RD2ID[37] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[36]
net_connections -num_pins 4 RD2ID[36] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD2ID[36]}
global_route RD2ID[36] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[34]
net_connections -num_pins 4 RD2ID[34] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD2ID[34]}
global_route RD2ID[34] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[33]
net_connections -num_pins 4 RD2ID[33] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD2ID[33]}
global_route RD2ID[33] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[32]
net_connections -num_pins 4 RD2ID[32] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD2ID[32]}
global_route RD2ID[32] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[29]
net_connections -num_pins 4 RD2ID[29] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD2ID[29]}
global_route RD2ID[29] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[26]
net_connections -num_pins 4 RD2ID[26] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD2ID[26]}
global_route RD2ID[26] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[20]
net_connections -num_pins 4 RD2ID[20] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD2ID[20]}
global_route RD2ID[20] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[44]
net_connections -num_pins 2 Addr[44] \
   -sink_cell {FB1.uA im1}
global_route Addr[44] \
   -from TOP_IO_HT3_FB1_A6 -to {FB1.uA} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[18]
net_connections -num_pins 4 RD2ID[18] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD2ID[18]}
global_route RD2ID[18] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[16]
net_connections -num_pins 4 RD2ID[16] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD2ID[16]}
global_route RD2ID[16] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[15]
net_connections -num_pins 4 PC[15] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A5 PC[15]}
global_route PC[15] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[11]
net_connections -num_pins 4 RD2ID[11] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD2ID[11]}
global_route RD2ID[11] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[8]
net_connections -num_pins 4 RD2ID[8] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD2ID[8]}
global_route RD2ID[8] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[36]
net_connections -num_pins 4 PC[36] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A5 PC[36]}
global_route PC[36] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[6]
net_connections -num_pins 4 RD2ID[6] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD2ID[6]}
global_route RD2ID[6] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[4]
net_connections -num_pins 4 RD2ID[4] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD2ID[4]}
global_route RD2ID[4] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[2]
net_connections -num_pins 4 RD2ID[2] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD2ID[2]}
global_route RD2ID[2] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[1]
net_connections -num_pins 4 RD2ID[1] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD2ID[1]}
global_route RD2ID[1] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[57]
net_connections -num_pins 4 RD1ID[57] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD1ID[57]}
global_route RD1ID[57] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[53]
net_connections -num_pins 4 RD1ID[53] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD1ID[53]}
global_route RD1ID[53] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[52]
net_connections -num_pins 4 RD1ID[52] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD1ID[52]}
global_route RD1ID[52] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[46]
net_connections -num_pins 4 RD1ID[46] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD1ID[46]}
global_route RD1ID[46] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[42]
net_connections -num_pins 4 RD1ID[42] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD1ID[42]}
global_route RD1ID[42] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[38]
net_connections -num_pins 4 RD1ID[38] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD1ID[38]}
global_route RD1ID[38] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[41]
net_connections -num_pins 4 RD1ID[41] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD1ID[41]}
global_route RD1ID[41] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[36]
net_connections -num_pins 4 RD1ID[36] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD1ID[36]}
global_route RD1ID[36] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[33]
net_connections -num_pins 4 RD1ID[33] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD1ID[33]}
global_route RD1ID[33] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[31]
net_connections -num_pins 4 RD1ID[31] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD1ID[31]}
global_route RD1ID[31] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[27]
net_connections -num_pins 4 RD1ID[27] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD1ID[27]}
global_route RD1ID[27] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[25]
net_connections -num_pins 4 RD1ID[25] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD1ID[25]}
global_route RD1ID[25] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[44]
net_connections -num_pins 4 RD1ID[44] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD1ID[44]}
global_route RD1ID[44] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[22]
net_connections -num_pins 4 RD1ID[22] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD1ID[22]}
global_route RD1ID[22] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[18]
net_connections -num_pins 4 RD1ID[18] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD1ID[18]}
global_route RD1ID[18] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[10]
net_connections -num_pins 4 IMMID[10] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 IMMID[10]}
global_route IMMID[10] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[28]
net_connections -num_pins 4 RD1ID[28] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD1ID[28]}
global_route RD1ID[28] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[17]
net_connections -num_pins 4 RD1ID[17] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD1ID[17]}
global_route RD1ID[17] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[49]
net_connections -num_pins 4 RD2ID[49] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD2ID[49]}
global_route RD2ID[49] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[15]
net_connections -num_pins 4 RD1ID[15] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD1ID[15]}
global_route RD1ID[15] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[9]
net_connections -num_pins 4 RD1ID[9] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD1ID[9]}
global_route RD1ID[9] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[4]
net_connections -num_pins 4 RD1ID[4] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD1ID[4]}
global_route RD1ID[4] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[2]
net_connections -num_pins 4 RD1ID[2] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD1ID[2]}
global_route RD1ID[2] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[33]
net_connections -num_pins 2 IMMID[33] \
   -sink_port {TOP_IO_HT3_FB1_A6 IMMID[33]}
global_route IMMID[33] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[1]
net_connections -num_pins 4 RD1ID[1] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD1ID[1]}
global_route RD1ID[1] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[39]
net_connections -num_pins 4 RD1ID[39] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD1ID[39]}
global_route RD1ID[39] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[32]
net_connections -num_pins 2 Addr[32] \
   -sink_cell {FB1.uA im1}
global_route Addr[32] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_connections -num_pins 3 INSTRUCID[29] \
   -sink_cell {FB1.uB immgen1}
global_route INSTRUCID[29] \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[61]
net_connections -num_pins 4 RD1ID[61] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD1ID[61]}
global_route RD1ID[61] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[46]
net_connections -num_pins 4 RD2ID[46] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD2ID[46]}
global_route RD2ID[46] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 4 INSTRUCID[6] \
   -sink_cell {FB1.uB immgen1}
global_route INSTRUCID[6] -multi_hop 2 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 PC[38]
net_connections -num_pins 4 PC[38] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A11 PC[38]}
global_route PC[38] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A11} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_connections -num_pins 2 RD1EX[63] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[63] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 IMMID[58]
net_connections -num_pins 2 IMMID[58] \
   -sink_port {TOP_IO_HT3_FB1_A6 IMMID[58]}
global_route IMMID[58] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_connections -num_pins 2 RD1EX[62] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[62] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[60] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[60] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[54] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[54] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 Addr[38]
net_connections -num_pins 2 Addr[38] \
   -sink_cell {FB1.uA im1}
global_route Addr[38] \
   -from TOP_IO_HT3_FB1_A6 -to {FB1.uA} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[7]
net_connections -num_pins 2 in_instruc[7] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[7] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_connections -num_pins 2 RD1EX[52] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[52] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[60] \
   -sink_cell {FB1.uB adder2}
global_route PCID[60] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[50] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[50] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[47] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[47] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[6]
net_connections -num_pins 4 RD1ID[6] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD1ID[6]}
global_route RD1ID[6] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_connections -num_pins 2 RD1EX[46] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[46] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[42] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[42] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[30]
net_connections -num_pins 4 RD1ID[30] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD1ID[30]}
global_route RD1ID[30] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_connections -num_pins 3 INSTRUCID[31] \
   -sink_cell {FB1.uB immgen1}
global_route INSTRUCID[31] -multi_hop 2 \
   -from FB1.uA -to {FB1.uB} -using FB1_A4_B22 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[41] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[41] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 Addr[1]
net_connections -num_pins 2 Addr[1] \
   -sink_cell {FB1.uC Addr[1]}
global_route Addr[1] \
   -from TOP_IO_HT3_FB1_C8 -to {FB1.uC} -using TOP_IO_HT3_FB1_C8 -tdm DIRECT

net_connections -num_pins 4 INSTRUCID[16] \
   -sink_cell {FB1.uB registers1}
global_route INSTRUCID[16] -multi_hop 2 \
   -from FB1.uA -to {FB1.uB} -using FB1_A4_B22 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[40] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[40] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 Addr[55]
net_connections -num_pins 2 Addr[55] \
   -sink_cell {FB1.uA im1}
global_route Addr[55] \
   -from TOP_IO_HT3_FB1_A6 -to {FB1.uA} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[10]
net_connections -num_pins 3 ADDOUTID[10] \
   -sink_port {TOP_IO_HT3_FB1_B7 ADDOUTID[10]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[10]
# FB1.uB (R) (L 0)->(FB1_A1_B19_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B7)->TOP_IO_HT3_FB1_B7 (L 1)
global_route ADDOUTID[10] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_connections -num_pins 2 RD1EX[35] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[35] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[15] \
   -sink_cell {FB1.uB adder2}
global_route PCID[15] \
   -from FB1.uA -to {FB1.uB} -using FB1_A4_B22 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[34] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[34] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[33] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[33] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[32] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[32] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[31] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[31] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ADDOUTID[12]
net_connections -num_pins 3 ADDOUTID[12] \
   -sink_port {TOP_IO_HT3_FB1_B6 ADDOUTID[12]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[12]
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B6)->TOP_IO_HT3_FB1_B6 (L 1)
global_route ADDOUTID[12] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[58]
net_connections -num_pins 4 RD1ID[58] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD1ID[58]}
global_route RD1ID[58] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 2 RD1EX[28] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[28] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 PC[0]
net_connections -num_pins 4 PC[0] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A5 PC[0]}
global_route PC[0] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_connections -num_pins 2 PCID[8] \
   -sink_cell {FB1.uB adder2}
global_route PCID[8] \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[27] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[27] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[25] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[25] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[24] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[24] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[23] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[23] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[22] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[22] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 5 INSTRUCID[22] \
   -sink_cell {FB1.uB immgen1}
global_route INSTRUCID[22] -multi_hop 2 \
   -from FB1.uA -to {FB1.uB} -using FB1_A3_B21 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[21] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[21] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[20] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[20] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[19] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[19] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[17] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[17] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD2ID[3]
net_connections -num_pins 4 RD2ID[3] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD2ID[3]}
global_route RD2ID[3] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_connections -num_pins 2 PCID[21] \
   -sink_cell {FB1.uB adder2}
global_route PCID[21] \
   -from FB1.uA -to {FB1.uB} -using FB1_A3_B21 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[16] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[16] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ADDOUTID[39]
net_connections -num_pins 3 ADDOUTID[39] \
   -sink_port {TOP_IO_HT3_FB1_B6 ADDOUTID[39]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[39]
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B6)->TOP_IO_HT3_FB1_B6 (L 1)
global_route ADDOUTID[39] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 2 RD1EX[14] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[14] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[11] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[11] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[38] \
   -sink_cell {FB1.uB adder2}
global_route PCID[38] \
   -from FB1.uA -to {FB1.uB} -using FB1_A3_B21 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[8] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[8] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[32] \
   -sink_cell {FB1.uB adder2}
global_route PCID[32] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 2 RD1EX[4] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[4] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 PC[44]
net_connections -num_pins 4 PC[44] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A5 PC[44]}
global_route PC[44] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_connections -num_pins 3 INSTRUCID[27] \
   -sink_cell {FB1.uB immgen1}
global_route INSTRUCID[27] \
   -from FB1.uA -to {FB1.uB} -using FB1_A4_B22 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[1] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[1] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[10]
net_connections -num_pins 4 RD1ID[10] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD1ID[10]}
global_route RD1ID[10] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_connections -num_pins 2 RD2EX[62] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[62] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[14]
net_connections -num_pins 4 RD1ID[14] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD1ID[14]}
global_route RD1ID[14] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 2 RD2EX[61] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[61] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[60] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[60] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[59] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[59] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[58] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[58] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[57] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[57] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[54] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[54] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[51] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[51] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[50] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[50] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[49] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[49] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[47] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[47] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[43] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[43] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[45] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[45] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ADDOUTID[60]
net_connections -num_pins 3 ADDOUTID[60] \
   -sink_port {TOP_IO_HT3_FB1_B5 ADDOUTID[60]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[60]
# FB1.uB (R) (L 0)->(FB1_A1_B19_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 1)
global_route ADDOUTID[60] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 2 RD2EX[44] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[44] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[42] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[42] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[41] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[41] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[59]
net_connections -num_pins 4 RD1ID[59] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD1ID[59]}
global_route RD1ID[59] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[29]
net_connections -num_pins 2 Addr[29] \
   -sink_cell {FB1.uA im1}
global_route Addr[29] \
   -from TOP_IO_HT3_FB1_A12 -to {FB1.uA} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[27]
net_connections -num_pins 3 ADDOUTID[27] \
   -sink_port {TOP_IO_HT3_FB1_B8 ADDOUTID[27]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[27]
# FB1.uB (R) (L 0)->(FB1_A1_B19_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B8)->TOP_IO_HT3_FB1_B8 (L 1)
global_route ADDOUTID[27] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[16]
net_connections -num_pins 4 RD1ID[16] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD1ID[16]}
global_route RD1ID[16] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_connections -num_pins 2 RD2EX[40] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[40] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[39] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[39] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD2ID[25]
net_connections -num_pins 4 RD2ID[25] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD2ID[25]}
global_route RD2ID[25] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 2 RD2EX[38] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[38] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[37] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[37] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[33] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[33] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[32] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[32] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[58] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[58] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 in_instruc[10]
net_connections -num_pins 2 in_instruc[10] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[10] \
   -from TOP_IO_HT3_FB1_A6 -to {FB1.uA} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_connections -num_pins 2 RD2EX[30] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[30] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[28] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[28] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[21] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[21] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[19] \
   -sink_cell {FB1.uB adder2}
global_route PCID[19] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[20] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[20] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 Addr[58]
net_connections -num_pins 2 Addr[58] \
   -sink_cell {FB1.uA im1}
global_route Addr[58] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_connections -num_pins 2 RD2EX[18] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[18] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD2ID[14]
net_connections -num_pins 4 RD2ID[14] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD2ID[14]}
global_route RD2ID[14] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_connections -num_pins 2 RD2EX[17] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[17] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[15] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[15] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[14] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[14] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[49]
net_connections -num_pins 4 RD1ID[49] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD1ID[49]}
global_route RD1ID[49] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_connections -num_pins 2 RD2EX[13] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[13] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[9] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[9] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[6] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[6] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[5] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[5] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[4] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[4] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[2] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[2] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 IMMID[3]
net_connections -num_pins 4 IMMID[3] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 IMMID[3]}
global_route IMMID[3] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[50]
net_connections -num_pins 4 RD1ID[50] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD1ID[50]}
global_route RD1ID[50] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[35]
net_connections -num_pins 4 RD2ID[35] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD2ID[35]}
global_route RD2ID[35] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 2 RD2EX[1] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[1] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[55] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[55] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 in_instruc[11]
net_connections -num_pins 2 in_instruc[11] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[11] \
   -from TOP_IO_HT3_FB1_A12 -to {FB1.uA} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[19]
net_connections -num_pins 4 RD2ID[19] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD2ID[19]}
global_route RD2ID[19] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[50]
net_connections -num_pins 4 PC[50] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A12 PC[50]}
global_route PC[50] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[53]
net_connections -num_pins 2 IMMID[53] \
   -sink_port {TOP_IO_HT3_FB1_A11 IMMID[53]}
global_route IMMID[53] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A11} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[55]
net_connections -num_pins 4 PC[55] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A12 PC[55]}
global_route PC[55] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[34]
net_connections -num_pins 4 RD1ID[34] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD1ID[34]}
global_route RD1ID[34] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[31]
net_connections -num_pins 2 IMMID[31] \
   -sink_port {TOP_IO_HT3_FB1_A6 IMMID[31]}
global_route IMMID[31] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[49]
net_connections -num_pins 4 PC[49] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A11 PC[49]}
global_route PC[49] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A11} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[24]
net_connections -num_pins 4 RD2ID[24] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD2ID[24]}
global_route RD2ID[24] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[27]
net_connections -num_pins 4 RD2ID[27] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD2ID[27]}
global_route RD2ID[27] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[45]
net_connections -num_pins 4 RD2ID[45] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD2ID[45]}
global_route RD2ID[45] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 2 PCID[55] \
   -sink_cell {FB1.uB adder2}
global_route PCID[55] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[63] \
   -sink_cell {FB1.uB adder2}
global_route PCID[63] \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[62]
net_connections -num_pins 4 RD1ID[62] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD1ID[62]}
global_route RD1ID[62] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 4 INSTRUCID[17] \
   -sink_cell {FB1.uB registers1}
global_route INSTRUCID[17] -multi_hop 2 \
   -from FB1.uA -to {FB1.uB} -using FB1_A3_B21 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[24] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[24] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[54]
net_connections -num_pins 4 RD1ID[54] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD1ID[54]}
global_route RD1ID[54] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_connections -num_pins 2 RD1EX[57] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[57] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[19]
net_connections -num_pins 4 RD1ID[19] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD1ID[19]}
global_route RD1ID[19] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[2]
net_connections -num_pins 3 ADDOUTID[2] \
   -sink_port {TOP_IO_HT3_FB1_B8 ADDOUTID[2]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[2]
# FB1.uB (R) (L 0)->(FB1_A4_B22)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B8)->TOP_IO_HT3_FB1_B8 (L 1)
global_route ADDOUTID[2] \
   -from FB1.uB -to {FB1.uA} -using FB1_A4_B22 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_connections -num_pins 2 ALUSRCEX \
   -sink_cell {FB1.uC mux1}
global_route ALUSRCEX \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 IMMEX[12] \
   -sink_cell {FB1.uC mux1}
global_route IMMEX[12] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 IMMEX[11] \
   -sink_cell {FB1.uC mux1}
global_route IMMEX[11] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 IMMEX[10] \
   -sink_cell {FB1.uC mux1}
global_route IMMEX[10] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 IMMEX[8] \
   -sink_cell {FB1.uC mux1}
global_route IMMEX[8] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD2ID[12]
net_connections -num_pins 4 RD2ID[12] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD2ID[12]}
global_route RD2ID[12] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_connections -num_pins 2 RD2EX[48] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[48] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 IMMEX[7] \
   -sink_cell {FB1.uC mux1}
global_route IMMEX[7] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ADDOUTID[1]
net_connections -num_pins 3 ADDOUTID[1] \
   -sink_port {TOP_IO_HT3_FB1_B5 ADDOUTID[1]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[1]
# FB1.uB (R) (L 0)->(T_FB1.uA_FB1.uB_3)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 1)
global_route ADDOUTID[1] \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 2 IMMEX[4] \
   -sink_cell {FB1.uC mux1}
global_route IMMEX[4] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 IMMEX[1] \
   -sink_cell {FB1.uC mux1}
global_route IMMEX[1] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 Addr[16]
net_connections -num_pins 2 Addr[16] \
   -sink_cell {FB1.uA im1}
global_route Addr[16] \
   -from TOP_IO_HT3_FB1_A6 -to {FB1.uA} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_connections -num_pins 2 FUNC3EX[2] \
   -sink_cell {FB1.uC alucontrol}
global_route FUNC3EX[2] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[61] \
   -sink_cell {FB1.uB adder2}
global_route PCID[61] \
   -from FB1.uA -to {FB1.uB} -using FB1_A4_B22 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 FUNC3EX[1] \
   -sink_cell {FB1.uC alucontrol}
global_route FUNC3EX[1] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[18] \
   -sink_cell {FB1.uB adder2}
global_route PCID[18] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 2 FUNC3EX[0] \
   -sink_cell {FB1.uC alucontrol}
global_route FUNC3EX[0] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 FUNC7EX[5] \
   -sink_cell {FB1.uC alucontrol}
global_route FUNC7EX[5] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 FUNC7EX[4] \
   -sink_cell {FB1.uC alucontrol}
global_route FUNC7EX[4] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 3 INSTRUCID[28] \
   -sink_cell {FB1.uB immgen1}
global_route INSTRUCID[28] \
   -from FB1.uA -to {FB1.uB} -using FB1_A3_B21 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[3]
net_connections -num_pins 4 RD1ID[3] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD1ID[3]}
global_route RD1ID[3] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 2 FUNC7EX[2] \
   -sink_cell {FB1.uC alucontrol}
global_route FUNC7EX[2] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ADDOUTID[0]
net_connections -num_pins 3 ADDOUTID[0] \
   -sink_port {TOP_IO_HT3_FB1_B7 ADDOUTID[0]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[0]
# FB1.uB (R) (L 0)->(T_FB1.uA_FB1.uB_3)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B7)->TOP_IO_HT3_FB1_B7 (L 1)
global_route ADDOUTID[0] \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_connections -num_pins 2 FUNC7EX[0] \
   -sink_cell {FB1.uC alucontrol}
global_route FUNC7EX[0] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 IMMID[56]
net_connections -num_pins 2 IMMID[56] \
   -sink_port {TOP_IO_HT3_FB1_A6 IMMID[56]}
global_route IMMID[56] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_connections -num_pins 2 ALUOP2EX \
   -sink_cell {FB1.uC alucontrol}
global_route ALUOP2EX \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 ALUOP3EX \
   -sink_cell {FB1.uC alucontrol}
global_route ALUOP3EX \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[41] \
   -sink_cell {FB1.uB adder2}
global_route PCID[41] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 3 forwardB[1] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
global_route forwardB[1] -multi_hop 3 \
   -from FB1.uC -to {FB1.uB} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[20]
net_connections -num_pins 4 RD1ID[20] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD1ID[20]}
global_route RD1ID[20] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 3 forwardA[1] \
   -sink_cell {FB1.uC mux3_1_3} \
   -sink_cell {FB1.uB mux3_1_1}
global_route forwardA[1] -multi_hop 3 \
   -from FB1.uC -to {FB1.uB} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 IMMID[7]
net_connections -num_pins 4 IMMID[7] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 IMMID[7]}
global_route IMMID[7] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 3 forwardA[0] \
   -sink_cell {FB1.uC mux3_1_3} \
   -sink_cell {FB1.uB mux3_1_1}
global_route forwardA[0] -multi_hop 3 \
   -from FB1.uC -to {FB1.uB} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ADDOUTID[55]
net_connections -num_pins 3 ADDOUTID[55] \
   -sink_port {TOP_IO_HT3_FB1_B5 ADDOUTID[55]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[55]
# FB1.uB (R) (L 0)->(FB1_A1_B19_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 1)
global_route ADDOUTID[55] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 2 REGRS2_EX[4] \
   -sink_cell {FB1.uC forward1}
global_route REGRS2_EX[4] -multi_hop 3 \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 in_instruc[29]
net_connections -num_pins 2 in_instruc[29] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[29] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_connections -num_pins 2 REGRS2_EX[2] \
   -sink_cell {FB1.uC forward1}
global_route REGRS2_EX[2] -multi_hop 3 \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 REGRS2_EX[0] \
   -sink_cell {FB1.uC forward1}
global_route REGRS2_EX[0] -multi_hop 3 \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 REGRS1_EX[4] \
   -sink_cell {FB1.uC forward1}
global_route REGRS1_EX[4] -multi_hop 3 \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 Addr[62]
net_connections -num_pins 2 Addr[62] \
   -sink_cell {FB1.uA im1}
global_route Addr[62] \
   -from TOP_IO_HT3_FB1_A12 -to {FB1.uA} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_connections -num_pins 2 REGRS1_EX[3] \
   -sink_cell {FB1.uC forward1}
global_route REGRS1_EX[3] -multi_hop 3 \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 REGRS1_EX[2] \
   -sink_cell {FB1.uC forward1}
global_route REGRS1_EX[2] -multi_hop 3 \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 REGRS1_EX[1] \
   -sink_cell {FB1.uC forward1}
global_route REGRS1_EX[1] -multi_hop 3 \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ADDOUTID[51]
net_connections -num_pins 3 ADDOUTID[51] \
   -sink_port {TOP_IO_HT3_FB1_B5 ADDOUTID[51]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[51]
# FB1.uB (R) (L 0)->(FB1_A1_B19_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 1)
global_route ADDOUTID[51] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[22]
net_connections -num_pins 3 ADDOUTID[22] \
   -sink_port {TOP_IO_HT3_FB1_B8 ADDOUTID[22]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[22]
# FB1.uB (R) (L 0)->(FB1_A1_B19_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B8)->TOP_IO_HT3_FB1_B8 (L 1)
global_route ADDOUTID[22] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[38]
net_connections -num_pins 2 IMMID[38] \
   -sink_port {TOP_IO_HT3_FB1_A11 IMMID[38]}
global_route IMMID[38] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A11} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[9]
net_connections -num_pins 4 RD2ID[9] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD2ID[9]}
global_route RD2ID[9] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 2 RD2EX[43] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[43] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[26] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[26] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[46] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[46] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[23]
net_connections -num_pins 4 RD1ID[23] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD1ID[23]}
global_route RD1ID[23] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 2 RD2EX[19] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[19] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[2] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[2] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 Addr[47]
net_connections -num_pins 2 Addr[47] \
   -sink_cell {FB1.uA im1}
global_route Addr[47] \
   -from TOP_IO_HT3_FB1_A12 -to {FB1.uA} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[33]
net_connections -num_pins 2 Addr[33] \
   -sink_cell {FB1.uA im1}
global_route Addr[33] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[8]
net_connections -num_pins 4 IMMID[8] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 IMMID[8]}
global_route IMMID[8] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[28]
net_connections -num_pins 4 RD2ID[28] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD2ID[28]}
global_route RD2ID[28] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 2 REGWRITEEX \
   -sink_cell {FB1.uC exmem1}
global_route REGWRITEEX \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 3 WREX[1] \
   -sink_cell {FB1.uC exmem1} \
   -sink_cell {FB1.uB hazard1}
global_route WREX[1] \
   -from FB1.uB -to {FB1.uC} -using FB1_B1_C19 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[63]
net_connections -num_pins 3 ALUOUTEX[63] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C7 ALUOUTEX[63]}
global_route ALUOUTEX[63] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C7} -using TOP_IO_HT3_FB1_C7 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[53]
net_connections -num_pins 3 ALUOUTEX[53] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C5 ALUOUTEX[53]}
global_route ALUOUTEX[53] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C5} -using TOP_IO_HT3_FB1_C5 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[52]
net_connections -num_pins 3 ALUOUTEX[52] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C8 ALUOUTEX[52]}
global_route ALUOUTEX[52] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C8} -using TOP_IO_HT3_FB1_C8 -tdm DIRECT

net_connections -num_pins 3 WREX[3] \
   -sink_cell {FB1.uC exmem1} \
   -sink_cell {FB1.uB hazard1}
global_route WREX[3] \
   -from FB1.uB -to {FB1.uC} -using FB1_B1_C19 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[49]
net_connections -num_pins 3 ALUOUTEX[49] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C7 ALUOUTEX[49]}
global_route ALUOUTEX[49] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C7} -using TOP_IO_HT3_FB1_C7 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[46]
net_connections -num_pins 3 ALUOUTEX[46] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C7 ALUOUTEX[46]}
global_route ALUOUTEX[46] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C7} -using TOP_IO_HT3_FB1_C7 -tdm DIRECT

net_connections -num_pins 4 INSTRUCID[15] \
   -sink_cell {FB1.uB registers1}
global_route INSTRUCID[15] -multi_hop 2 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ALUOUTEX[44]
net_connections -num_pins 3 ALUOUTEX[44] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C7 ALUOUTEX[44]}
global_route ALUOUTEX[44] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C7} -using TOP_IO_HT3_FB1_C7 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[42]
net_connections -num_pins 3 ALUOUTEX[42] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C6 ALUOUTEX[42]}
global_route ALUOUTEX[42] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C6} -using TOP_IO_HT3_FB1_C6 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[39]
net_connections -num_pins 3 ALUOUTEX[39] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C6 ALUOUTEX[39]}
global_route ALUOUTEX[39] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C6} -using TOP_IO_HT3_FB1_C6 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[25]
net_connections -num_pins 4 PC[25] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A5 PC[25]}
global_route PC[25] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[37]
net_connections -num_pins 3 ALUOUTEX[37] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C7 ALUOUTEX[37]}
global_route ALUOUTEX[37] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C7} -using TOP_IO_HT3_FB1_C7 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[35]
net_connections -num_pins 3 ALUOUTEX[35] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C5 ALUOUTEX[35]}
global_route ALUOUTEX[35] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C5} -using TOP_IO_HT3_FB1_C5 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[32]
net_connections -num_pins 3 ALUOUTEX[32] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C6 ALUOUTEX[32]}
global_route ALUOUTEX[32] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C6} -using TOP_IO_HT3_FB1_C6 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[40]
net_connections -num_pins 3 ALUOUTEX[40] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C6 ALUOUTEX[40]}
global_route ALUOUTEX[40] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C6} -using TOP_IO_HT3_FB1_C6 -tdm DIRECT

net_connections -num_pins 2 RD2EX[8] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[8] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ALUOUTEX[28]
net_connections -num_pins 3 ALUOUTEX[28] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C6 ALUOUTEX[28]}
global_route ALUOUTEX[28] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C6} -using TOP_IO_HT3_FB1_C6 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[47]
net_connections -num_pins 3 ADDOUTID[47] \
   -sink_port {TOP_IO_HT3_FB1_B8 ADDOUTID[47]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[47]
# FB1.uB (R) (L 0)->(FB1_A1_B19_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B8)->TOP_IO_HT3_FB1_B8 (L 1)
global_route ADDOUTID[47] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[27]
net_connections -num_pins 3 ALUOUTEX[27] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C8 ALUOUTEX[27]}
global_route ALUOUTEX[27] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C8} -using TOP_IO_HT3_FB1_C8 -tdm DIRECT

net_connections -num_pins 2 PCID[50] \
   -sink_cell {FB1.uB adder2}
global_route PCID[50] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ALUOUTEX[45]
net_connections -num_pins 3 ALUOUTEX[45] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C8 ALUOUTEX[45]}
global_route ALUOUTEX[45] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C8} -using TOP_IO_HT3_FB1_C8 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[23]
net_connections -num_pins 3 ALUOUTEX[23] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C7 ALUOUTEX[23]}
global_route ALUOUTEX[23] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C7} -using TOP_IO_HT3_FB1_C7 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[22]
net_connections -num_pins 3 ALUOUTEX[22] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C7 ALUOUTEX[22]}
global_route ALUOUTEX[22] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C7} -using TOP_IO_HT3_FB1_C7 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[20]
net_connections -num_pins 3 ALUOUTEX[20] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C7 ALUOUTEX[20]}
global_route ALUOUTEX[20] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C7} -using TOP_IO_HT3_FB1_C7 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[18]
net_connections -num_pins 3 ALUOUTEX[18] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C6 ALUOUTEX[18]}
global_route ALUOUTEX[18] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C6} -using TOP_IO_HT3_FB1_C6 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[47]
net_connections -num_pins 4 RD2ID[47] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD2ID[47]}
global_route RD2ID[47] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[17]
net_connections -num_pins 3 ALUOUTEX[17] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C6 ALUOUTEX[17]}
global_route ALUOUTEX[17] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C6} -using TOP_IO_HT3_FB1_C6 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[16]
net_connections -num_pins 3 ALUOUTEX[16] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C8 ALUOUTEX[16]}
global_route ALUOUTEX[16] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C8} -using TOP_IO_HT3_FB1_C8 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[21]
net_connections -num_pins 3 ALUOUTEX[21] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C7 ALUOUTEX[21]}
global_route ALUOUTEX[21] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C7} -using TOP_IO_HT3_FB1_C7 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[29]
net_connections -num_pins 4 RD1ID[29] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD1ID[29]}
global_route RD1ID[29] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[63]
net_connections -num_pins 4 RD2ID[63] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD2ID[63]}
global_route RD2ID[63] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[15]
net_connections -num_pins 3 ALUOUTEX[15] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C5 ALUOUTEX[15]}
global_route ALUOUTEX[15] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C5} -using TOP_IO_HT3_FB1_C5 -tdm DIRECT

net_connections -num_pins 2 IMMEX[9] \
   -sink_cell {FB1.uC mux1}
global_route IMMEX[9] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ADDOUTID[48]
net_connections -num_pins 3 ADDOUTID[48] \
   -sink_port {TOP_IO_HT3_FB1_B6 ADDOUTID[48]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[48]
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B6)->TOP_IO_HT3_FB1_B6 (L 1)
global_route ADDOUTID[48] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[14]
net_connections -num_pins 3 ALUOUTEX[14] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C6 ALUOUTEX[14]}
global_route ALUOUTEX[14] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C6} -using TOP_IO_HT3_FB1_C6 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[6]
net_connections -num_pins 3 ALUOUTEX[6] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C6 ALUOUTEX[6]}
global_route ALUOUTEX[6] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C6} -using TOP_IO_HT3_FB1_C6 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[29]
net_connections -num_pins 3 ADDOUTID[29] \
   -sink_port {TOP_IO_HT3_FB1_B8 ADDOUTID[29]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[29]
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B8)->TOP_IO_HT3_FB1_B8 (L 1)
global_route ADDOUTID[29] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[4]
net_connections -num_pins 3 ALUOUTEX[4] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C5 ALUOUTEX[4]}
global_route ALUOUTEX[4] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C5} -using TOP_IO_HT3_FB1_C5 -tdm DIRECT

net_connections -num_pins 2 RD1EX[9] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[9] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ALUOUTEX[2]
net_connections -num_pins 3 ALUOUTEX[2] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C7 ALUOUTEX[2]}
global_route ALUOUTEX[2] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C7} -using TOP_IO_HT3_FB1_C7 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[1]
net_connections -num_pins 3 ALUOUTEX[1] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C7 ALUOUTEX[1]}
global_route ALUOUTEX[1] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C7} -using TOP_IO_HT3_FB1_C7 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[0]
net_connections -num_pins 3 ALUOUTEX[0] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C5 ALUOUTEX[0]}
global_route ALUOUTEX[0] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C5} -using TOP_IO_HT3_FB1_C5 -tdm DIRECT

net_connections -num_pins 2 RD1EX[48] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[48] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[37] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[37] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 MEMWRITEMEM \
   -sink_cell {FB1.uD dm1}
global_route MEMWRITEMEM \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[61] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[61] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[59] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[59] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[58] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[58] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[57] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[57] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 Addr[4]
net_connections -num_pins 2 Addr[4] \
   -sink_cell {FB1.uA im1}
global_route Addr[4] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_connections -num_pins 2 RD2MEM[56] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[56] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[54] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[54] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[52] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[52] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[63] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[63] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 FUNC7EX[6] \
   -sink_cell {FB1.uC alucontrol}
global_route FUNC7EX[6] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[45]
net_connections -num_pins 4 RD1ID[45] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD1ID[45]}
global_route RD1ID[45] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_connections -num_pins 2 RD2MEM[50] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[50] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[48] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[48] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ADDOUTID[57]
net_connections -num_pins 3 ADDOUTID[57] \
   -sink_port {TOP_IO_HT3_FB1_B6 ADDOUTID[57]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[57]
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B6)->TOP_IO_HT3_FB1_B6 (L 1)
global_route ADDOUTID[57] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 2 RD2MEM[47] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[47] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[46] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[46] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[45] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[45] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[43] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[43] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ALUOUTEX[26]
net_connections -num_pins 3 ALUOUTEX[26] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C5 ALUOUTEX[26]}
global_route ALUOUTEX[26] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C5} -using TOP_IO_HT3_FB1_C5 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[12]
net_connections -num_pins 4 RD1ID[12] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD1ID[12]}
global_route RD1ID[12] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 4 INSTRUCID[18] \
   -sink_cell {FB1.uB registers1}
global_route INSTRUCID[18] -multi_hop 2 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[37] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[37] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ALUOUTEX[51]
net_connections -num_pins 3 ALUOUTEX[51] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C7 ALUOUTEX[51]}
global_route ALUOUTEX[51] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C7} -using TOP_IO_HT3_FB1_C7 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[51]
net_connections -num_pins 4 RD2ID[51] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD2ID[51]}
global_route RD2ID[51] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 2 RD2MEM[34] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[34] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[31] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[31] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[30] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[30] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[12] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[12] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[35] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[35] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[26] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[26] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[23] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[23] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ALUOUTEX[43]
net_connections -num_pins 3 ALUOUTEX[43] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C7 ALUOUTEX[43]}
global_route ALUOUTEX[43] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C7} -using TOP_IO_HT3_FB1_C7 -tdm DIRECT

net_connections -num_pins 2 RD2MEM[24] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[24] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[22] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[22] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ALUOUTEX[25]
net_connections -num_pins 3 ALUOUTEX[25] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C8 ALUOUTEX[25]}
global_route ALUOUTEX[25] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C8} -using TOP_IO_HT3_FB1_C8 -tdm DIRECT

net_connections -num_pins 2 RD2EX[7] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[7] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[20] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[20] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 IMMID[60]
net_connections -num_pins 2 IMMID[60] \
   -sink_port {TOP_IO_HT3_FB1_A5 IMMID[60]}
global_route IMMID[60] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_connections -num_pins 2 RD1EX[29] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[29] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[19] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[19] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[27] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[27] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[17] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[17] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[16] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[16] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[13]
net_connections -num_pins 4 RD1ID[13] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD1ID[13]}
global_route RD1ID[13] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 3 INSTRUCID[30] \
   -sink_cell {FB1.uB immgen1}
global_route INSTRUCID[30] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[13] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[13] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ALUOUTEX[34]
net_connections -num_pins 3 ALUOUTEX[34] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C8 ALUOUTEX[34]}
global_route ALUOUTEX[34] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C8} -using TOP_IO_HT3_FB1_C8 -tdm DIRECT

net_connections -num_pins 2 RD2MEM[12] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[12] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[10] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[10] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD2ID[10]
net_connections -num_pins 4 RD2ID[10] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD2ID[10]}
global_route RD2ID[10] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_connections -num_pins 2 RD2MEM[11] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[11] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ALUOUTEX[24]
net_connections -num_pins 3 ALUOUTEX[24] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C7 ALUOUTEX[24]}
global_route ALUOUTEX[24] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C7} -using TOP_IO_HT3_FB1_C7 -tdm DIRECT

net_connections -num_pins 2 RD2MEM[10] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[10] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[9] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[9] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[7] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[7] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ALUOUTEX[47]
net_connections -num_pins 3 ALUOUTEX[47] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C6 ALUOUTEX[47]}
global_route ALUOUTEX[47] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C6} -using TOP_IO_HT3_FB1_C6 -tdm DIRECT

net_connections -num_pins 2 RD2MEM[6] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[6] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[1] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[1] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[53] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[53] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[48]
net_connections -num_pins 4 RD1ID[48] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD1ID[48]}
global_route RD1ID[48] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 REGWRITEWB
net_connections -num_pins 4 REGWRITEWB \
   -sink_port {TOP_IO_HT3_FB1_D6 REGWRITEWB} \
   -sink_cell {FB1.uC forward1} \
   -sink_cell {FB1.uB registers1}
# route tree for REGWRITEWB
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_1)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_2)->FB1.uC (L 1)
#                 ->(TOP_IO_HT3_FB1_D6)->TOP_IO_HT3_FB1_D6 (L 1)
global_route REGWRITEWB -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 T_FB1.uA_FB1.uB_1} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_2 -tdm DIRECT \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[5]
net_connections -num_pins 2 in_instruc[5] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[5] \
   -from TOP_IO_HT3_FB1_A12 -to {FB1.uA} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_connections -num_pins 3 WRWB[4] \
   -sink_cell {FB1.uC forward1} \
   -sink_cell {FB1.uB registers1}
# route tree for WRWB[4]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRWB[4] -multi_hop 3 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 FB1_A4_B22} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 3 WRWB[3] \
   -sink_cell {FB1.uC forward1} \
   -sink_cell {FB1.uB registers1}
# route tree for WRWB[3]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uC (L 1)
global_route WRWB[3] -multi_hop 3 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 FB1_A2_B20} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 3 WRWB[2] \
   -sink_cell {FB1.uC forward1} \
   -sink_cell {FB1.uB registers1}
# route tree for WRWB[2]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uC (L 1)
global_route WRWB[2] -multi_hop 3 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 FB1_A2_B20} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 3 WRWB[0] \
   -sink_cell {FB1.uC forward1} \
   -sink_cell {FB1.uB registers1}
# route tree for WRWB[0]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uC (L 1)
global_route WRWB[0] -multi_hop 3 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 FB1_A3_B21} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ALUOUTEX[8]
net_connections -num_pins 3 ALUOUTEX[8] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C6 ALUOUTEX[8]}
global_route ALUOUTEX[8] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C6} -using TOP_IO_HT3_FB1_C6 -tdm DIRECT

net_connections -num_pins 4 WRMEM[4] \
   -sink_cell {FB1.uD memwb1} \
   -sink_cell {FB1.uC forward1} \
   -sink_cell {FB1.uB hazard1}
# route tree for WRMEM[4]
# FB1.uC (R) (L 0)->(FB1_B2_C20)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)
global_route WRMEM[4] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4 \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 Addr[53]
net_connections -num_pins 2 Addr[53] \
   -sink_cell {FB1.uA im1}
global_route Addr[53] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[50]
net_connections -num_pins 3 ALUOUTEX[50] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C6 ALUOUTEX[50]}
global_route ALUOUTEX[50] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C6} -using TOP_IO_HT3_FB1_C6 -tdm DIRECT

net_connections -num_pins 4 WRMEM[3] \
   -sink_cell {FB1.uD memwb1} \
   -sink_cell {FB1.uC forward1} \
   -sink_cell {FB1.uB hazard1}
# route tree for WRMEM[3]
# FB1.uC (R) (L 0)->(FB1_B2_C20)->FB1.uB (L 1)
#                 ->(FB1_C2_D20)->FB1.uD (L 1)
global_route WRMEM[3] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4 \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ALUOUTEX[55]
net_connections -num_pins 3 ALUOUTEX[55] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C8 ALUOUTEX[55]}
global_route ALUOUTEX[55] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C8} -using TOP_IO_HT3_FB1_C8 -tdm DIRECT

net_connections -num_pins 4 WRMEM[0] \
   -sink_cell {FB1.uD memwb1} \
   -sink_cell {FB1.uC forward1} \
   -sink_cell {FB1.uB hazard1}
# route tree for WRMEM[0]
# FB1.uC (R) (L 0)->(FB1_B1_C19_1)->FB1.uB (L 1)
#                 ->(FB1_C2_D20)->FB1.uD (L 1)
global_route WRMEM[0] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19_1 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[16] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[16] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ADDOUTID[32]
net_connections -num_pins 3 ADDOUTID[32] \
   -sink_port {TOP_IO_HT3_FB1_B6 ADDOUTID[32]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[32]
# FB1.uB (R) (L 0)->(FB1_A1_B19_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B6)->TOP_IO_HT3_FB1_B6 (L 1)
global_route ADDOUTID[32] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 2 PCID[33] \
   -sink_cell {FB1.uB adder2}
global_route PCID[33] \
   -from FB1.uA -to {FB1.uB} -using FB1_A4_B22 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[62] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[62]
# FB1.uC (R) (L 0)->(FB1_B1_C19_1)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uD (L 1)
global_route ALUOUTMEM[62] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19_1 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[25] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[25] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[61] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[61]
# FB1.uC (R) (L 0)->(FB1_B1_C19)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)
global_route ALUOUTMEM[61] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 PC[13]
net_connections -num_pins 4 PC[13] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A6 PC[13]}
global_route PC[13] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[58] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[58]
# FB1.uC (R) (L 0)->(FB1_B1_C19_1)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uD (L 1)
global_route ALUOUTMEM[58] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19_1 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[54] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[54]
# FB1.uC (R) (L 0)->(FB1_B1_C19_1)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uD (L 1)
global_route ALUOUTMEM[54] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19_1 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[52] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[52]
# FB1.uC (R) (L 0)->(FB1_B1_C19_1)->FB1.uB (L 1)
#                 ->(FB1_C2_D20)->FB1.uD (L 1)
global_route ALUOUTMEM[52] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19_1 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[38] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[38] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[58] \
   -sink_cell {FB1.uB adder2}
global_route PCID[58] \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[51] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[51]
# FB1.uC (R) (L 0)->(FB1_B1_C19)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)
global_route ALUOUTMEM[51] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[6] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[6] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[4] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[4] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD2ID[41]
net_connections -num_pins 4 RD2ID[41] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD2ID[41]}
global_route RD2ID[41] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 2 FUNC7EX[3] \
   -sink_cell {FB1.uC alucontrol}
global_route FUNC7EX[3] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 Addr[36]
net_connections -num_pins 2 Addr[36] \
   -sink_cell {FB1.uA im1}
global_route Addr[36] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[50] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[50]
# FB1.uC (R) (L 0)->(FB1_B1_C19_1)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uD (L 1)
global_route ALUOUTMEM[50] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19_1 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[49] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[49]
# FB1.uC (R) (L 0)->(FB1_B1_C19)->FB1.uB (L 1)
#                 ->(FB1_C2_D20)->FB1.uD (L 1)
global_route ALUOUTMEM[49] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[45] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[45]
# FB1.uC (R) (L 0)->(FB1_B1_C19)->FB1.uB (L 1)
#                 ->(FB1_C2_D20)->FB1.uD (L 1)
global_route ALUOUTMEM[45] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ALUOUTEX[9]
net_connections -num_pins 3 ALUOUTEX[9] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C7 ALUOUTEX[9]}
global_route ALUOUTEX[9] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C7} -using TOP_IO_HT3_FB1_C7 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[43] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[43]
# FB1.uC (R) (L 0)->(FB1_B1_C19)->FB1.uB (L 1)
#                 ->(FB1_C2_D20)->FB1.uD (L 1)
global_route ALUOUTMEM[43] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[41] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[41]
# FB1.uC (R) (L 0)->(FB1_B1_C19)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)
global_route ALUOUTMEM[41] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 IMMEX[3] \
   -sink_cell {FB1.uC mux1}
global_route IMMEX[3] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[40] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[40]
# FB1.uC (R) (L 0)->(FB1_B1_C19_1)->FB1.uB (L 1)
#                 ->(FB1_C2_D20)->FB1.uD (L 1)
global_route ALUOUTMEM[40] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19_1 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[39] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[39]
# FB1.uC (R) (L 0)->(FB1_B1_C19)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)
global_route ALUOUTMEM[39] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[47] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[47]
# FB1.uC (R) (L 0)->(FB1_B1_C19)->FB1.uB (L 1)
#                 ->(FB1_C2_D20)->FB1.uD (L 1)
global_route ALUOUTMEM[47] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[38] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[38]
# FB1.uC (R) (L 0)->(FB1_B1_C19_1)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uD (L 1)
global_route ALUOUTMEM[38] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19_1 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[44] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[44] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[37] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[37]
# FB1.uC (R) (L 0)->(FB1_B1_C19)->FB1.uB (L 1)
#                 ->(FB1_C2_D20)->FB1.uD (L 1)
global_route ALUOUTMEM[37] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[35] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[35]
# FB1.uC (R) (L 0)->(FB1_B1_C19)->FB1.uB (L 1)
#                 ->(FB1_C2_D20)->FB1.uD (L 1)
global_route ALUOUTMEM[35] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[34] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[34]
# FB1.uC (R) (L 0)->(FB1_B1_C19_1)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uD (L 1)
global_route ALUOUTMEM[34] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19_1 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ALUOUTEX[3]
net_connections -num_pins 3 ALUOUTEX[3] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C6 ALUOUTEX[3]}
global_route ALUOUTEX[3] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C6} -using TOP_IO_HT3_FB1_C6 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[22]
net_connections -num_pins 4 RD2ID[22] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD2ID[22]}
global_route RD2ID[22] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[27] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[27]
# FB1.uC (R) (L 0)->(FB1_B1_C19)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)
global_route ALUOUTMEM[27] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[6] \
   -sink_cell {FB1.uB adder2}
global_route PCID[6] \
   -from FB1.uA -to {FB1.uB} -using FB1_A4_B22 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[26] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[26]
# FB1.uC (R) (L 0)->(FB1_B1_C19_1)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uD (L 1)
global_route ALUOUTMEM[26] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19_1 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[24] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[24]
# FB1.uC (R) (L 0)->(FB1_B1_C19_1)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)
global_route ALUOUTMEM[24] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19_1 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[23] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[23]
# FB1.uC (R) (L 0)->(FB1_B2_C20)->FB1.uB (L 1)
#                 ->(FB1_C2_D20)->FB1.uD (L 1)
global_route ALUOUTMEM[23] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B2_C20 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[23] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[23] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[22] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[22]
# FB1.uC (R) (L 0)->(FB1_B2_C20)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uD (L 1)
global_route ALUOUTMEM[22] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B2_C20 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 3 WRWB[1] \
   -sink_cell {FB1.uC forward1} \
   -sink_cell {FB1.uB registers1}
# route tree for WRWB[1]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRWB[1] -multi_hop 3 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 FB1_A3_B21} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[21] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[21]
# FB1.uC (R) (L 0)->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)->(FB1_A10_D10)->FB1.uA (L 2)->(FB1_A3_B21)->FB1.uB (L 3)
global_route ALUOUTMEM[21] -multi_hop 2 \
   -feedthrough -from FB1.uC -to FB1.uB -through {FB1.uD FB1.uA} -using {T_FB1.uC_FB1.uD_3 FB1_A10_D10 FB1_A3_B21} \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[19] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[19]
# FB1.uC (R) (L 0)->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)->(FB1_A7_D7)->FB1.uA (L 2)->(FB1_A3_B21)->FB1.uB (L 3)
global_route ALUOUTMEM[19] -multi_hop 2 \
   -feedthrough -from FB1.uC -to FB1.uB -through {FB1.uD FB1.uA} -using {T_FB1.uC_FB1.uD_3 FB1_A7_D7 FB1_A3_B21} \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[18] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[18]
# FB1.uC (R) (L 0)->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)->(FB1_A7_D7)->FB1.uA (L 2)->(FB1_A3_B21)->FB1.uB (L 3)
global_route ALUOUTMEM[18] -multi_hop 2 \
   -feedthrough -from FB1.uC -to FB1.uB -through {FB1.uD FB1.uA} -using {T_FB1.uC_FB1.uD_3 FB1_A7_D7 FB1_A3_B21} \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm DIRECT

net_connections -num_pins 2 RD1EX[30] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[30] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[17] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[17]
# FB1.uC (R) (L 0)->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)->(FB1_A7_D7)->FB1.uA (L 2)->(FB1_A4_B22)->FB1.uB (L 3)
global_route ALUOUTMEM[17] -multi_hop 2 \
   -feedthrough -from FB1.uC -to FB1.uB -through {FB1.uD FB1.uA} -using {T_FB1.uC_FB1.uD_3 FB1_A7_D7 FB1_A4_B22} \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm DIRECT

net_connections -num_pins 2 RD1EX[61] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[61] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[15] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[15]
# FB1.uC (R) (L 0)->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)->(FB1_A8_D8)->FB1.uA (L 2)->(FB1_A2_B20)->FB1.uB (L 3)
global_route ALUOUTMEM[15] -multi_hop 2 \
   -feedthrough -from FB1.uC -to FB1.uB -through {FB1.uD FB1.uA} -using {T_FB1.uC_FB1.uD_3 FB1_A8_D8 FB1_A2_B20} \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[14] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[14]
# FB1.uC (R) (L 0)->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)->(FB1_A8_D8)->FB1.uA (L 2)->(FB1_A3_B21)->FB1.uB (L 3)
global_route ALUOUTMEM[14] -multi_hop 2 \
   -feedthrough -from FB1.uC -to FB1.uB -through {FB1.uD FB1.uA} -using {T_FB1.uC_FB1.uD_3 FB1_A8_D8 FB1_A3_B21} \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[53] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[53]
# FB1.uC (R) (L 0)->(FB1_B1_C19)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)
global_route ALUOUTMEM[53] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[13] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[13]
# FB1.uC (R) (L 0)->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)->(FB1_A9_D9)->FB1.uA (L 2)->(FB1_A3_B21)->FB1.uB (L 3)
global_route ALUOUTMEM[13] -multi_hop 2 \
   -feedthrough -from FB1.uC -to FB1.uB -through {FB1.uD FB1.uA} -using {T_FB1.uC_FB1.uD_3 FB1_A9_D9 FB1_A3_B21} \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[56]
net_connections -num_pins 4 RD2ID[56] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD2ID[56]}
global_route RD2ID[56] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[12] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[12]
# FB1.uC (R) (L 0)->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)->(FB1_A9_D9)->FB1.uA (L 2)->(FB1_A4_B22)->FB1.uB (L 3)
global_route ALUOUTMEM[12] -multi_hop 2 \
   -feedthrough -from FB1.uC -to FB1.uB -through {FB1.uD FB1.uA} -using {T_FB1.uC_FB1.uD_3 FB1_A9_D9 FB1_A4_B22} \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[11] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[11]
# FB1.uC (R) (L 0)->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)->(FB1_A9_D9)->FB1.uA (L 2)->(FB1_A4_B22)->FB1.uB (L 3)
global_route ALUOUTMEM[11] -multi_hop 2 \
   -feedthrough -from FB1.uC -to FB1.uB -through {FB1.uD FB1.uA} -using {T_FB1.uC_FB1.uD_3 FB1_A9_D9 FB1_A4_B22} \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[9] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[9]
# FB1.uC (R) (L 0)->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)->(FB1_A10_D10)->FB1.uA (L 2)->(FB1_A2_B20)->FB1.uB (L 3)
global_route ALUOUTMEM[9] -multi_hop 2 \
   -feedthrough -from FB1.uC -to FB1.uB -through {FB1.uD FB1.uA} -using {T_FB1.uC_FB1.uD_3 FB1_A10_D10 FB1_A2_B20} \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm DIRECT

net_connections -num_pins 2 RD2EX[29] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[29] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD2ID[52]
net_connections -num_pins 4 RD2ID[52] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD2ID[52]}
global_route RD2ID[52] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[7] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[7]
# FB1.uC (R) (L 0)->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)->(FB1_A7_D7)->FB1.uA (L 2)->(FB1_A3_B21)->FB1.uB (L 3)
global_route ALUOUTMEM[7] -multi_hop 2 \
   -feedthrough -from FB1.uC -to FB1.uB -through {FB1.uD FB1.uA} -using {T_FB1.uC_FB1.uD_3 FB1_A7_D7 FB1_A3_B21} \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm DIRECT

net_connections -num_pins 2 RD1EX[18] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[18] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[6] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[6]
# FB1.uC (R) (L 0)->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)->(FB1_A8_D8)->FB1.uA (L 2)->(FB1_A4_B22)->FB1.uB (L 3)
global_route ALUOUTMEM[6] -multi_hop 2 \
   -feedthrough -from FB1.uC -to FB1.uB -through {FB1.uD FB1.uA} -using {T_FB1.uC_FB1.uD_3 FB1_A8_D8 FB1_A4_B22} \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[42]
net_connections -num_pins 4 RD2ID[42] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD2ID[42]}
global_route RD2ID[42] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[4] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[4]
# FB1.uC (R) (L 0)->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)->(FB1_A9_D9)->FB1.uA (L 2)->(FB1_A2_B20)->FB1.uB (L 3)
global_route ALUOUTMEM[4] -multi_hop 2 \
   -feedthrough -from FB1.uC -to FB1.uB -through {FB1.uD FB1.uA} -using {T_FB1.uC_FB1.uD_3 FB1_A9_D9 FB1_A2_B20} \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[11]
net_connections -num_pins 2 IMMID[11] \
   -sink_port {TOP_IO_HT3_FB1_A5 IMMID[11]}
global_route IMMID[11] -multi_hop 2 \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[61]
net_connections -num_pins 3 ALUOUTEX[61] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C6 ALUOUTEX[61]}
global_route ALUOUTEX[61] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C6} -using TOP_IO_HT3_FB1_C6 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[3] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[3]
# FB1.uC (R) (L 0)->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)->(FB1_A9_D9)->FB1.uA (L 2)->(FB1_A2_B20)->FB1.uB (L 3)
global_route ALUOUTMEM[3] -multi_hop 2 \
   -feedthrough -from FB1.uC -to FB1.uB -through {FB1.uD FB1.uA} -using {T_FB1.uC_FB1.uD_3 FB1_A9_D9 FB1_A2_B20} \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[13]
net_connections -num_pins 3 ALUOUTEX[13] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C6 ALUOUTEX[13]}
global_route ALUOUTEX[13] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C6} -using TOP_IO_HT3_FB1_C6 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[2] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[2]
# FB1.uC (R) (L 0)->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)->(FB1_A10_D10)->FB1.uA (L 2)->(FB1_A3_B21)->FB1.uB (L 3)
global_route ALUOUTMEM[2] -multi_hop 2 \
   -feedthrough -from FB1.uC -to FB1.uB -through {FB1.uD FB1.uA} -using {T_FB1.uC_FB1.uD_3 FB1_A10_D10 FB1_A3_B21} \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[1] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[1]
# FB1.uC (R) (L 0)->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)->(FB1_A10_D10)->FB1.uA (L 2)->(FB1_A3_B21)->FB1.uB (L 3)
global_route ALUOUTMEM[1] -multi_hop 2 \
   -feedthrough -from FB1.uC -to FB1.uB -through {FB1.uD FB1.uA} -using {T_FB1.uC_FB1.uD_3 FB1_A10_D10 FB1_A3_B21} \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[0] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[0]
# FB1.uC (R) (L 0)->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)->(FB1_A7_D7)->FB1.uA (L 2)->(FB1_A4_B22)->FB1.uB (L 3)
global_route ALUOUTMEM[0] -multi_hop 2 \
   -feedthrough -from FB1.uC -to FB1.uB -through {FB1.uD FB1.uA} -using {T_FB1.uC_FB1.uD_3 FB1_A7_D7 FB1_A4_B22} \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[63]
net_connections -num_pins 3 DMout[63] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D3 DMout[63]}
global_route DMout[63] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D3} -using TOP_IO_HT3_FB1_D3 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[60]
net_connections -num_pins 3 DMout[60] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D5 DMout[60]}
global_route DMout[60] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D5} -using TOP_IO_HT3_FB1_D5 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[57]
net_connections -num_pins 3 DMout[57] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D3 DMout[57]}
global_route DMout[57] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D3} -using TOP_IO_HT3_FB1_D3 -tdm DIRECT

net_connections -num_pins 2 RD2MEM[29] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[29] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 DMout[56]
net_connections -num_pins 3 DMout[56] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D6 DMout[56]}
global_route DMout[56] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_connections -num_pins 2 RD2MEM[40] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[40] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[21] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[21] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 DMout[55]
net_connections -num_pins 3 DMout[55] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D6 DMout[55]}
global_route DMout[55] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[7]
net_connections -num_pins 3 ALUOUTEX[7] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C8 ALUOUTEX[7]}
global_route ALUOUTEX[7] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C8} -using TOP_IO_HT3_FB1_C8 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[52]
net_connections -num_pins 3 DMout[52] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D4 DMout[52]}
global_route DMout[52] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D4} -using TOP_IO_HT3_FB1_D4 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[43]
net_connections -num_pins 4 RD1ID[43] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD1ID[43]}
global_route RD1ID[43] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[51]
net_connections -num_pins 3 DMout[51] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D3 DMout[51]}
global_route DMout[51] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D3} -using TOP_IO_HT3_FB1_D3 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[50]
net_connections -num_pins 3 DMout[50] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D6 DMout[50]}
global_route DMout[50] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[58]
net_connections -num_pins 3 ALUOUTEX[58] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C8 ALUOUTEX[58]}
global_route ALUOUTEX[58] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C8} -using TOP_IO_HT3_FB1_C8 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[49]
net_connections -num_pins 3 DMout[49] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D4 DMout[49]}
global_route DMout[49] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D4} -using TOP_IO_HT3_FB1_D4 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[21]
net_connections -num_pins 2 Addr[21] \
   -sink_cell {FB1.uA im1}
global_route Addr[21] \
   -from TOP_IO_HT3_FB1_A12 -to {FB1.uA} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[48]
net_connections -num_pins 3 DMout[48] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D5 DMout[48]}
global_route DMout[48] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D5} -using TOP_IO_HT3_FB1_D5 -tdm DIRECT

net_connections -num_pins 3 forwardB[0] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
global_route forwardB[0] -multi_hop 3 \
   -from FB1.uC -to {FB1.uB} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 IMMID[28]
net_connections -num_pins 2 IMMID[28] \
   -sink_port {TOP_IO_HT3_FB1_A12 IMMID[28]}
global_route IMMID[28] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[44]
net_connections -num_pins 3 DMout[44] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D6 DMout[44]}
global_route DMout[44] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_connections -num_pins 2 RD2MEM[28] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[28] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 DMout[38]
net_connections -num_pins 3 DMout[38] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D6 DMout[38]}
global_route DMout[38] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[34]
net_connections -num_pins 3 DMout[34] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D3 DMout[34]}
global_route DMout[34] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D3} -using TOP_IO_HT3_FB1_D3 -tdm DIRECT

net_connections -num_pins 2 RD1EX[13] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[13] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 3 INSTRUCID[11] \
   -sink_cell {FB1.uB immgen1}
global_route INSTRUCID[11] \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 DMout[30]
net_connections -num_pins 3 DMout[30] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D6 DMout[30]}
global_route DMout[30] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_connections -num_pins 2 IMMEX[6] \
   -sink_cell {FB1.uC mux1}
global_route IMMEX[6] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[48] \
   -sink_cell {FB1.uB adder2}
global_route PCID[48] \
   -from FB1.uA -to {FB1.uB} -using FB1_A3_B21 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[39] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[39] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 DMout[27]
net_connections -num_pins 3 DMout[27] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D3 DMout[27]}
global_route DMout[27] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D3} -using TOP_IO_HT3_FB1_D3 -tdm DIRECT

net_connections -num_pins 2 RD2MEM[55] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[55] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 DMout[24]
net_connections -num_pins 3 DMout[24] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D6 DMout[24]}
global_route DMout[24] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[34]
net_connections -num_pins 2 IMMID[34] \
   -sink_port {TOP_IO_HT3_FB1_A12 IMMID[34]}
global_route IMMID[34] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[23]
net_connections -num_pins 3 DMout[23] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D4 DMout[23]}
global_route DMout[23] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D4} -using TOP_IO_HT3_FB1_D4 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[22]
net_connections -num_pins 3 DMout[22] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D5 DMout[22]}
global_route DMout[22] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D5} -using TOP_IO_HT3_FB1_D5 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[20] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[20]
# FB1.uC (R) (L 0)->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)->(FB1_A10_D10)->FB1.uA (L 2)->(FB1_A4_B22)->FB1.uB (L 3)
global_route ALUOUTMEM[20] -multi_hop 2 \
   -feedthrough -from FB1.uC -to FB1.uB -through {FB1.uD FB1.uA} -using {T_FB1.uC_FB1.uD_3 FB1_A10_D10 FB1_A4_B22} \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[26]
net_connections -num_pins 4 RD1ID[26] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD1ID[26]}
global_route RD1ID[26] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[19]
net_connections -num_pins 3 DMout[19] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D3 DMout[19]}
global_route DMout[19] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D3} -using TOP_IO_HT3_FB1_D3 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[16]
net_connections -num_pins 3 DMout[16] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D6 DMout[16]}
global_route DMout[16] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[49]
net_connections -num_pins 3 ADDOUTID[49] \
   -sink_port {TOP_IO_HT3_FB1_B6 ADDOUTID[49]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[49]
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B6)->TOP_IO_HT3_FB1_B6 (L 1)
global_route ADDOUTID[49] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[14]
net_connections -num_pins 3 DMout[14] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D3 DMout[14]}
global_route DMout[14] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D3} -using TOP_IO_HT3_FB1_D3 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[12]
net_connections -num_pins 3 DMout[12] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D6 DMout[12]}
global_route DMout[12] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[47]
net_connections -num_pins 4 RD1ID[47] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD1ID[47]}
global_route RD1ID[47] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[11]
net_connections -num_pins 3 DMout[11] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D3 DMout[11]}
global_route DMout[11] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D3} -using TOP_IO_HT3_FB1_D3 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[35]
net_connections -num_pins 3 DMout[35] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D6 DMout[35]}
global_route DMout[35] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[46]
net_connections -num_pins 3 DMout[46] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D3 DMout[46]}
global_route DMout[46] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D3} -using TOP_IO_HT3_FB1_D3 -tdm DIRECT

net_connections -num_pins 2 PCID[11] \
   -sink_cell {FB1.uB adder2}
global_route PCID[11] \
   -from FB1.uA -to {FB1.uB} -using FB1_A4_B22 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 DMout[10]
net_connections -num_pins 3 DMout[10] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D6 DMout[10]}
global_route DMout[10] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[33] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[33]
# FB1.uC (R) (L 0)->(FB1_B1_C19)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)
global_route ALUOUTMEM[33] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 DMout[8]
net_connections -num_pins 3 DMout[8] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D5 DMout[8]}
global_route DMout[8] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D5} -using TOP_IO_HT3_FB1_D5 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[61]
net_connections -num_pins 3 DMout[61] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D3 DMout[61]}
global_route DMout[61] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D3} -using TOP_IO_HT3_FB1_D3 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[6]
net_connections -num_pins 3 DMout[6] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D4 DMout[6]}
global_route DMout[6] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D4} -using TOP_IO_HT3_FB1_D4 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[1]
net_connections -num_pins 4 IMMID[1] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 IMMID[1]}
global_route IMMID[1] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[36] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[36]
# FB1.uC (R) (L 0)->(FB1_B1_C19_1)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)
global_route ALUOUTMEM[36] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19_1 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 DMout[4]
net_connections -num_pins 3 DMout[4] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D4 DMout[4]}
global_route DMout[4] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D4} -using TOP_IO_HT3_FB1_D4 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[5]
net_connections -num_pins 3 DMout[5] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D6 DMout[5]}
global_route DMout[5] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_connections -num_pins 2 PCID[24] \
   -sink_cell {FB1.uB adder2}
global_route PCID[24] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[3]
net_connections -num_pins 3 DMout[3] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D6 DMout[3]}
global_route DMout[3] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_connections -num_pins 2 RD1EX[5] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[5] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[60] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[60] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 DMout[2]
net_connections -num_pins 3 DMout[2] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D6 DMout[2]}
global_route DMout[2] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[60] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[60]
# FB1.uC (R) (L 0)->(FB1_B1_C19_1)->FB1.uB (L 1)
#                 ->(FB1_C2_D20)->FB1.uD (L 1)
global_route ALUOUTMEM[60] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19_1 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 rst_n \
   -sink_cell {FB1.uA rst_n} \
   -sink_cell {FB1.uB rst_n} \
   -sink_cell {FB1.uC rst_n} \
   -sink_cell {FB1.uD rst_n}
# route tree for rst_n
# FB1.uA (R) (L 0)->(T_FB1.uA_FB1.uB_2)->FB1.uB (L 1)->(FB1_B1_C19)->FB1.uC (L 2)
#                 ->(FB1_A10_D10)->FB1.uD (L 1)
global_route rst_n \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_2 -tdm DIRECT \
   -feedthrough -from FB1.uA -to FB1.uC -through {FB1.uB} -using {T_FB1.uA_FB1.uB_2 FB1_B1_C19} \
   -from FB1.uA -to {FB1.uD} -using FB1_A10_D10 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[36]
net_connections -num_pins 3 DMout[36] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D6 DMout[36]}
global_route DMout[36] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[62] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[62]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[62] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 FB1_A4_B22} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[56] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[56]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uC (L 1)
global_route WRITEDATAWB[56] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 FB1_A4_B22} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[56]
net_connections -num_pins 4 RD1ID[56] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD1ID[56]}
global_route RD1ID[56] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[54] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[54]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[54] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 FB1_A2_B20} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ADDOUTID[3]
net_connections -num_pins 3 ADDOUTID[3] \
   -sink_port {TOP_IO_HT3_FB1_B7 ADDOUTID[3]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[3]
# FB1.uB (R) (L 0)->(FB1_A4_B22)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B7)->TOP_IO_HT3_FB1_B7 (L 1)
global_route ADDOUTID[3] \
   -from FB1.uB -to {FB1.uA} -using FB1_A4_B22 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[52] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[52]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[52] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 FB1_A3_B21} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[50] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[50]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uC (L 1)
global_route WRITEDATAWB[50] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 FB1_A4_B22} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 Addr[50]
net_connections -num_pins 2 Addr[50] \
   -sink_cell {FB1.uA im1}
global_route Addr[50] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[30]
net_connections -num_pins 3 ADDOUTID[30] \
   -sink_port {TOP_IO_HT3_FB1_B6 ADDOUTID[30]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[30]
# FB1.uB (R) (L 0)->(T_FB1.uA_FB1.uB_2)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B6)->TOP_IO_HT3_FB1_B6 (L 1)
global_route ADDOUTID[30] \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_2 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[48] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[48]
# FB1.uC (R) (L 0)->(FB1_B1_C19_1)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)
global_route ALUOUTMEM[48] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19_1 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[46] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[46]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uC (L 1)
global_route WRITEDATAWB[46] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 FB1_A3_B21} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD2ID[30]
net_connections -num_pins 4 RD2ID[30] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD2ID[30]}
global_route RD2ID[30] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[39]
net_connections -num_pins 4 RD2ID[39] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD2ID[39]}
global_route RD2ID[39] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_connections -num_pins 2 PCID[62] \
   -sink_cell {FB1.uB adder2}
global_route PCID[62] \
   -from FB1.uA -to {FB1.uB} -using FB1_A3_B21 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 DMout[42]
net_connections -num_pins 3 DMout[42] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D4 DMout[42]}
global_route DMout[42] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D4} -using TOP_IO_HT3_FB1_D4 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[42] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[42]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[42] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 FB1_A2_B20} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 DMout[25]
net_connections -num_pins 3 DMout[25] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D6 DMout[25]}
global_route DMout[25] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[7]
net_connections -num_pins 4 RD2ID[7] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD2ID[7]}
global_route RD2ID[7] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_connections -num_pins 4 INSTRUCID[19] \
   -sink_cell {FB1.uB registers1}
global_route INSTRUCID[19] -multi_hop 2 \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[41] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[41]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uC (L 1)
global_route WRITEDATAWB[41] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 FB1_A3_B21} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[40] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[40]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[40] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 FB1_A3_B21} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[57] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[57]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[57] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 FB1_A4_B22} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[39] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[39]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uC (L 1)
global_route WRITEDATAWB[39] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 FB1_A4_B22} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 INSTRUCID[14] \
   -sink_cell {FB1.uB idex1}
global_route INSTRUCID[14] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[38] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[38]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uC (L 1)
global_route WRITEDATAWB[38] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 FB1_A4_B22} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[37] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[37]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[37] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 FB1_A2_B20} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ADDOUTID[31]
net_connections -num_pins 3 ADDOUTID[31] \
   -sink_port {TOP_IO_HT3_FB1_B5 ADDOUTID[31]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[31]
# FB1.uB (R) (L 0)->(T_FB1.uA_FB1.uB_2)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 1)
global_route ADDOUTID[31] \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_2 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[36] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[36]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uC (L 1)
global_route WRITEDATAWB[36] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 FB1_A2_B20} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[24]
net_connections -num_pins 4 RD1ID[24] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD1ID[24]}
global_route RD1ID[24] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[9]
net_connections -num_pins 3 DMout[9] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D5 DMout[9]}
global_route DMout[9] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D5} -using TOP_IO_HT3_FB1_D5 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[55]
net_connections -num_pins 4 RD1ID[55] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD1ID[55]}
global_route RD1ID[55] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[44] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[44]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uC (L 1)
global_route WRITEDATAWB[44] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 FB1_A4_B22} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 DMout[1]
net_connections -num_pins 3 DMout[1] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D6 DMout[1]}
global_route DMout[1] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_connections -num_pins 2 RD2EX[26] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[26] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[7] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[7] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[35] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[35]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uC (L 1)
global_route WRITEDATAWB[35] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 FB1_A3_B21} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[32] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[32]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[32] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 FB1_A4_B22} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[29] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[29]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uC (L 1)
global_route WRITEDATAWB[29] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 FB1_A3_B21} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[14] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[14] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 PC[39]
net_connections -num_pins 4 PC[39] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A5 PC[39]}
global_route PC[39] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[34] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[34]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[34] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 FB1_A3_B21} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD2ID[13]
net_connections -num_pins 4 RD2ID[13] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD2ID[13]}
global_route RD2ID[13] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[28] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[28]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[28] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 FB1_A3_B21} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[27] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[27]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uC (L 1)
global_route WRITEDATAWB[27] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 FB1_A4_B22} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ALUOUTEX[60]
net_connections -num_pins 3 ALUOUTEX[60] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C7 ALUOUTEX[60]}
global_route ALUOUTEX[60] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C7} -using TOP_IO_HT3_FB1_C7 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[29]
net_connections -num_pins 3 ALUOUTEX[29] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C8 ALUOUTEX[29]}
global_route ALUOUTEX[29] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C8} -using TOP_IO_HT3_FB1_C8 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[26] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[26]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uC (L 1)
global_route WRITEDATAWB[26] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 FB1_A4_B22} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ALUOUTEX[30]
net_connections -num_pins 3 ALUOUTEX[30] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C8 ALUOUTEX[30]}
global_route ALUOUTEX[30] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C8} -using TOP_IO_HT3_FB1_C8 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[24] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[24]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uC (L 1)
global_route WRITEDATAWB[24] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 FB1_A2_B20} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[56] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[56]
# FB1.uC (R) (L 0)->(FB1_B1_C19_1)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)
global_route ALUOUTMEM[56] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19_1 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 ALUOP1EX \
   -sink_cell {FB1.uC alucontrol}
global_route ALUOP1EX \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ADDOUTID[58]
net_connections -num_pins 3 ADDOUTID[58] \
   -sink_port {TOP_IO_HT3_FB1_B7 ADDOUTID[58]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[58]
# FB1.uB (R) (L 0)->(T_FB1.uA_FB1.uB_2)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B7)->TOP_IO_HT3_FB1_B7 (L 1)
global_route ADDOUTID[58] \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_2 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[23] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[23]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uC (L 1)
global_route WRITEDATAWB[23] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 FB1_A3_B21} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[21] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[21]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uC (L 1)
global_route WRITEDATAWB[21] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 FB1_A4_B22} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[63] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[63]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uC (L 1)
global_route WRITEDATAWB[63] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 FB1_A4_B22} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 MEMWRITEEX \
   -sink_cell {FB1.uC exmem1}
global_route MEMWRITEEX \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 IMMEX[5] \
   -sink_cell {FB1.uC mux1}
global_route IMMEX[5] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 Addr[57]
net_connections -num_pins 2 Addr[57] \
   -sink_cell {FB1.uA im1}
global_route Addr[57] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[20] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[20]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[20] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 FB1_A4_B22} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[5] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[5] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[48] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[48]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[48] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 FB1_A2_B20} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[18] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[18]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uC (L 1)
global_route WRITEDATAWB[18] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 FB1_A2_B20} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ADDOUTID[34]
net_connections -num_pins 3 ADDOUTID[34] \
   -sink_port {TOP_IO_HT3_FB1_B5 ADDOUTID[34]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[34]
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 1)
global_route ADDOUTID[34] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[5]
net_connections -num_pins 3 ALUOUTEX[5] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C5 ALUOUTEX[5]}
global_route ALUOUTEX[5] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C5} -using TOP_IO_HT3_FB1_C5 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[5]
net_connections -num_pins 5 PC[5] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A12 PC[5]}
global_route PC[5] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[31] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[31]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uC (L 1)
global_route WRITEDATAWB[31] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 FB1_A2_B20} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD2ID[60]
net_connections -num_pins 4 RD2ID[60] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD2ID[60]}
global_route RD2ID[60] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[16] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[16]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uC (L 1)
global_route WRITEDATAWB[16] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 FB1_A3_B21} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[13] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[13]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[13] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 FB1_A2_B20} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[12] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[12]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uC (L 1)
global_route WRITEDATAWB[12] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 FB1_A2_B20} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[45] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[45] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 PC[8]
net_connections -num_pins 4 PC[8] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A11 PC[8]}
global_route PC[8] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A11} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_connections -num_pins 3 WREX[0] \
   -sink_cell {FB1.uC exmem1} \
   -sink_cell {FB1.uB hazard1}
global_route WREX[0] \
   -from FB1.uB -to {FB1.uC} -using FB1_B1_C19_1 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[11] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[11]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uC (L 1)
global_route WRITEDATAWB[11] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 FB1_A3_B21} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[30] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[30]
# FB1.uC (R) (L 0)->(FB1_B1_C19_1)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uD (L 1)
global_route ALUOUTMEM[30] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19_1 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[10] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[10]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[10] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 FB1_A3_B21} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ALUOUTEX[59]
net_connections -num_pins 3 ALUOUTEX[59] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C6 ALUOUTEX[59]}
global_route ALUOUTEX[59] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C6} -using TOP_IO_HT3_FB1_C6 -tdm DIRECT

net_connections -num_pins 2 RD1EX[15] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[15] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ALUOUTEX[11]
net_connections -num_pins 3 ALUOUTEX[11] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C6 ALUOUTEX[11]}
global_route ALUOUTEX[11] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C6} -using TOP_IO_HT3_FB1_C6 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[8] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[8]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[8] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 FB1_A4_B22} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[27] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[27] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[6] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[6]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uC (L 1)
global_route WRITEDATAWB[6] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 FB1_A2_B20} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[5] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[5]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[5] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 FB1_A3_B21} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[3] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[3]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uC (L 1)
global_route WRITEDATAWB[3] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 FB1_A4_B22} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 IMMID[6]
net_connections -num_pins 4 IMMID[6] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 IMMID[6]}
global_route IMMID[6] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 in_instruc[27]
net_connections -num_pins 2 in_instruc[27] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[27] \
   -from TOP_IO_HT3_FB1_A12 -to {FB1.uA} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -function GCLK -tdm_qualified 0 -is_clock 1 -feedthrough_allowed 0 clk
net_connections -num_pins 10 clk \
   -sink_cell {FB1.uD memwb1} \
   -sink_cell {FB1.uC exmem1} \
   -sink_cell {FB1.uB idex1} \
   -sink_cell {FB1.uA ifid1}
global_route clk \
   -from FB1.PLL1 -to {FB1.uA FB1.uB FB1.uC FB1.uD} -using T_FB1.PLL1_FB1.uA_FB1.uB_FB1.uC_FB1.uD_1 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[2] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[2]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[2] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 FB1_A4_B22} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[1] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[1]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uC (L 1)
global_route WRITEDATAWB[1] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 FB1_A2_B20} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[0] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[0]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[0] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 FB1_A2_B20} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[63] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[63]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
global_route DMOUTWB[63] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 FB1_A3_B21}

net_attribute -tdm_qualified 0 ADDOUTID[38]
net_connections -num_pins 3 ADDOUTID[38] \
   -sink_port {TOP_IO_HT3_FB1_B6 ADDOUTID[38]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[38]
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B6)->TOP_IO_HT3_FB1_B6 (L 1)
global_route ADDOUTID[38] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[59] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[59]
# FB1.uC (R) (L 0)->(FB1_B1_C19)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)
global_route ALUOUTMEM[59] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[61] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[61]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
global_route DMOUTWB[61] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 FB1_A4_B22}

net_connections -num_pins 4 DMOUTWB[59] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[59]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
global_route DMOUTWB[59] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 FB1_A2_B20}

net_connections -num_pins 7 ALUOUTMEM[5] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[5]
# FB1.uC (R) (L 0)->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)->(FB1_A8_D8)->FB1.uA (L 2)->(FB1_A4_B22)->FB1.uB (L 3)
global_route ALUOUTMEM[5] -multi_hop 2 \
   -feedthrough -from FB1.uC -to FB1.uB -through {FB1.uD FB1.uA} -using {T_FB1.uC_FB1.uD_3 FB1_A8_D8 FB1_A4_B22} \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[45]
net_connections -num_pins 3 ADDOUTID[45] \
   -sink_port {TOP_IO_HT3_FB1_B6 ADDOUTID[45]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[45]
# FB1.uB (R) (L 0)->(T_FB1.uA_FB1.uB_2)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B6)->TOP_IO_HT3_FB1_B6 (L 1)
global_route ADDOUTID[45] \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_2 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 2 PCID[1] \
   -sink_cell {FB1.uB adder2}
global_route PCID[1] \
   -from FB1.uA -to {FB1.uB} -using FB1_A4_B22 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[0]
net_connections -num_pins 4 RD1ID[0] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD1ID[0]}
global_route RD1ID[0] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[15]
net_connections -num_pins 4 RD2ID[15] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD2ID[15]}
global_route RD2ID[15] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[58] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[58]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
global_route DMOUTWB[58] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 FB1_A2_B20}

net_connections -num_pins 2 RD2MEM[18] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[18] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[8] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[8]
# FB1.uC (R) (L 0)->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)->(FB1_A7_D7)->FB1.uA (L 2)->(FB1_A3_B21)->FB1.uB (L 3)
global_route ALUOUTMEM[8] -multi_hop 2 \
   -feedthrough -from FB1.uC -to FB1.uB -through {FB1.uD FB1.uA} -using {T_FB1.uC_FB1.uD_3 FB1_A7_D7 FB1_A3_B21} \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[57] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[57]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
global_route DMOUTWB[57] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 FB1_A3_B21}

net_attribute -tdm_qualified 0 RD1ID[35]
net_connections -num_pins 4 RD1ID[35] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD1ID[35]}
global_route RD1ID[35] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 2 RD2MEM[32] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[32] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[55] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[55]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
global_route DMOUTWB[55] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 FB1_A4_B22}

net_connections -num_pins 4 WRITEDATAWB[7] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[7]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uC (L 1)
global_route WRITEDATAWB[7] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 FB1_A2_B20} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[53] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[53]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
global_route DMOUTWB[53] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 FB1_A2_B20}

net_connections -num_pins 3 WREX[2] \
   -sink_cell {FB1.uC exmem1} \
   -sink_cell {FB1.uB hazard1}
global_route WREX[2] \
   -from FB1.uB -to {FB1.uC} -using FB1_B1_C19_1 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[56]
net_connections -num_pins 3 ADDOUTID[56] \
   -sink_port {TOP_IO_HT3_FB1_B8 ADDOUTID[56]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[56]
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B8)->TOP_IO_HT3_FB1_B8 (L 1)
global_route ADDOUTID[56] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[52] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[52]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
global_route DMOUTWB[52] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 FB1_A2_B20}

net_attribute -tdm_qualified 0 DMout[32]
net_connections -num_pins 3 DMout[32] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D3 DMout[32]}
global_route DMout[32] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D3} -using TOP_IO_HT3_FB1_D3 -tdm DIRECT

net_connections -num_pins 2 RD1EX[36] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[36] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[47] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[47]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
global_route DMOUTWB[47] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 FB1_A2_B20}

net_connections -num_pins 2 PCID[13] \
   -sink_cell {FB1.uB adder2}
global_route PCID[13] \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[45] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[45]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
global_route DMOUTWB[45] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 FB1_A3_B21}

net_connections -num_pins 2 RD2MEM[42] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[42] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ALUOUTEX[62]
net_connections -num_pins 3 ALUOUTEX[62] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C7 ALUOUTEX[62]}
global_route ALUOUTEX[62] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C7} -using TOP_IO_HT3_FB1_C7 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[51] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[51]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uC (L 1)
global_route WRITEDATAWB[51] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 FB1_A4_B22} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[43] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[43]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
global_route DMOUTWB[43] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 FB1_A4_B22}

net_connections -num_pins 4 DMOUTWB[41] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[41]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
global_route DMOUTWB[41] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 FB1_A2_B20}

net_connections -num_pins 4 DMOUTWB[39] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[39]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
global_route DMOUTWB[39] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 FB1_A4_B22}

net_attribute -tdm_qualified 0 ALUOUTEX[36]
net_connections -num_pins 3 ALUOUTEX[36] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C8 ALUOUTEX[36]}
global_route ALUOUTEX[36] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C8} -using TOP_IO_HT3_FB1_C8 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[38] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[38]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[38] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 T_FB1.uA_FB1.uB_3}

net_attribute -tdm_qualified 0 ADDOUTID[21]
net_connections -num_pins 3 ADDOUTID[21] \
   -sink_port {TOP_IO_HT3_FB1_B6 ADDOUTID[21]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[21]
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B6)->TOP_IO_HT3_FB1_B6 (L 1)
global_route ADDOUTID[21] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[31]
net_connections -num_pins 3 ALUOUTEX[31] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C5 ALUOUTEX[31]}
global_route ALUOUTEX[31] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C5} -using TOP_IO_HT3_FB1_C5 -tdm DIRECT

net_connections -num_pins 3 WREX[4] \
   -sink_cell {FB1.uC exmem1} \
   -sink_cell {FB1.uB hazard1}
global_route WREX[4] \
   -from FB1.uB -to {FB1.uC} -using FB1_B1_C19_1 -tdm DIRECT

net_connections -num_pins 2 RD2MEM[36] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[36] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[0] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[0] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[37] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[37]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[37] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 T_FB1.uA_FB1.uB_3}

net_connections -num_pins 4 DMOUTWB[35] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[35]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[35] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 T_FB1.uA_FB1.uB_3}

net_connections -num_pins 4 DMOUTWB[33] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[33]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[33] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 T_FB1.uA_FB1.uB_3}

net_attribute -tdm_qualified 0 PC[57]
net_connections -num_pins 4 PC[57] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A12 PC[57]}
global_route PC[57] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[31] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[31]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[31] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 T_FB1.uA_FB1.uB_3}

net_connections -num_pins 4 WRITEDATAWB[58] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[58]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uC (L 1)
global_route WRITEDATAWB[58] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 FB1_A3_B21} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 DMout[53]
net_connections -num_pins 3 DMout[53] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D6 DMout[53]}
global_route DMout[53] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_connections -num_pins 2 RD2EX[63] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[63] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[25] \
   -sink_cell {FB1.uB adder2}
global_route PCID[25] \
   -from FB1.uA -to {FB1.uB} -using FB1_A4_B22 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[33] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[33]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uC (L 1)
global_route WRITEDATAWB[33] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 FB1_A4_B22} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[30] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[30]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[30] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 T_FB1.uA_FB1.uB_3}

net_connections -num_pins 2 RD2EX[22] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[22] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[28] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[28]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[28] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 T_FB1.uA_FB1.uB_3}

net_connections -num_pins 2 RD2MEM[49] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[49] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD2ID[23]
net_connections -num_pins 4 RD2ID[23] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD2ID[23]}
global_route RD2ID[23] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[52]
net_connections -num_pins 3 ADDOUTID[52] \
   -sink_port {TOP_IO_HT3_FB1_B6 ADDOUTID[52]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[52]
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B6)->TOP_IO_HT3_FB1_B6 (L 1)
global_route ADDOUTID[52] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[45]
net_connections -num_pins 3 DMout[45] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D5 DMout[45]}
global_route DMout[45] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D5} -using TOP_IO_HT3_FB1_D5 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[23] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[23]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[23] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 T_FB1.uA_FB1.uB_3}

net_connections -num_pins 4 DMOUTWB[21] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[21]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[21] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 T_FB1.uA_FB1.uB_3}

net_attribute -tdm_qualified 0 RD1ID[63]
net_connections -num_pins 4 RD1ID[63] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD1ID[63]}
global_route RD1ID[63] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[28]
net_connections -num_pins 3 DMout[28] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D4 DMout[28]}
global_route DMout[28] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D4} -using TOP_IO_HT3_FB1_D4 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[15] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[15]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[15] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 T_FB1.uA_FB1.uB_3}

net_connections -num_pins 4 DMOUTWB[18] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[18]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[18] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 T_FB1.uA_FB1.uB_3}

net_attribute -tdm_qualified 0 RD2ID[5]
net_connections -num_pins 4 RD2ID[5] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD2ID[5]}
global_route RD2ID[5] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[50]
net_connections -num_pins 2 IMMID[50] \
   -sink_port {TOP_IO_HT3_FB1_A11 IMMID[50]}
global_route IMMID[50] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A11} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_connections -num_pins 2 RD2MEM[35] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[35] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[14] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[14]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[14] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 T_FB1.uA_FB1.uB_3}

net_attribute -tdm_qualified 0 ADDOUTID[23]
net_connections -num_pins 3 ADDOUTID[23] \
   -sink_port {TOP_IO_HT3_FB1_B5 ADDOUTID[23]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[23]
# FB1.uB (R) (L 0)->(FB1_A1_B19_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 1)
global_route ADDOUTID[23] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[54]
net_connections -num_pins 3 ALUOUTEX[54] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C7 ALUOUTEX[54]}
global_route ALUOUTEX[54] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C7} -using TOP_IO_HT3_FB1_C7 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[10] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[10]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_1)->FB1.uB (L 2)
global_route DMOUTWB[10] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 T_FB1.uA_FB1.uB_1}

net_attribute -tdm_qualified 0 RD2ID[21]
net_connections -num_pins 4 RD2ID[21] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD2ID[21]}
global_route RD2ID[21] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[8] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[8]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_1)->FB1.uB (L 2)
global_route DMOUTWB[8] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 T_FB1.uA_FB1.uB_1}

net_attribute -tdm_qualified 0 DMout[41]
net_connections -num_pins 3 DMout[41] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D3 DMout[41]}
global_route DMout[41] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D3} -using TOP_IO_HT3_FB1_D3 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[41]
net_connections -num_pins 3 ALUOUTEX[41] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C5 ALUOUTEX[41]}
global_route ALUOUTEX[41] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C5} -using TOP_IO_HT3_FB1_C5 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[7]
net_connections -num_pins 4 RD1ID[7] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD1ID[7]}
global_route RD1ID[7] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[4] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[4]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_1)->FB1.uB (L 2)
global_route DMOUTWB[4] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 T_FB1.uA_FB1.uB_1}

net_connections -num_pins 4 DMOUTWB[3] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[3]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_1)->FB1.uB (L 2)
global_route DMOUTWB[3] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 T_FB1.uA_FB1.uB_1}

net_connections -num_pins 2 RD2EX[52] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[52] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[63] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[63]
# FB1.uC (R) (L 0)->(FB1_B1_C19)->FB1.uB (L 1)
#                 ->(FB1_C2_D20)->FB1.uD (L 1)
global_route ALUOUTMEM[63] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD2ID[48]
net_connections -num_pins 4 RD2ID[48] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD2ID[48]}
global_route RD2ID[48] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 2 PCID[47] \
   -sink_cell {FB1.uB adder2}
global_route PCID[47] \
   -from FB1.uA -to {FB1.uB} -using FB1_A4_B22 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 DMout[21]
net_connections -num_pins 3 DMout[21] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D5 DMout[21]}
global_route DMout[21] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D5} -using TOP_IO_HT3_FB1_D5 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[48] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[48]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
global_route DMOUTWB[48] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 FB1_A4_B22}

net_connections -num_pins 2 RD1EX[55] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[55] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ADDOUTID[18]
net_connections -num_pins 3 ADDOUTID[18] \
   -sink_port {TOP_IO_HT3_FB1_B5 ADDOUTID[18]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[18]
# FB1.uB (R) (L 0)->(FB1_A1_B19_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 1)
global_route ADDOUTID[18] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 MEMTOREGWB
net_connections -num_pins 3 MEMTOREGWB \
   -sink_cell {FB1.uD mux2} \
   -sink_port {TOP_IO_HT3_FB1_D5 MEMTOREGWB}
global_route MEMTOREGWB -multi_hop 2 \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D5} -using TOP_IO_HT3_FB1_D5 -tdm DIRECT

net_connections -num_pins 3 INSTRUCID[25] \
   -sink_cell {FB1.uB immgen1}
global_route INSTRUCID[25] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[2] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[2]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_1)->FB1.uB (L 2)
global_route DMOUTWB[2] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 T_FB1.uA_FB1.uB_1}

net_attribute -tdm_qualified 0 in_instruc[19]
net_connections -num_pins 2 in_instruc[19] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[19] \
   -from TOP_IO_HT3_FB1_A6 -to {FB1.uA} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[27] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[27]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[27] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 T_FB1.uA_FB1.uB_3}

net_attribute -tdm_qualified 0 DMout[37]
net_connections -num_pins 3 DMout[37] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D4 DMout[37]}
global_route DMout[37] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D4} -using TOP_IO_HT3_FB1_D4 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[1] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[1]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_1)->FB1.uB (L 2)
global_route DMOUTWB[1] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 T_FB1.uA_FB1.uB_1}

net_connections -num_pins 4 WRITEDATAWB[19] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[19]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uC (L 1)
global_route WRITEDATAWB[19] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 FB1_A2_B20} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[39] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[39] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[0] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[0]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_1)->FB1.uB (L 2)
global_route DMOUTWB[0] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 T_FB1.uA_FB1.uB_1}

net_attribute -tdm_qualified 0 DMout[17]
net_connections -num_pins 3 DMout[17] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D5 DMout[17]}
global_route DMout[17] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D5} -using TOP_IO_HT3_FB1_D5 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[17] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[17]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[17] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 FB1_A3_B21} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[25] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[25] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[32]
net_connections -num_pins 4 RD1ID[32] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD1ID[32]}
global_route RD1ID[32] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[51]
net_connections -num_pins 4 PC[51] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A12 PC[51]}
global_route PC[51] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_connections -num_pins 2 RD2EX[53] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[53] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[8] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[8] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 5 N_1 \
   -sink_cell {FB1.uB idex1} \
   -sink_cell {FB1.uA IMMID[12]}
global_route N_1 -multi_hop 2 \
   -from FB1.uB -to {FB1.uA} -using FB1_A2_B20 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[2]
net_connections -num_pins 4 IMMID[2] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 IMMID[2]}
global_route IMMID[2] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 2 PCID[35] \
   -sink_cell {FB1.uB adder2}
global_route PCID[35] \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[16] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[16]
# FB1.uC (R) (L 0)->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)->(FB1_A8_D8)->FB1.uA (L 2)->(FB1_A4_B22)->FB1.uB (L 3)
global_route ALUOUTMEM[16] -multi_hop 2 \
   -feedthrough -from FB1.uC -to FB1.uB -through {FB1.uD FB1.uA} -using {T_FB1.uC_FB1.uD_3 FB1_A8_D8 FB1_A4_B22} \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm DIRECT

net_connections -num_pins 2 PCID[28] \
   -sink_cell {FB1.uB adder2}
global_route PCID[28] \
   -from FB1.uA -to {FB1.uB} -using FB1_A4_B22 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ALUOUTEX[56]
net_connections -num_pins 3 ALUOUTEX[56] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C7 ALUOUTEX[56]}
global_route ALUOUTEX[56] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C7} -using TOP_IO_HT3_FB1_C7 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[29]
net_connections -num_pins 3 DMout[29] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D5 DMout[29]}
global_route DMout[29] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D5} -using TOP_IO_HT3_FB1_D5 -tdm DIRECT

net_connections -num_pins 2 REGRS2_EX[1] \
   -sink_cell {FB1.uC forward1}
global_route REGRS2_EX[1] -multi_hop 3 \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 in_instruc[6]
net_connections -num_pins 2 in_instruc[6] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[6] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[0]
net_connections -num_pins 4 RD2ID[0] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD2ID[0]}
global_route RD2ID[0] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_connections -num_pins 2 RD2EX[31] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[31] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 DMout[13]
net_connections -num_pins 3 DMout[13] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D3 DMout[13]}
global_route DMout[13] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D3} -using TOP_IO_HT3_FB1_D3 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[47] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[47]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uC (L 1)
global_route WRITEDATAWB[47] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 FB1_A3_B21} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 PC[1]
net_connections -num_pins 4 PC[1] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A6 PC[1]}
global_route PC[1] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[51]
net_connections -num_pins 4 RD1ID[51] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD1ID[51]}
global_route RD1ID[51] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_connections -num_pins 2 RD2MEM[51] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[51] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[33] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[33] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[49] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[49]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
global_route DMOUTWB[49] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 FB1_A4_B22}

net_attribute -tdm_qualified 0 IMMID[17]
net_connections -num_pins 2 IMMID[17] \
   -sink_port {TOP_IO_HT3_FB1_A6 IMMID[17]}
global_route IMMID[17] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_connections -num_pins 4 INSTRUCID[0] \
   -sink_cell {FB1.uB immgen1}
global_route INSTRUCID[0] -multi_hop 2 \
   -from FB1.uA -to {FB1.uB} -using FB1_A4_B22 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 PC[52]
net_connections -num_pins 4 PC[52] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A5 PC[52]}
global_route PC[52] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[4] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[4]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uC (L 1)
global_route WRITEDATAWB[4] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 FB1_A3_B21} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 3 INSTRUCID[10] \
   -sink_cell {FB1.uB immgen1}
global_route INSTRUCID[10] \
   -from FB1.uA -to {FB1.uB} -using FB1_A3_B21 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 PC[54]
net_connections -num_pins 4 PC[54] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A11 PC[54]}
global_route PC[54] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A11} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_connections -num_pins 2 RD2EX[56] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[56] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[42] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[42]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
global_route DMOUTWB[42] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 FB1_A4_B22}

net_attribute -tdm_qualified 0 IMMID[32]
net_connections -num_pins 2 IMMID[32] \
   -sink_port {TOP_IO_HT3_FB1_A11 IMMID[32]}
global_route IMMID[32] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A11} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[42]
net_connections -num_pins 2 Addr[42] \
   -sink_cell {FB1.uA im1}
global_route Addr[42] \
   -from TOP_IO_HT3_FB1_A6 -to {FB1.uA} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[20] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[20]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[20] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 T_FB1.uA_FB1.uB_3}

net_connections -num_pins 4 WRITEDATAWB[22] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[22]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[22] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 FB1_A3_B21} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[15] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[15] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[42] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[42]
# FB1.uC (R) (L 0)->(FB1_B1_C19_1)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uD (L 1)
global_route ALUOUTMEM[42] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19_1 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[5] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[5]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_1)->FB1.uB (L 2)
global_route DMOUTWB[5] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 T_FB1.uA_FB1.uB_1}

net_connections -num_pins 4 WRMEM[1] \
   -sink_cell {FB1.uD memwb1} \
   -sink_cell {FB1.uC forward1} \
   -sink_cell {FB1.uB hazard1}
# route tree for WRMEM[1]
# FB1.uC (R) (L 0)->(FB1_B1_C19)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)
global_route WRMEM[1] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[62] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[62]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
global_route DMOUTWB[62] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 FB1_A3_B21}

net_connections -num_pins 2 PCID[16] \
   -sink_cell {FB1.uB adder2}
global_route PCID[16] \
   -from FB1.uA -to {FB1.uB} -using FB1_A3_B21 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 DMout[54]
net_connections -num_pins 3 DMout[54] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D5 DMout[54]}
global_route DMout[54] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D5} -using TOP_IO_HT3_FB1_D5 -tdm DIRECT

net_connections -num_pins 2 RD1EX[51] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[51] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ADDOUTID[36]
net_connections -num_pins 3 ADDOUTID[36] \
   -sink_port {TOP_IO_HT3_FB1_B8 ADDOUTID[36]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[36]
# FB1.uB (R) (L 0)->(FB1_A1_B19_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B8)->TOP_IO_HT3_FB1_B8 (L 1)
global_route ADDOUTID[36] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[55] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[55]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uC (L 1)
global_route WRITEDATAWB[55] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 FB1_A2_B20} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2EX[11] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[11] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[8]
net_connections -num_pins 4 RD1ID[8] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD1ID[8]}
global_route RD1ID[8] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[35]
net_connections -num_pins 4 PC[35] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A6 PC[35]}
global_route PC[35] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[24] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[24]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[24] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 T_FB1.uA_FB1.uB_3}

net_attribute -tdm_qualified 0 DMout[47]
net_connections -num_pins 3 DMout[47] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D6 DMout[47]}
global_route DMout[47] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[49] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[49]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[49] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 FB1_A2_B20} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 IMMEX[2] \
   -sink_cell {FB1.uC mux1}
global_route IMMEX[2] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[13] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[13]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[13] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 T_FB1.uA_FB1.uB_3}

net_connections -num_pins 7 ALUOUTMEM[44] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[44]
# FB1.uC (R) (L 0)->(FB1_B1_C19_1)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)
global_route ALUOUTMEM[44] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19_1 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[14] \
   -sink_cell {FB1.uB adder2}
global_route PCID[14] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD2MEM[3] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[3] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[5]
net_connections -num_pins 4 RD1ID[5] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD1ID[5]}
global_route RD1ID[5] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[56] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[56]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
global_route DMOUTWB[56] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 FB1_A3_B21}

net_attribute -tdm_qualified 0 DMout[59]
net_connections -num_pins 3 DMout[59] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D4 DMout[59]}
global_route DMout[59] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D4} -using TOP_IO_HT3_FB1_D4 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[43]
net_connections -num_pins 3 DMout[43] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D3 DMout[43]}
global_route DMout[43] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D3} -using TOP_IO_HT3_FB1_D3 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[39]
net_connections -num_pins 3 DMout[39] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D3 DMout[39]}
global_route DMout[39] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D3} -using TOP_IO_HT3_FB1_D3 -tdm DIRECT

net_connections -num_pins 2 RD1EX[3] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[3] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[21]
net_connections -num_pins 4 RD1ID[21] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD1ID[21]}
global_route RD1ID[21] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[57]
net_connections -num_pins 3 ALUOUTEX[57] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C7 ALUOUTEX[57]}
global_route ALUOUTEX[57] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C7} -using TOP_IO_HT3_FB1_C7 -tdm DIRECT

net_connections -num_pins 2 RD2EX[10] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[10] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ALUOUTEX[12]
net_connections -num_pins 3 ALUOUTEX[12] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C8 ALUOUTEX[12]}
global_route ALUOUTEX[12] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C8} -using TOP_IO_HT3_FB1_C8 -tdm DIRECT

net_connections -num_pins 2 REGRS1_EX[0] \
   -sink_cell {FB1.uC forward1}
global_route REGRS1_EX[0] -multi_hop 3 \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[6] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[6]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_1)->FB1.uB (L 2)
global_route DMOUTWB[6] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 T_FB1.uA_FB1.uB_1}

net_attribute -tdm_qualified 0 Addr[24]
net_connections -num_pins 2 Addr[24] \
   -sink_cell {FB1.uA im1}
global_route Addr[24] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[34]
net_connections -num_pins 4 PC[34] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A12 PC[34]}
global_route PC[34] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[16] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[16]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[16] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 T_FB1.uA_FB1.uB_3}

net_connections -num_pins 4 WRITEDATAWB[25] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[25]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[25] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 FB1_A2_B20} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[54] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[54]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
global_route DMOUTWB[54] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 FB1_A4_B22}

net_connections -num_pins 7 ALUOUTMEM[46] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[46]
# FB1.uC (R) (L 0)->(FB1_B1_C19_1)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uD (L 1)
global_route ALUOUTMEM[46] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19_1 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 DMout[62]
net_connections -num_pins 3 DMout[62] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D6 DMout[62]}
global_route DMout[62] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_connections -num_pins 2 RD1EX[38] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[38] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[14] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[14]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[14] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 FB1_A4_B22} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 Addr[19]
net_connections -num_pins 2 Addr[19] \
   -sink_cell {FB1.uA im1}
global_route Addr[19] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[29] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[29]
# FB1.uC (R) (L 0)->(FB1_B1_C19)->FB1.uB (L 1)
#                 ->(FB1_C2_D20)->FB1.uD (L 1)
global_route ALUOUTMEM[29] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 5 INSTRUCID[21] \
   -sink_cell {FB1.uB immgen1}
global_route INSTRUCID[21] -multi_hop 2 \
   -from FB1.uA -to {FB1.uB} -using FB1_A4_B22 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ADDOUTID[5]
net_connections -num_pins 3 ADDOUTID[5] \
   -sink_port {TOP_IO_HT3_FB1_B5 ADDOUTID[5]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[5]
# FB1.uB (R) (L 0)->(FB1_A3_B21)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 1)
global_route ADDOUTID[5] \
   -from FB1.uB -to {FB1.uA} -using FB1_A3_B21 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[57] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[57]
# FB1.uC (R) (L 0)->(FB1_B1_C19)->FB1.uB (L 1)
#                 ->(FB1_C2_D20)->FB1.uD (L 1)
global_route ALUOUTMEM[57] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[25] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[25]
# FB1.uC (R) (L 0)->(FB1_B1_C19)->FB1.uB (L 1)
#                 ->(FB1_C2_D20)->FB1.uD (L 1)
global_route ALUOUTMEM[25] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 IMMEX[0] \
   -sink_cell {FB1.uC mux1}
global_route IMMEX[0] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 PC[46]
net_connections -num_pins 4 PC[46] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A12 PC[46]}
global_route PC[46] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[43] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[43]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uC (L 1)
global_route WRITEDATAWB[43] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 FB1_A2_B20} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 ALUOUTEX[38]
net_connections -num_pins 3 ALUOUTEX[38] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C5 ALUOUTEX[38]}
global_route ALUOUTEX[38] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C5} -using TOP_IO_HT3_FB1_C5 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[17]
net_connections -num_pins 2 Addr[17] \
   -sink_cell {FB1.uA im1}
global_route Addr[17] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[19]
net_connections -num_pins 3 ALUOUTEX[19] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C7 ALUOUTEX[19]}
global_route ALUOUTEX[19] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C7} -using TOP_IO_HT3_FB1_C7 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[7]
net_connections -num_pins 3 DMout[7] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D6 DMout[7]}
global_route DMout[7] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[17]
net_connections -num_pins 4 RD2ID[17] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B5 RD2ID[17]}
global_route RD2ID[17] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[30] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[30]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[30] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 FB1_A2_B20} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 Addr[52]
net_connections -num_pins 2 Addr[52] \
   -sink_cell {FB1.uA im1}
global_route Addr[52] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_connections -num_pins 2 PCID[29] \
   -sink_cell {FB1.uB adder2}
global_route PCID[29] \
   -from FB1.uA -to {FB1.uB} -using FB1_A3_B21 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[12] \
   -sink_cell {FB1.uB adder2}
global_route PCID[12] \
   -from FB1.uA -to {FB1.uB} -using FB1_A3_B21 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 MEMREADMEM \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uB hazard1}
# route tree for MEMREADMEM
# FB1.uC (R) (L 0)->(FB1_B2_C20)->FB1.uB (L 1)
#                 ->(FB1_C2_D20)->FB1.uD (L 1)
global_route MEMREADMEM -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4 \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 DMout[18]
net_connections -num_pins 3 DMout[18] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D6 DMout[18]}
global_route DMout[18] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_attribute -tdm_qualified 0 IMMID[57]
net_connections -num_pins 2 IMMID[57] \
   -sink_port {TOP_IO_HT3_FB1_A6 IMMID[57]}
global_route IMMID[57] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_connections -num_pins 2 PCID[56] \
   -sink_cell {FB1.uB adder2}
global_route PCID[56] \
   -from FB1.uA -to {FB1.uB} -using FB1_A4_B22 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 INSTRUCID[1] \
   -sink_cell {FB1.uB immgen1}
global_route INSTRUCID[1] -multi_hop 2 \
   -from FB1.uA -to {FB1.uB} -using FB1_A3_B21 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD2ID[31]
net_connections -num_pins 4 RD2ID[31] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B8 RD2ID[31]}
global_route RD2ID[31] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[30]
net_connections -num_pins 2 Addr[30] \
   -sink_cell {FB1.uA im1}
global_route Addr[30] \
   -from TOP_IO_HT3_FB1_A5 -to {FB1.uA} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[36] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[36]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[36] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 T_FB1.uA_FB1.uB_3}

net_connections -num_pins 4 WRITEDATAWB[59] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[59]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uC (L 1)
global_route WRITEDATAWB[59] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 FB1_A3_B21} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[12] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[12] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[60] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[60]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
global_route DMOUTWB[60] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 FB1_A4_B22}

net_attribute -tdm_qualified 0 DMout[33]
net_connections -num_pins 3 DMout[33] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D4 DMout[33]}
global_route DMout[33] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D4} -using TOP_IO_HT3_FB1_D4 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[18]
net_connections -num_pins 4 PC[18] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A12 PC[18]}
global_route PC[18] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_connections -num_pins 2 RD2MEM[0] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[0] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 DMout[40]
net_connections -num_pins 3 DMout[40] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D6 DMout[40]}
global_route DMout[40] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[58]
net_connections -num_pins 3 DMout[58] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D3 DMout[58]}
global_route DMout[58] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D3} -using TOP_IO_HT3_FB1_D3 -tdm DIRECT

net_connections -num_pins 2 RD2EX[3] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[3] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 Addr[22]
net_connections -num_pins 2 Addr[22] \
   -sink_cell {FB1.uA im1}
global_route Addr[22] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_attribute -tdm_qualified 0 PC[47]
net_connections -num_pins 4 PC[47] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A6 PC[47]}
global_route PC[47] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[48]
net_connections -num_pins 3 ALUOUTEX[48] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C6 ALUOUTEX[48]}
global_route ALUOUTEX[48] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C6} -using TOP_IO_HT3_FB1_C6 -tdm DIRECT

net_connections -num_pins 2 RD1EX[59] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[59] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[55] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[55]
# FB1.uC (R) (L 0)->(FB1_B1_C19)->FB1.uB (L 1)
#                 ->(FB1_C2_D20)->FB1.uD (L 1)
global_route ALUOUTMEM[55] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[60]
net_connections -num_pins 4 RD1ID[60] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD1ID[60]}
global_route RD1ID[60] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[12] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[12]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[12] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 T_FB1.uA_FB1.uB_3}

net_connections -num_pins 2 RD1EX[49] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[49] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[9] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[9]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uC (L 1)
global_route WRITEDATAWB[9] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 FB1_A4_B22} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[15] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[15]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uC (L 1)
global_route WRITEDATAWB[15] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 FB1_A4_B22} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRMEM[2] \
   -sink_cell {FB1.uD memwb1} \
   -sink_cell {FB1.uC forward1} \
   -sink_cell {FB1.uB hazard1}
# route tree for WRMEM[2]
# FB1.uC (R) (L 0)->(FB1_B2_C20)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_1)->FB1.uD (L 1)
global_route WRMEM[2] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4 \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_connections -num_pins 3 MEMREADEX \
   -sink_cell {FB1.uC exmem1} \
   -sink_cell {FB1.uB hazard1}
global_route MEMREADEX \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 in_instruc[8]
net_connections -num_pins 2 in_instruc[8] \
   -sink_cell {FB1.uA im1}
global_route in_instruc[8] \
   -from TOP_IO_HT3_FB1_A6 -to {FB1.uA} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_connections -num_pins 2 RD2EX[34] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[34] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 IMMID[12]
net_connections -num_pins 2 IMMID[12] \
   -sink_port {TOP_IO_HT3_FB1_A6 IMMID[12]}
global_route IMMID[12] -multi_hop 2 \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[54]
net_connections -num_pins 3 ADDOUTID[54] \
   -sink_port {TOP_IO_HT3_FB1_B6 ADDOUTID[54]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[54]
# FB1.uB (R) (L 0)->(FB1_A1_B19_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B6)->TOP_IO_HT3_FB1_B6 (L 1)
global_route ADDOUTID[54] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[11] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[11]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[11] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 T_FB1.uA_FB1.uB_3}

net_connections -num_pins 3 REGWRITEMEM \
   -sink_cell {FB1.uD memwb1} \
   -sink_cell {FB1.uC forward1}
global_route REGWRITEMEM -multi_hop 2 \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 IMMID[20]
net_connections -num_pins 2 IMMID[20] \
   -sink_port {TOP_IO_HT3_FB1_A5 IMMID[20]}
global_route IMMID[20] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[40] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[40]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
global_route DMOUTWB[40] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 FB1_A3_B21}

net_connections -num_pins 2 REGRS2_EX[3] \
   -sink_cell {FB1.uC forward1}
global_route REGRS2_EX[3] -multi_hop 3 \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[32] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[32]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[32] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 T_FB1.uA_FB1.uB_3}

net_connections -num_pins 4 DMOUTWB[26] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[26]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[26] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 T_FB1.uA_FB1.uB_3}

net_connections -num_pins 2 RD1EX[56] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[56] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[31] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[31]
# FB1.uC (R) (L 0)->(FB1_B1_C19)->FB1.uB (L 1)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)
global_route ALUOUTMEM[31] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 WRITEDATAWB[60] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[60]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[60] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 FB1_A2_B20} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[22] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[22]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[22] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 T_FB1.uA_FB1.uB_3}

net_connections -num_pins 4 DMOUTWB[51] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[51]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
global_route DMOUTWB[51] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 FB1_A3_B21}

net_connections -num_pins 4 DMOUTWB[29] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[29]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[29] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 T_FB1.uA_FB1.uB_3}

net_connections -num_pins 2 RD2MEM[41] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[41] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 IMMID[54]
net_connections -num_pins 2 IMMID[54] \
   -sink_port {TOP_IO_HT3_FB1_A12 IMMID[54]}
global_route IMMID[54] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A12} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 ALUOUTEX[33]
net_connections -num_pins 3 ALUOUTEX[33] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C5 ALUOUTEX[33]}
global_route ALUOUTEX[33] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C5} -using TOP_IO_HT3_FB1_C5 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[17] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[17]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[17] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 T_FB1.uA_FB1.uB_3}

net_connections -num_pins 2 RD2EX[36] \
   -sink_cell {FB1.uC mux3_1_4}
global_route RD2EX[36] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[9] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[9]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_1)->FB1.uB (L 2)
global_route DMOUTWB[9] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 T_FB1.uA_FB1.uB_1}

net_connections -num_pins 2 RD2MEM[44] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[44] \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 7 ALUOUTMEM[10] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[10]
# FB1.uC (R) (L 0)->(T_FB1.uC_FB1.uD_3)->FB1.uD (L 1)->(FB1_A10_D10)->FB1.uA (L 2)->(FB1_A2_B20)->FB1.uB (L 3)
global_route ALUOUTMEM[10] -multi_hop 2 \
   -feedthrough -from FB1.uC -to FB1.uB -through {FB1.uD FB1.uA} -using {T_FB1.uC_FB1.uD_3 FB1_A10_D10 FB1_A2_B20} \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm DIRECT

net_attribute -tdm_qualified 0 RD2ID[55]
net_connections -num_pins 4 RD2ID[55] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD2ID[55]}
global_route RD2ID[55] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[37]
net_connections -num_pins 4 RD1ID[37] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD1ID[37]}
global_route RD1ID[37] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[19] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[19]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[19] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 T_FB1.uA_FB1.uB_3}

net_connections -num_pins 2 RD1EX[53] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[53] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 DMout[0]
net_connections -num_pins 3 DMout[0] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D5 DMout[0]}
global_route DMout[0] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D5} -using TOP_IO_HT3_FB1_D5 -tdm DIRECT

net_connections -num_pins 2 FUNC7EX[1] \
   -sink_cell {FB1.uC alucontrol}
global_route FUNC7EX[1] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 RD1EX[0] \
   -sink_cell {FB1.uC mux3_1_3}
global_route RD1EX[0] \
   -from FB1.uB -to {FB1.uC} -using FB1_B2_C20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 Addr[27]
net_connections -num_pins 2 Addr[27] \
   -sink_cell {FB1.uA im1}
global_route Addr[27] \
   -from TOP_IO_HT3_FB1_A12 -to {FB1.uA} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 stall
net_connections -num_pins 5 stall \
   -sink_cell {FB1.uA stop} \
   -sink_cell {FB1.uB control1} \
   -sink_port {TOP_IO_HT3_FB1_B7 stall}
# route tree for stall
# FB1.uB (R) (L 0)->(T_FB1.uA_FB1.uB_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B7)->TOP_IO_HT3_FB1_B7 (L 1)
global_route stall -multi_hop 2 \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_connections -num_pins 2 RD2MEM[2] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[2] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 PC[60]
net_connections -num_pins 4 PC[60] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A5 PC[60]}
global_route PC[60] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A5} -using TOP_IO_HT3_FB1_A5 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[50] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[50]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
global_route DMOUTWB[50] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 FB1_A3_B21}

net_attribute -tdm_qualified 0 Addr[23]
net_connections -num_pins 2 Addr[23] \
   -sink_cell {FB1.uA im1}
global_route Addr[23] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[61] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[61]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uC (L 1)
global_route WRITEDATAWB[61] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 FB1_A2_B20} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 DMout[31]
net_connections -num_pins 3 DMout[31] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D4 DMout[31]}
global_route DMout[31] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D4} -using TOP_IO_HT3_FB1_D4 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[20]
net_connections -num_pins 3 DMout[20] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D5 DMout[20]}
global_route DMout[20] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D5} -using TOP_IO_HT3_FB1_D5 -tdm DIRECT

net_connections -num_pins 3 PCSRCID \
   -sink_cell {FB1.uA ifid1}
global_route PCSRCID -multi_hop 3 \
   -from FB1.uB -to {FB1.uA} -using T_FB1.uA_FB1.uB_3 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[26]
net_connections -num_pins 3 DMout[26] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D3 DMout[26]}
global_route DMout[26] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D3} -using TOP_IO_HT3_FB1_D3 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[17]
net_connections -num_pins 3 ADDOUTID[17] \
   -sink_port {TOP_IO_HT3_FB1_B8 ADDOUTID[17]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[17]
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B8)->TOP_IO_HT3_FB1_B8 (L 1)
global_route ADDOUTID[17] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B8} -using TOP_IO_HT3_FB1_B8 -tdm DIRECT

net_attribute -tdm_qualified 0 DMout[15]
net_connections -num_pins 3 DMout[15] \
   -sink_cell {FB1.uD memwb1} \
   -sink_port {TOP_IO_HT3_FB1_D6 DMout[15]}
global_route DMout[15] \
   -from FB1.uD -to {TOP_IO_HT3_FB1_D6} -using TOP_IO_HT3_FB1_D6 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[34] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[34]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[34] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 T_FB1.uA_FB1.uB_3}

net_attribute -tdm_qualified 0 PC[9]
net_connections -num_pins 4 PC[9] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A6 PC[9]}
global_route PC[9] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_connections -num_pins 4 DMOUTWB[46] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[46]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(FB1_A2_B20)->FB1.uB (L 2)
global_route DMOUTWB[46] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 FB1_A2_B20}

net_connections -num_pins 4 DMOUTWB[44] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[44]
# FB1.uD (R) (L 0)->(FB1_A8_D8)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
global_route DMOUTWB[44] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A8_D8 FB1_A3_B21}

net_attribute -tdm_qualified 0 ADDOUTID[14]
net_connections -num_pins 3 ADDOUTID[14] \
   -sink_port {TOP_IO_HT3_FB1_B6 ADDOUTID[14]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[14]
# FB1.uB (R) (L 0)->(FB1_A1_B19_1)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B6)->TOP_IO_HT3_FB1_B6 (L 1)
global_route ADDOUTID[14] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19_1 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[32] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[32]
# FB1.uC (R) (L 0)->(FB1_B1_C19_1)->FB1.uB (L 1)
#                 ->(FB1_C2_D20)->FB1.uD (L 1)
global_route ALUOUTMEM[32] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19_1 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 2 PCID[0] \
   -sink_cell {FB1.uB adder2}
global_route PCID[0] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_3 -tdm HSTDMSE -ratio 4

net_connections -num_pins 5 INSTRUCID[23] \
   -sink_cell {FB1.uB immgen1}
global_route INSTRUCID[23] -multi_hop 2 \
   -from FB1.uA -to {FB1.uB} -using FB1_A2_B20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 in_enable
net_connections -num_pins 3 in_enable \
   -sink_cell {FB1.uA stop}
global_route in_enable \
   -from TOP_IO_HT3_FB1_A12 -to {FB1.uA} -using TOP_IO_HT3_FB1_A12 -tdm DIRECT

net_attribute -tdm_qualified 0 ADDOUTID[25]
net_connections -num_pins 3 ADDOUTID[25] \
   -sink_port {TOP_IO_HT3_FB1_B5 ADDOUTID[25]} \
   -sink_cell {FB1.uA mux3}
# route tree for ADDOUTID[25]
# FB1.uB (R) (L 0)->(FB1_A1_B19)->FB1.uA (L 1)
#                 ->(TOP_IO_HT3_FB1_B5)->TOP_IO_HT3_FB1_B5 (L 1)
global_route ADDOUTID[25] \
   -from FB1.uB -to {FB1.uA} -using FB1_A1_B19 -tdm DIRECT \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 RD1ID[11]
net_connections -num_pins 4 RD1ID[11] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B6 RD1ID[11]}
global_route RD1ID[11] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B6} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[45] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[45]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(FB1_A4_B22)->FB1.uB (L 2)
#                 ->(FB1_C2_D20)->FB1.uC (L 1)
global_route WRITEDATAWB[45] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 FB1_A4_B22} \
   -from FB1.uD -to {FB1.uC} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 equal
net_connections -num_pins 3 equal \
   -sink_cell {FB1.uB PCSRCID} \
   -sink_port {TOP_IO_HT3_FB1_B7 equal}
global_route equal -multi_hop 3 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_connections -num_pins 4 WRITEDATAWB[53] \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB registers1}
# route tree for WRITEDATAWB[53]
# FB1.uD (R) (L 0)->(FB1_A7_D7)->FB1.uA (L 1)->(FB1_A3_B21)->FB1.uB (L 2)
#                 ->(T_FB1.uC_FB1.uD_3)->FB1.uC (L 1)
global_route WRITEDATAWB[53] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A7_D7 FB1_A3_B21} \
   -from FB1.uD -to {FB1.uC} -using T_FB1.uC_FB1.uD_3 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 PC[42]
net_connections -num_pins 4 PC[42] \
   -sink_cell {FB1.uA ifid1} \
   -sink_port {TOP_IO_HT3_FB1_A6 PC[42]}
global_route PC[42] \
   -from FB1.uA -to {TOP_IO_HT3_FB1_A6} -using TOP_IO_HT3_FB1_A6 -tdm DIRECT

net_connections -num_pins 2 RD2MEM[62] \
   -sink_cell {FB1.uD dm1}
global_route RD2MEM[62] \
   -from FB1.uC -to {FB1.uD} -using T_FB1.uC_FB1.uD_1 -tdm HSTDMSE -ratio 4

net_attribute -tdm_qualified 0 RD1ID[40]
net_connections -num_pins 4 RD1ID[40] \
   -sink_cell {FB1.uB idex1} \
   -sink_port {TOP_IO_HT3_FB1_B7 RD1ID[40]}
global_route RD1ID[40] -multi_hop 2 \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B7} -using TOP_IO_HT3_FB1_B7 -tdm DIRECT

net_attribute -tdm_qualified 0 Addr[26]
net_connections -num_pins 2 Addr[26] \
   -sink_cell {FB1.uA im1}
global_route Addr[26] \
   -from TOP_IO_HT3_FB1_A11 -to {FB1.uA} -using TOP_IO_HT3_FB1_A11 -tdm DIRECT

net_connections -num_pins 2 PCID[40] \
   -sink_cell {FB1.uB adder2}
global_route PCID[40] \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_1 -tdm DIRECT

net_connections -num_pins 7 ALUOUTMEM[28] \
   -sink_cell {FB1.uD dm1} \
   -sink_cell {FB1.uC mux3_1_4} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for ALUOUTMEM[28]
# FB1.uC (R) (L 0)->(FB1_B1_C19_1)->FB1.uB (L 1)
#                 ->(FB1_C2_D20)->FB1.uD (L 1)
global_route ALUOUTMEM[28] -multi_hop 2 \
   -from FB1.uC -to {FB1.uB} -using FB1_B1_C19_1 -tdm DIRECT \
   -from FB1.uC -to {FB1.uD} -using FB1_C2_D20 -tdm HSTDMSE -ratio 4

net_connections -num_pins 4 DMOUTWB[25] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[25]
# FB1.uD (R) (L 0)->(FB1_A9_D9)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_3)->FB1.uB (L 2)
global_route DMOUTWB[25] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A9_D9 T_FB1.uA_FB1.uB_3}

net_connections -num_pins 4 DMOUTWB[7] \
   -sink_cell {FB1.uD mux2} \
   -sink_cell {FB1.uB mux3_1_2}
# route tree for DMOUTWB[7]
# FB1.uD (R) (L 0)->(FB1_A10_D10)->FB1.uA (L 1)->(T_FB1.uA_FB1.uB_1)->FB1.uB (L 2)
global_route DMOUTWB[7] -multi_hop 2 \
   -feedthrough -from FB1.uD -to FB1.uB -through {FB1.uA} -using {FB1_A10_D10 T_FB1.uA_FB1.uB_1}

net_attribute -tdm_qualified 0 ALUOUTEX[10]
net_connections -num_pins 3 ALUOUTEX[10] \
   -sink_cell {FB1.uC exmem1} \
   -sink_port {TOP_IO_HT3_FB1_C6 ALUOUTEX[10]}
global_route ALUOUTEX[10] \
   -from FB1.uC -to {TOP_IO_HT3_FB1_C6} -using TOP_IO_HT3_FB1_C6 -tdm DIRECT

</body>
</html>
