#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Mon Aug 24 19:22:50 2015
# Process ID: 99128
# Log file: E:/Thesis/Thesis-FPGA-project/SysGenRTLv3/vivado.log
# Journal file: E:/Thesis/Thesis-FPGA-project/SysGenRTLv3\vivado.jou
#-----------------------------------------------------------
source ProjectGeneration.tcl -notrace
WARNING: [Coretcl 2-176] No IPs found
****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/Thesis/Thesis-FPGA-project/SysGenRTLv3/hdl_netlist/sysgensynthfse.hw/webtalk/labtool_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 269.742 ; gain = 0.000

    while executing
"webtalk_transmit -clientid 2286952280 -regid "211039328_0_0_965" -xml E:/Thesis/Thesis-FPGA-project/SysGenRTLv3/hdl_netlist/sysgensynthfse.hw/webtalk/..."
    (file "E:/Thesis/Thesis-FPGA-project/SysGenRTLv3/hdl_netlist/sysgensynthfse.hw/webtalk/labtool_webtalk.tcl" line 26)
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 24 19:23:01 2015...
close_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 375.309 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug 24 19:23:01 2015...
