****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 50
        -report_by scenario
Design : vlsu_cam_top
Version: U-2022.12
Date   : Sat Jul 15 10:24:20 2023
****************************************
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis'. (TIM-050)

  Startpoint: asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: match_reg[1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.14 r
  asic_model_gen.memory_core/U2742/X (HDBSLT20_AOI221_0P5)
                                                   0.02      0.15 f
  asic_model_gen.memory_core/U83/X (HDBSLT20_ND4_0P5)
                                                   0.01      0.16 r
  asic_model_gen.memory_core/U2786/X (HDBSLT20_NR4_0P5)
                                                   0.02      0.19 f
  U1704/X (HDBSLT20_ND2_1P5)                       0.01      0.19 r
  U1993/X (HDBSLT20_ND4_0P5)                       0.03      0.23 f
  U2150/X (HDBSLT20_NR3_0P75)                      0.04      0.27 r
  U2151/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.29 f
  match_reg[1]/D (HDBSLT20_FDPRBQ_V2_1)           -0.01      0.28 f
  data arrival time                                          0.28

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  match_reg[1]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.01      0.26
  data required time                                         0.26
  ------------------------------------------------------------------------
  data required time                                         0.26
  data arrival time                                         -0.28
  ------------------------------------------------------------------------
  slack (MET)                                                0.02



  Startpoint: asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: match_reg[0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.14 r
  asic_model_gen.memory_core/U2689/X (HDBSLT20_AOI221_0P5)
                                                   0.02      0.16 f
  asic_model_gen.memory_core/U67/X (HDBSLT20_ND4_0P75)
                                                   0.01      0.17 r
  asic_model_gen.memory_core/U2732/X (HDBSLT20_NR4_0P5)
                                                   0.03      0.20 f
  U1687/X (HDBSLT20_ND2_MM_0P75)                   0.02      0.22 r
  U1668/X (HDBSLT20_ND4_0P5)                       0.04      0.26 f
  U1963/X (HDBSLT20_NR4_0P5)                       0.01      0.27 r
  U2655/X (HDBSLT20_AOI21_0P5)                     0.05      0.32 f
  match_reg[0]/D (HDBSLT20_FDPRBQ_V2_1)           -0.01      0.32 f
  data arrival time                                          0.32

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.24      0.24
  match_reg[0]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      0.24 r
  clock uncertainty                                0.03      0.27
  library hold time                                0.01      0.28
  data required time                                         0.28
  ------------------------------------------------------------------------
  data required time                                         0.28
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[1][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.14 r
  asic_model_gen.memory_core/U2742/X (HDBSLT20_AOI221_0P5)
                                                   0.02      0.15 f
  asic_model_gen.memory_core/U83/X (HDBSLT20_ND4_0P5)
                                                   0.01      0.16 r
  asic_model_gen.memory_core/U2786/X (HDBSLT20_NR4_0P5)
                                                   0.02      0.19 f
  U1704/X (HDBSLT20_ND2_1P5)                       0.01      0.19 r
  U1993/X (HDBSLT20_ND4_0P5)                       0.03      0.23 f
  U2150/X (HDBSLT20_NR3_0P75)                      0.04      0.27 r
  U2151/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.29 f
  U2126/X (HDBSLT20_AN2_1)                         0.01      0.30 f
  mdata_reg[1][4]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.30 f
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[1][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.01      0.27
  data required time                                         0.27
  ------------------------------------------------------------------------
  data required time                                         0.27
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[1][0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.14 r
  asic_model_gen.memory_core/U2742/X (HDBSLT20_AOI221_0P5)
                                                   0.02      0.15 f
  asic_model_gen.memory_core/U83/X (HDBSLT20_ND4_0P5)
                                                   0.01      0.16 r
  asic_model_gen.memory_core/U2786/X (HDBSLT20_NR4_0P5)
                                                   0.02      0.19 f
  U1704/X (HDBSLT20_ND2_1P5)                       0.01      0.19 r
  U1993/X (HDBSLT20_ND4_0P5)                       0.03      0.23 f
  U2150/X (HDBSLT20_NR3_0P75)                      0.04      0.27 r
  U2151/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.29 f
  ctmTdsLR_2_1096/X (HDBSLT20_AN3B_0P5)            0.01      0.31 f
  mdata_reg[1][0]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.30 f
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[1][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.01      0.26
  data required time                                         0.26
  ------------------------------------------------------------------------
  data required time                                         0.26
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[1][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.14 r
  asic_model_gen.memory_core/U2742/X (HDBSLT20_AOI221_0P5)
                                                   0.02      0.15 f
  asic_model_gen.memory_core/U83/X (HDBSLT20_ND4_0P5)
                                                   0.01      0.16 r
  asic_model_gen.memory_core/U2786/X (HDBSLT20_NR4_0P5)
                                                   0.02      0.19 f
  U1704/X (HDBSLT20_ND2_1P5)                       0.01      0.19 r
  U1993/X (HDBSLT20_ND4_0P5)                       0.03      0.23 f
  U2150/X (HDBSLT20_NR3_0P75)                      0.04      0.27 r
  U2151/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.29 f
  U2858/X (HDBSLT20_AN2_MM_1)                      0.01      0.30 f
  mdata_reg[1][2]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.30 f
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[1][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.01      0.26
  data required time                                         0.26
  ------------------------------------------------------------------------
  data required time                                         0.26
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[1][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.14 r
  asic_model_gen.memory_core/U2742/X (HDBSLT20_AOI221_0P5)
                                                   0.02      0.15 f
  asic_model_gen.memory_core/U83/X (HDBSLT20_ND4_0P5)
                                                   0.01      0.16 r
  asic_model_gen.memory_core/U2786/X (HDBSLT20_NR4_0P5)
                                                   0.02      0.19 f
  U1704/X (HDBSLT20_ND2_1P5)                       0.01      0.19 r
  U1993/X (HDBSLT20_ND4_0P5)                       0.03      0.23 f
  U2150/X (HDBSLT20_NR3_0P75)                      0.04      0.27 r
  U2151/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.29 f
  U2862/X (HDBSLT20_AN2_MM_1)                      0.01      0.30 f
  mdata_reg[1][3]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.30 f
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[1][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.01      0.26
  data required time                                         0.26
  ------------------------------------------------------------------------
  data required time                                         0.26
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: match_reg[2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12

  asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.12 r
  asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.16 f
  asic_model_gen.memory_core/U2623/X (HDBSLT20_OAI221_0P5)
                                                   0.02      0.18 r
  asic_model_gen.memory_core/U2677/X (HDBSLT20_NR4_2)
                                                   0.01      0.19 f
  U2403/X (HDBSLT20_ND2_MM_1)                      0.02      0.21 r
  U1960/X (HDBSLT20_ND4_0P5)                       0.04      0.25 f
  U2431/X (HDBSLT20_NR3_0P75)                      0.03      0.28 r
  U2432/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.31 f
  match_reg[2]/D (HDBSLT20_FDPRBQ_V2_1)           -0.00      0.30 f
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  match_reg[2]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.01      0.26
  data required time                                         0.26
  ------------------------------------------------------------------------
  data required time                                         0.26
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.14 f
  asic_model_gen.memory_core/U2689/X (HDBSLT20_AOI221_0P5)
                                                   0.01      0.15 r
  asic_model_gen.memory_core/U67/X (HDBSLT20_ND4_0P75)
                                                   0.02      0.18 f
  asic_model_gen.memory_core/U2732/X (HDBSLT20_NR4_0P5)
                                                   0.04      0.22 r
  U1687/X (HDBSLT20_ND2_MM_0P75)                   0.03      0.25 f
  U1668/X (HDBSLT20_ND4_0P5)                       0.02      0.26 r
  U1963/X (HDBSLT20_NR4_0P5)                       0.02      0.28 f
  U2655/X (HDBSLT20_AOI21_0P5)                     0.03      0.31 r
  U1758/X (HDBSLT20_AOAI211_1)                     0.01      0.31 f
  U1572/X (HDBSLT20_AOI31_0P5)                     0.01      0.32 r
  mdata_reg[0][4]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.32 r
  data arrival time                                          0.32

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.24      0.24
  mdata_reg[0][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.24 r
  clock uncertainty                                0.03      0.27
  library hold time                               -0.00      0.26
  data required time                                         0.26
  ------------------------------------------------------------------------
  data required time                                         0.26
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[2][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12

  asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.12 r
  asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.16 f
  asic_model_gen.memory_core/U2623/X (HDBSLT20_OAI221_0P5)
                                                   0.02      0.18 r
  asic_model_gen.memory_core/U2677/X (HDBSLT20_NR4_2)
                                                   0.01      0.19 f
  U2403/X (HDBSLT20_ND2_MM_1)                      0.02      0.21 r
  U1960/X (HDBSLT20_ND4_0P5)                       0.04      0.25 f
  U2431/X (HDBSLT20_NR3_0P75)                      0.03      0.28 r
  U2432/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.31 f
  U2125/X (HDBSLT20_AN2_MM_1)                      0.02      0.32 f
  mdata_reg[2][4]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.32 f
  data arrival time                                          0.32

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[2][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.01      0.27
  data required time                                         0.27
  ------------------------------------------------------------------------
  data required time                                         0.27
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[2][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12

  asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.12 r
  asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.16 f
  asic_model_gen.memory_core/U2623/X (HDBSLT20_OAI221_0P5)
                                                   0.02      0.18 r
  asic_model_gen.memory_core/U2677/X (HDBSLT20_NR4_2)
                                                   0.01      0.19 f
  U2403/X (HDBSLT20_ND2_MM_1)                      0.02      0.21 r
  U1960/X (HDBSLT20_ND4_0P5)                       0.04      0.25 f
  U2431/X (HDBSLT20_NR3_0P75)                      0.03      0.28 r
  U2432/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.31 f
  U2860/X (HDBSLT20_AN2_MM_1)                      0.02      0.32 f
  mdata_reg[2][3]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.32 f
  data arrival time                                          0.32

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[2][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.01      0.27
  data required time                                         0.27
  ------------------------------------------------------------------------
  data required time                                         0.27
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[2][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12

  asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.12 r
  asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.16 f
  asic_model_gen.memory_core/U2623/X (HDBSLT20_OAI221_0P5)
                                                   0.02      0.18 r
  asic_model_gen.memory_core/U2677/X (HDBSLT20_NR4_2)
                                                   0.01      0.19 f
  U2403/X (HDBSLT20_ND2_MM_1)                      0.02      0.21 r
  U1960/X (HDBSLT20_ND4_0P5)                       0.04      0.25 f
  U2431/X (HDBSLT20_NR3_0P75)                      0.03      0.28 r
  U2432/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.31 f
  U2853/X (HDBSLT20_AN2_MM_1)                      0.02      0.33 f
  mdata_reg[2][2]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.32 f
  data arrival time                                          0.32

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[2][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.01      0.27
  data required time                                         0.27
  ------------------------------------------------------------------------
  data required time                                         0.27
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[2][0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12

  asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.12 r
  asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.16 f
  asic_model_gen.memory_core/U2623/X (HDBSLT20_OAI221_0P5)
                                                   0.02      0.18 r
  asic_model_gen.memory_core/U2677/X (HDBSLT20_NR4_2)
                                                   0.01      0.19 f
  U2403/X (HDBSLT20_ND2_MM_1)                      0.02      0.21 r
  U1960/X (HDBSLT20_ND4_0P5)                       0.04      0.25 f
  U2431/X (HDBSLT20_NR3_0P75)                      0.03      0.28 r
  U2432/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.31 f
  ctmTdsLR_2_1094/X (HDBSLT20_AN3B_0P5)            0.02      0.33 f
  mdata_reg[2][0]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.32 f
  data arrival time                                          0.32

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[2][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.01      0.26
  data required time                                         0.26
  ------------------------------------------------------------------------
  data required time                                         0.26
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.14 r
  asic_model_gen.memory_core/U2689/X (HDBSLT20_AOI221_0P5)
                                                   0.02      0.16 f
  asic_model_gen.memory_core/U67/X (HDBSLT20_ND4_0P75)
                                                   0.01      0.17 r
  asic_model_gen.memory_core/U2732/X (HDBSLT20_NR4_0P5)
                                                   0.03      0.20 f
  U1687/X (HDBSLT20_ND2_MM_0P75)                   0.02      0.22 r
  U1992/X (HDBSLT20_OAI22_0P5)                     0.02      0.24 f
  U2760/X (HDBSLT20_OR4_1)                         0.03      0.27 f
  U2831/X (HDBSLT20_AOI2222_V2_0P5)                0.03      0.30 r
  U1774/X (HDBSLT20_AOI21_MM_2)                    0.01      0.32 f
  U1525/X (HDBSLT20_NR2_1P5)                       0.01      0.33 r
  U1767/X (HDBSLT20_AOI211_0P5)                    0.02      0.34 f
  mdata_reg[0][0]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.34 f
  data arrival time                                          0.34

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.24      0.24
  mdata_reg[0][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.24 r
  clock uncertainty                                0.03      0.27
  library hold time                                0.01      0.28
  data required time                                         0.28
  ------------------------------------------------------------------------
  data required time                                         0.28
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.14 r
  asic_model_gen.memory_core/U2689/X (HDBSLT20_AOI221_0P5)
                                                   0.02      0.16 f
  asic_model_gen.memory_core/U67/X (HDBSLT20_ND4_0P75)
                                                   0.01      0.17 r
  asic_model_gen.memory_core/U2732/X (HDBSLT20_NR4_0P5)
                                                   0.03      0.20 f
  U1687/X (HDBSLT20_ND2_MM_0P75)                   0.02      0.22 r
  U1668/X (HDBSLT20_ND4_0P5)                       0.04      0.26 f
  U1963/X (HDBSLT20_NR4_0P5)                       0.01      0.27 r
  U2655/X (HDBSLT20_AOI21_0P5)                     0.05      0.32 f
  U2851/X (HDBSLT20_OAI21_MMF_0P5)                 0.00      0.33 r
  U1763/X (HDBSLT20_AOI21_0P5)                     0.02      0.35 f
  mdata_reg[0][1]/D (HDBSLT20_FDPRBQ_V2_1)        -0.01      0.34 f
  data arrival time                                          0.34

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.24      0.24
  mdata_reg[0][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.24 r
  clock uncertainty                                0.03      0.27
  library hold time                                0.01      0.28
  data required time                                         0.28
  ------------------------------------------------------------------------
  data required time                                         0.28
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[2][1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.12      0.12

  asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.12 r
  asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.16 f
  asic_model_gen.memory_core/U2623/X (HDBSLT20_OAI221_0P5)
                                                   0.02      0.18 r
  asic_model_gen.memory_core/U2677/X (HDBSLT20_NR4_2)
                                                   0.01      0.19 f
  U2403/X (HDBSLT20_ND2_MM_1)                      0.02      0.21 r
  U1960/X (HDBSLT20_ND4_0P5)                       0.04      0.25 f
  U2431/X (HDBSLT20_NR3_0P75)                      0.03      0.28 r
  U2432/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.31 f
  U2708/X (HDBSLT20_AN2_MM_1P5)                    0.02      0.32 f
  mdata_reg[2][1]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.32 f
  data arrival time                                          0.32

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[2][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.01      0.26
  data required time                                         0.26
  ------------------------------------------------------------------------
  data required time                                         0.26
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.14 f
  asic_model_gen.memory_core/U2689/X (HDBSLT20_AOI221_0P5)
                                                   0.01      0.15 r
  asic_model_gen.memory_core/U67/X (HDBSLT20_ND4_0P75)
                                                   0.02      0.18 f
  asic_model_gen.memory_core/U2732/X (HDBSLT20_NR4_0P5)
                                                   0.04      0.22 r
  U1687/X (HDBSLT20_ND2_MM_0P75)                   0.03      0.25 f
  U1668/X (HDBSLT20_ND4_0P5)                       0.02      0.26 r
  U1963/X (HDBSLT20_NR4_0P5)                       0.02      0.28 f
  U2655/X (HDBSLT20_AOI21_0P5)                     0.03      0.31 r
  U2856/X (HDBSLT20_INV_0P75)                      0.01      0.32 f
  U1576/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.33 r
  mdata_reg[0][3]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.33 r
  data arrival time                                          0.33

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.24      0.24
  mdata_reg[0][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.24 r
  clock uncertainty                                0.03      0.27
  library hold time                               -0.00      0.26
  data required time                                         0.26
  ------------------------------------------------------------------------
  data required time                                         0.26
  data arrival time                                         -0.33
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][3] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[10].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.20      0.20

  asic_model_gen.decoder/addr_ff_reg[0][3]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.20 r
  asic_model_gen.decoder/addr_ff_reg[0][3]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.25 f
  U2673/X (HDBSLT20_ND3_0P75)                      0.03      0.29 r
  U2680/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.30 f
  asic_model_gen.memory_core/word[10].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                   0.00      0.30 f
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  asic_model_gen.memory_core/word[10].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                               -0.02      0.24
  data required time                                         0.24
  ------------------------------------------------------------------------
  data required time                                         0.24
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][3] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[9].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.20      0.20

  asic_model_gen.decoder/addr_ff_reg[0][3]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.20 r
  asic_model_gen.decoder/addr_ff_reg[0][3]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.25 f
  U2673/X (HDBSLT20_ND3_0P75)                      0.03      0.29 r
  U2700/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.30 f
  asic_model_gen.memory_core/word[9].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.30 f
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  asic_model_gen.memory_core/word[9].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                               -0.02      0.24
  data required time                                         0.24
  ------------------------------------------------------------------------
  data required time                                         0.24
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.14 f
  asic_model_gen.memory_core/U2689/X (HDBSLT20_AOI221_0P5)
                                                   0.01      0.15 r
  asic_model_gen.memory_core/U67/X (HDBSLT20_ND4_0P75)
                                                   0.02      0.18 f
  asic_model_gen.memory_core/U2732/X (HDBSLT20_NR4_0P5)
                                                   0.04      0.22 r
  U1687/X (HDBSLT20_ND2_MM_0P75)                   0.03      0.25 f
  U1668/X (HDBSLT20_ND4_0P5)                       0.02      0.26 r
  U1963/X (HDBSLT20_NR4_0P5)                       0.02      0.28 f
  U2655/X (HDBSLT20_AOI21_0P5)                     0.03      0.31 r
  U2856/X (HDBSLT20_INV_0P75)                      0.01      0.32 f
  U1578/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.33 r
  mdata_reg[0][2]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.33 r
  data arrival time                                          0.33

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.24      0.24
  mdata_reg[0][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.24 r
  clock uncertainty                                0.03      0.27
  library hold time                               -0.00      0.26
  data required time                                         0.26
  ------------------------------------------------------------------------
  data required time                                         0.26
  data arrival time                                         -0.33
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][3] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[11].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.20      0.20

  asic_model_gen.decoder/addr_ff_reg[0][3]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.20 r
  asic_model_gen.decoder/addr_ff_reg[0][3]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.25 f
  U2673/X (HDBSLT20_ND3_0P75)                      0.03      0.29 r
  U2674/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.30 f
  asic_model_gen.memory_core/word[11].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                   0.00      0.30 f
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  asic_model_gen.memory_core/word[11].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                               -0.02      0.24
  data required time                                         0.24
  ------------------------------------------------------------------------
  data required time                                         0.24
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: asic_model_gen.memory_core/word[29].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U1392 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.17      0.67

  asic_model_gen.memory_core/word[29].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.67 f
  asic_model_gen.memory_core/word[29].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.04      0.71 f
  asic_model_gen.memory_core/U1392/A2 (HDBSLT20_AN2_1)
                                                   0.00      0.71 f
  data arrival time                                          0.71

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.11      0.61
  asic_model_gen.memory_core/U1392/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.61 f
  clock uncertainty                                0.03      0.64
  library hold time                                0.00      0.64
  data required time                                         0.64
  ------------------------------------------------------------------------
  data required time                                         0.64
  data arrival time                                         -0.71
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: asic_model_gen.memory_core/word[24].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U1387 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.17      0.67

  asic_model_gen.memory_core/word[24].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.67 f
  asic_model_gen.memory_core/word[24].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.04      0.71 f
  asic_model_gen.memory_core/U1387/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.70 f
  data arrival time                                          0.70

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.11      0.61
  asic_model_gen.memory_core/U1387/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.61 f
  clock uncertainty                                0.03      0.64
  library hold time                                0.00      0.64
  data required time                                         0.64
  ------------------------------------------------------------------------
  data required time                                         0.64
  data arrival time                                         -0.70
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: asic_model_gen.memory_core/word[30].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U1393 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.17      0.67

  asic_model_gen.memory_core/word[30].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.67 f
  asic_model_gen.memory_core/word[30].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.70 f
  asic_model_gen.memory_core/U1393/A2 (HDBSLT20_AN2_1)
                                                   0.00      0.70 f
  data arrival time                                          0.70

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.10      0.60
  asic_model_gen.memory_core/U1393/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.60 f
  clock uncertainty                                0.03      0.63
  library hold time                                0.00      0.63
  data required time                                         0.63
  ------------------------------------------------------------------------
  data required time                                         0.63
  data arrival time                                         -0.70
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: asic_model_gen.memory_core/word[27].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U1390 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.17      0.67

  asic_model_gen.memory_core/word[27].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.67 f
  asic_model_gen.memory_core/word[27].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.70 f
  asic_model_gen.memory_core/U1390/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.70 f
  data arrival time                                          0.70

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.10      0.60
  asic_model_gen.memory_core/U1390/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.60 f
  clock uncertainty                                0.03      0.63
  library hold time                                0.00      0.63
  data required time                                         0.63
  ------------------------------------------------------------------------
  data required time                                         0.63
  data arrival time                                         -0.70
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: asic_model_gen.memory_core/word[25].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U1388 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.17      0.67

  asic_model_gen.memory_core/word[25].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.67 f
  asic_model_gen.memory_core/word[25].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.70 f
  asic_model_gen.memory_core/U1388/A2 (HDBSLT20_AN2_1)
                                                   0.00      0.70 f
  data arrival time                                          0.70

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.10      0.60
  asic_model_gen.memory_core/U1388/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.60 f
  clock uncertainty                                0.03      0.63
  library hold time                                0.00      0.63
  data required time                                         0.63
  ------------------------------------------------------------------------
  data required time                                         0.63
  data arrival time                                         -0.70
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: asic_model_gen.memory_core/word[31].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U1394 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.17      0.67

  asic_model_gen.memory_core/word[31].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.67 f
  asic_model_gen.memory_core/word[31].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.70 f
  asic_model_gen.memory_core/U1394/A2 (HDBSLT20_AN2_1)
                                                   0.00      0.70 f
  data arrival time                                          0.70

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.10      0.60
  asic_model_gen.memory_core/U1394/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.60 f
  clock uncertainty                                0.03      0.63
  library hold time                                0.00      0.63
  data required time                                         0.63
  ------------------------------------------------------------------------
  data required time                                         0.63
  data arrival time                                         -0.70
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: asic_model_gen.memory_core/word[23].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U1386 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.17      0.67

  asic_model_gen.memory_core/word[23].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.67 f
  asic_model_gen.memory_core/word[23].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.04      0.71 f
  asic_model_gen.memory_core/U1386/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.71 f
  data arrival time                                          0.71

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.11      0.61
  asic_model_gen.memory_core/U1386/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.61 f
  clock uncertainty                                0.03      0.64
  library hold time                                0.00      0.64
  data required time                                         0.64
  ------------------------------------------------------------------------
  data required time                                         0.64
  data arrival time                                         -0.71
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: asic_model_gen.memory_core/word[22].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U1385 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.17      0.67

  asic_model_gen.memory_core/word[22].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.67 f
  asic_model_gen.memory_core/word[22].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.04      0.71 f
  asic_model_gen.memory_core/U1385/A2 (HDBSLT20_AN2_1)
                                                   0.00      0.71 f
  data arrival time                                          0.71

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.11      0.61
  asic_model_gen.memory_core/U1385/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.61 f
  clock uncertainty                                0.03      0.64
  library hold time                                0.00      0.64
  data required time                                         0.64
  ------------------------------------------------------------------------
  data required time                                         0.64
  data arrival time                                         -0.71
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[1][1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.14 r
  asic_model_gen.memory_core/U2742/X (HDBSLT20_AOI221_0P5)
                                                   0.02      0.15 f
  asic_model_gen.memory_core/U83/X (HDBSLT20_ND4_0P5)
                                                   0.01      0.16 r
  asic_model_gen.memory_core/U2786/X (HDBSLT20_NR4_0P5)
                                                   0.02      0.19 f
  U1704/X (HDBSLT20_ND2_1P5)                       0.01      0.19 r
  U1993/X (HDBSLT20_ND4_0P5)                       0.03      0.23 f
  U2150/X (HDBSLT20_NR3_0P75)                      0.04      0.27 r
  U2151/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.29 f
  U2710/X (HDBSLT20_AN2_MM_1)                      0.01      0.31 f
  mdata_reg[1][1]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.31 f
  data arrival time                                          0.31

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  mdata_reg[1][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.19 r
  clock uncertainty                                0.03      0.22
  library hold time                                0.02      0.23
  data required time                                         0.23
  ------------------------------------------------------------------------
  data required time                                         0.23
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: asic_model_gen.memory_core/word[13].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U1376 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.17      0.67

  asic_model_gen.memory_core/word[13].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.67 f
  asic_model_gen.memory_core/word[13].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.70 f
  asic_model_gen.memory_core/U1376/A2 (HDBSLT20_AN2_1)
                                                   0.00      0.70 f
  data arrival time                                          0.70

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.10      0.60
  asic_model_gen.memory_core/U1376/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.60 f
  clock uncertainty                                0.03      0.63
  library hold time                                0.00      0.63
  data required time                                         0.63
  ------------------------------------------------------------------------
  data required time                                         0.63
  data arrival time                                         -0.70
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: match_reg[0] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  arst_n (in)                                      0.00      0.37 r
  match_reg[0]/RD (HDBSLT20_FDPRBQ_V2_1)           0.00      0.37 r
  data arrival time                                          0.37

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.24      0.24
  match_reg[0]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      0.24 r
  clock uncertainty                                0.03      0.27
  library hold time                                0.03      0.30
  data required time                                         0.30
  ------------------------------------------------------------------------
  data required time                                         0.30
  data arrival time                                         -0.37
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[0][1] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  arst_n (in)                                      0.00      0.37 r
  mdata_reg[0][1]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.37 r
  data arrival time                                          0.37

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.24      0.24
  mdata_reg[0][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.24 r
  clock uncertainty                                0.03      0.27
  library hold time                                0.03      0.30
  data required time                                         0.30
  ------------------------------------------------------------------------
  data required time                                         0.30
  data arrival time                                         -0.37
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[0][0] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  arst_n (in)                                      0.00      0.37 r
  mdata_reg[0][0]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.37 r
  data arrival time                                          0.37

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.24      0.24
  mdata_reg[0][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.24 r
  clock uncertainty                                0.03      0.27
  library hold time                                0.03      0.30
  data required time                                         0.30
  ------------------------------------------------------------------------
  data required time                                         0.30
  data arrival time                                         -0.37
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[0][4] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  arst_n (in)                                      0.00      0.37 r
  mdata_reg[0][4]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.37 r
  data arrival time                                          0.37

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.24      0.24
  mdata_reg[0][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.24 r
  clock uncertainty                                0.03      0.27
  library hold time                                0.03      0.30
  data required time                                         0.30
  ------------------------------------------------------------------------
  data required time                                         0.30
  data arrival time                                         -0.37
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[0][3] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  arst_n (in)                                      0.00      0.37 r
  mdata_reg[0][3]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.37 r
  data arrival time                                          0.37

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.24      0.24
  mdata_reg[0][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.24 r
  clock uncertainty                                0.03      0.27
  library hold time                                0.03      0.30
  data required time                                         0.30
  ------------------------------------------------------------------------
  data required time                                         0.30
  data arrival time                                         -0.37
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[0][2] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  arst_n (in)                                      0.00      0.37 r
  mdata_reg[0][2]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.37 r
  data arrival time                                          0.37

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.24      0.24
  mdata_reg[0][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.24 r
  clock uncertainty                                0.03      0.27
  library hold time                                0.03      0.30
  data required time                                         0.30
  ------------------------------------------------------------------------
  data required time                                         0.30
  data arrival time                                         -0.37
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][3] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[8].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.20      0.20

  asic_model_gen.decoder/addr_ff_reg[0][3]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.20 r
  asic_model_gen.decoder/addr_ff_reg[0][3]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.25 f
  U2673/X (HDBSLT20_ND3_0P75)                      0.03      0.29 r
  U2694/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.31 f
  asic_model_gen.memory_core/word[8].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.01      0.31 f
  data arrival time                                          0.31

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  asic_model_gen.memory_core/word[8].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                               -0.02      0.23
  data required time                                         0.23
  ------------------------------------------------------------------------
  data required time                                         0.23
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[6].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.20      0.20

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.20 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.26 f
  U2671/X (HDBSLT20_ND3_0P75)                      0.04      0.29 r
  U2683/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.31 f
  asic_model_gen.memory_core/word[6].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                   0.00      0.31 f
  data arrival time                                          0.31

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  asic_model_gen.memory_core/word[6].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                               -0.02      0.24
  data required time                                         0.24
  ------------------------------------------------------------------------
  data required time                                         0.24
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[7].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.20      0.20

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.20 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.26 f
  U2671/X (HDBSLT20_ND3_0P75)                      0.04      0.29 r
  U2672/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.32 f
  asic_model_gen.memory_core/word[7].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.01      0.32 f
  data arrival time                                          0.32

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.23      0.23
  asic_model_gen.memory_core/word[7].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.23 r
  clock uncertainty                                0.03      0.26
  library hold time                               -0.02      0.23
  data required time                                         0.23
  ------------------------------------------------------------------------
  data required time                                         0.23
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[1].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.20      0.20

  asic_model_gen.decoder/addr_ff_reg[0][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.20 r
  asic_model_gen.decoder/addr_ff_reg[0][4]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.25 r
  U2657/X (HDBSLT20_INV_0P75)                      0.02      0.27 f
  U2658/X (HDBSLT20_ND2_MM_0P5)                    0.02      0.29 r
  U2697/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.30 f
  asic_model_gen.memory_core/word[1].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                   0.00      0.30 f
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.20      0.20
  asic_model_gen.memory_core/word[1].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.20 r
  clock uncertainty                                0.03      0.23
  library hold time                               -0.02      0.21
  data required time                                         0.21
  ------------------------------------------------------------------------
  data required time                                         0.21
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[0].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.20      0.20

  asic_model_gen.decoder/addr_ff_reg[0][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.20 r
  asic_model_gen.decoder/addr_ff_reg[0][4]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.25 r
  U2657/X (HDBSLT20_INV_0P75)                      0.02      0.27 f
  U2658/X (HDBSLT20_ND2_MM_0P5)                    0.02      0.29 r
  U2690/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.30 f
  asic_model_gen.memory_core/word[0].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.30 f
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.20      0.20
  asic_model_gen.memory_core/word[0].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.20 r
  clock uncertainty                                0.03      0.23
  library hold time                               -0.02      0.21
  data required time                                         0.21
  ------------------------------------------------------------------------
  data required time                                         0.21
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][1] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[5].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.20      0.20

  asic_model_gen.decoder/addr_ff_reg[0][1]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.20 r
  asic_model_gen.decoder/addr_ff_reg[0][1]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.24 r
  U2696/X (HDBSLT20_ND3B_2)                        0.03      0.28 r
  U2704/X (HDBSLT20_NR2_MM_0P5)                    0.05      0.33 f
  asic_model_gen.memory_core/word[5].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.01      0.32 f
  data arrival time                                          0.32

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  asic_model_gen.memory_core/word[5].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                               -0.02      0.23
  data required time                                         0.23
  ------------------------------------------------------------------------
  data required time                                         0.23
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[26].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U1389 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.20      0.70

  asic_model_gen.memory_core/word[26].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.70 f
  asic_model_gen.memory_core/word[26].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.73 f
  asic_model_gen.memory_core/U1389/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.73 f
  data arrival time                                          0.73

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.11      0.61
  asic_model_gen.memory_core/U1389/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.61 f
  clock uncertainty                                0.03      0.64
  library hold time                                0.00      0.64
  data required time                                         0.64
  ------------------------------------------------------------------------
  data required time                                         0.64
  data arrival time                                         -0.73
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[2][2] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  arst_n (in)                                      0.00      0.37 r
  mdata_reg[2][2]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.37 r
  data arrival time                                          0.37

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[2][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.02      0.28
  data required time                                         0.28
  ------------------------------------------------------------------------
  data required time                                         0.28
  data arrival time                                         -0.37
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[1][4] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  arst_n (in)                                      0.00      0.37 r
  mdata_reg[1][4]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.37 r
  data arrival time                                          0.37

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[1][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.02      0.28
  data required time                                         0.28
  ------------------------------------------------------------------------
  data required time                                         0.28
  data arrival time                                         -0.37
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[2][0] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  arst_n (in)                                      0.00      0.37 r
  mdata_reg[2][0]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.37 r
  data arrival time                                          0.37

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[2][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.02      0.28
  data required time                                         0.28
  ------------------------------------------------------------------------
  data required time                                         0.28
  data arrival time                                         -0.37
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[28].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U1391 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.20      0.70

  asic_model_gen.memory_core/word[28].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.70 f
  asic_model_gen.memory_core/word[28].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.73 f
  asic_model_gen.memory_core/U1391/A2 (HDBSLT20_AN2_1)
                                                   0.00      0.73 f
  data arrival time                                          0.73

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.11      0.61
  asic_model_gen.memory_core/U1391/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.61 f
  clock uncertainty                                0.03      0.64
  library hold time                                0.00      0.64
  data required time                                         0.64
  ------------------------------------------------------------------------
  data required time                                         0.64
  data arrival time                                         -0.73
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[2][3] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  arst_n (in)                                      0.00      0.37 r
  mdata_reg[2][3]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.37 r
  data arrival time                                          0.37

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[2][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.03      0.28
  data required time                                         0.28
  ------------------------------------------------------------------------
  data required time                                         0.28
  data arrival time                                         -0.37
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[2][4] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07
  input external delay                             0.30      0.37 r
  arst_n (in)                                      0.00      0.37 r
  mdata_reg[2][4]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.37 r
  data arrival time                                          0.37

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[2][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.03      0.28
  data required time                                         0.28
  ------------------------------------------------------------------------
  data required time                                         0.28
  data arrival time                                         -0.37
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[3].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.20      0.20

  asic_model_gen.decoder/addr_ff_reg[0][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.20 r
  asic_model_gen.decoder/addr_ff_reg[0][4]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.25 r
  U2657/X (HDBSLT20_INV_0P75)                      0.02      0.27 f
  U2658/X (HDBSLT20_ND2_MM_0P5)                    0.02      0.29 r
  U2660/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.31 f
  asic_model_gen.memory_core/word[3].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.01      0.30 f
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.20      0.20
  asic_model_gen.memory_core/word[3].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.20 r
  clock uncertainty                                0.03      0.23
  library hold time                               -0.02      0.21
  data required time                                         0.21
  ------------------------------------------------------------------------
  data required time                                         0.21
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: match_reg[1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07

  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.07 r
  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.04      0.11 r
  asic_model_gen.memory_core/U2742/X (HDBSLT20_AOI221_0P5)
                                                   0.01      0.12 f
  asic_model_gen.memory_core/U83/X (HDBSLT20_ND4_0P5)
                                                   0.01      0.13 r
  asic_model_gen.memory_core/U2786/X (HDBSLT20_NR4_0P5)
                                                   0.02      0.14 f
  U1704/X (HDBSLT20_ND2_1P5)                       0.01      0.15 r
  U1993/X (HDBSLT20_ND4_0P5)                       0.02      0.17 f
  U2150/X (HDBSLT20_NR3_0P75)                      0.03      0.20 r
  U2151/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.22 f
  match_reg[1]/D (HDBSLT20_FDPRBQ_V2_1)           -0.01      0.21 f
  data arrival time                                          0.21

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  match_reg[1]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      0.18 r
  library hold time                                0.01      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.02



  Startpoint: asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: match_reg[0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07

  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.07 r
  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.04      0.11 f
  asic_model_gen.memory_core/U2689/X (HDBSLT20_AOI221_0P5)
                                                   0.01      0.12 r
  asic_model_gen.memory_core/U67/X (HDBSLT20_ND4_0P75)
                                                   0.02      0.13 f
  asic_model_gen.memory_core/U2732/X (HDBSLT20_NR4_0P5)
                                                   0.03      0.16 r
  U1687/X (HDBSLT20_ND2_MM_0P75)                   0.02      0.18 f
  U1668/X (HDBSLT20_ND4_0P5)                       0.01      0.19 r
  U1963/X (HDBSLT20_NR4_0P5)                       0.01      0.21 f
  U2655/X (HDBSLT20_AOI21_0P5)                     0.02      0.23 r
  match_reg[0]/D (HDBSLT20_FDPRBQ_V2_1)           -0.01      0.22 r
  data arrival time                                          0.22

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.20      0.20
  match_reg[0]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      0.20 r
  library hold time                               -0.00      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.22
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[1][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07

  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.07 r
  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.04      0.11 r
  asic_model_gen.memory_core/U2742/X (HDBSLT20_AOI221_0P5)
                                                   0.01      0.12 f
  asic_model_gen.memory_core/U83/X (HDBSLT20_ND4_0P5)
                                                   0.01      0.13 r
  asic_model_gen.memory_core/U2786/X (HDBSLT20_NR4_0P5)
                                                   0.02      0.14 f
  U1704/X (HDBSLT20_ND2_1P5)                       0.01      0.15 r
  U1993/X (HDBSLT20_ND4_0P5)                       0.02      0.17 f
  U2150/X (HDBSLT20_NR3_0P75)                      0.03      0.20 r
  U2151/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.22 f
  U2126/X (HDBSLT20_AN2_1)                         0.00      0.23 f
  mdata_reg[1][4]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.23 f
  data arrival time                                          0.23

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  mdata_reg[1][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.19 r
  library hold time                                0.01      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[1][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07

  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.07 r
  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.04      0.11 r
  asic_model_gen.memory_core/U2742/X (HDBSLT20_AOI221_0P5)
                                                   0.01      0.12 f
  asic_model_gen.memory_core/U83/X (HDBSLT20_ND4_0P5)
                                                   0.01      0.13 r
  asic_model_gen.memory_core/U2786/X (HDBSLT20_NR4_0P5)
                                                   0.02      0.14 f
  U1704/X (HDBSLT20_ND2_1P5)                       0.01      0.15 r
  U1993/X (HDBSLT20_ND4_0P5)                       0.02      0.17 f
  U2150/X (HDBSLT20_NR3_0P75)                      0.03      0.20 r
  U2151/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.22 f
  U2858/X (HDBSLT20_AN2_MM_1)                      0.01      0.23 f
  mdata_reg[1][2]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.23 f
  data arrival time                                          0.23

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  mdata_reg[1][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.18 r
  library hold time                                0.01      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[1][0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07

  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.07 r
  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.04      0.11 r
  asic_model_gen.memory_core/U2742/X (HDBSLT20_AOI221_0P5)
                                                   0.01      0.12 f
  asic_model_gen.memory_core/U83/X (HDBSLT20_ND4_0P5)
                                                   0.01      0.13 r
  asic_model_gen.memory_core/U2786/X (HDBSLT20_NR4_0P5)
                                                   0.02      0.14 f
  U1704/X (HDBSLT20_ND2_1P5)                       0.01      0.15 r
  U1993/X (HDBSLT20_ND4_0P5)                       0.02      0.17 f
  U2150/X (HDBSLT20_NR3_0P75)                      0.03      0.20 r
  U2151/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.22 f
  ctmTdsLR_2_1096/X (HDBSLT20_AN3B_0P5)            0.01      0.23 f
  mdata_reg[1][0]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.23 f
  data arrival time                                          0.23

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  mdata_reg[1][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.18 r
  library hold time                                0.01      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[1][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07

  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.07 r
  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.04      0.11 r
  asic_model_gen.memory_core/U2742/X (HDBSLT20_AOI221_0P5)
                                                   0.01      0.12 f
  asic_model_gen.memory_core/U83/X (HDBSLT20_ND4_0P5)
                                                   0.01      0.13 r
  asic_model_gen.memory_core/U2786/X (HDBSLT20_NR4_0P5)
                                                   0.02      0.14 f
  U1704/X (HDBSLT20_ND2_1P5)                       0.01      0.15 r
  U1993/X (HDBSLT20_ND4_0P5)                       0.02      0.17 f
  U2150/X (HDBSLT20_NR3_0P75)                      0.03      0.20 r
  U2151/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.22 f
  U2862/X (HDBSLT20_AN2_MM_1)                      0.01      0.23 f
  mdata_reg[1][3]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.23 f
  data arrival time                                          0.23

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  mdata_reg[1][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.18 r
  library hold time                                0.01      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: match_reg[2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.13 f
  asic_model_gen.memory_core/U2623/X (HDBSLT20_OAI221_0P5)
                                                   0.01      0.14 r
  asic_model_gen.memory_core/U2677/X (HDBSLT20_NR4_2)
                                                   0.01      0.15 f
  U2403/X (HDBSLT20_ND2_MM_1)                      0.01      0.16 r
  U1960/X (HDBSLT20_ND4_0P5)                       0.03      0.19 f
  U2431/X (HDBSLT20_NR3_0P75)                      0.02      0.21 r
  U2432/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.23 f
  match_reg[2]/D (HDBSLT20_FDPRBQ_V2_1)           -0.00      0.23 f
  data arrival time                                          0.23

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  match_reg[2]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      0.18 r
  library hold time                                0.01      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07

  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.07 r
  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.04      0.11 f
  asic_model_gen.memory_core/U2689/X (HDBSLT20_AOI221_0P5)
                                                   0.01      0.12 r
  asic_model_gen.memory_core/U67/X (HDBSLT20_ND4_0P75)
                                                   0.02      0.13 f
  asic_model_gen.memory_core/U2732/X (HDBSLT20_NR4_0P5)
                                                   0.03      0.16 r
  U1687/X (HDBSLT20_ND2_MM_0P75)                   0.02      0.18 f
  U1668/X (HDBSLT20_ND4_0P5)                       0.01      0.19 r
  U1963/X (HDBSLT20_NR4_0P5)                       0.01      0.21 f
  U2655/X (HDBSLT20_AOI21_0P5)                     0.02      0.23 r
  U1758/X (HDBSLT20_AOAI211_1)                     0.00      0.23 f
  U1572/X (HDBSLT20_AOI31_0P5)                     0.01      0.24 r
  mdata_reg[0][4]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.24 r
  data arrival time                                          0.24

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.20      0.20
  mdata_reg[0][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.20 r
  library hold time                               -0.00      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07

  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.07 r
  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.04      0.11 f
  asic_model_gen.memory_core/U2689/X (HDBSLT20_AOI221_0P5)
                                                   0.01      0.12 r
  asic_model_gen.memory_core/U67/X (HDBSLT20_ND4_0P75)
                                                   0.02      0.13 f
  asic_model_gen.memory_core/U2732/X (HDBSLT20_NR4_0P5)
                                                   0.03      0.16 r
  U1687/X (HDBSLT20_ND2_MM_0P75)                   0.02      0.18 f
  U1668/X (HDBSLT20_ND4_0P5)                       0.01      0.19 r
  U1963/X (HDBSLT20_NR4_0P5)                       0.01      0.21 f
  U2655/X (HDBSLT20_AOI21_0P5)                     0.02      0.23 r
  U2851/X (HDBSLT20_OAI21_MMF_0P5)                 0.01      0.23 f
  U1763/X (HDBSLT20_AOI21_0P5)                     0.01      0.24 r
  mdata_reg[0][1]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.24 r
  data arrival time                                          0.24

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.20      0.20
  mdata_reg[0][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.20 r
  library hold time                               -0.00      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07

  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.07 r
  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.04      0.11 f
  asic_model_gen.memory_core/U2689/X (HDBSLT20_AOI221_0P5)
                                                   0.01      0.12 r
  asic_model_gen.memory_core/U67/X (HDBSLT20_ND4_0P75)
                                                   0.02      0.13 f
  asic_model_gen.memory_core/U2732/X (HDBSLT20_NR4_0P5)
                                                   0.03      0.16 r
  U1687/X (HDBSLT20_ND2_MM_0P75)                   0.02      0.18 f
  U1668/X (HDBSLT20_ND4_0P5)                       0.01      0.19 r
  U1963/X (HDBSLT20_NR4_0P5)                       0.01      0.21 f
  U2655/X (HDBSLT20_AOI21_0P5)                     0.02      0.23 r
  U2856/X (HDBSLT20_INV_0P75)                      0.01      0.24 f
  U1576/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.24 r
  mdata_reg[0][3]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.24 r
  data arrival time                                          0.24

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.20      0.20
  mdata_reg[0][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.20 r
  library hold time                               -0.00      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07

  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.07 r
  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.04      0.11 f
  asic_model_gen.memory_core/U2689/X (HDBSLT20_AOI221_0P5)
                                                   0.01      0.12 r
  asic_model_gen.memory_core/U67/X (HDBSLT20_ND4_0P75)
                                                   0.02      0.13 f
  asic_model_gen.memory_core/U2732/X (HDBSLT20_NR4_0P5)
                                                   0.03      0.16 r
  U1687/X (HDBSLT20_ND2_MM_0P75)                   0.02      0.18 f
  U1668/X (HDBSLT20_ND4_0P5)                       0.01      0.19 r
  U1963/X (HDBSLT20_NR4_0P5)                       0.01      0.21 f
  U2655/X (HDBSLT20_AOI21_0P5)                     0.02      0.23 r
  U2856/X (HDBSLT20_INV_0P75)                      0.01      0.24 f
  U1578/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.25 r
  mdata_reg[0][2]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.24 r
  data arrival time                                          0.24

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.20      0.20
  mdata_reg[0][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.20 r
  library hold time                               -0.00      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: asic_model_gen.memory_core/word[8].word_bits[0].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07

  asic_model_gen.memory_core/word[8].word_bits[0].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.07 r
  asic_model_gen.memory_core/word[8].word_bits[0].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.04      0.11 r
  asic_model_gen.memory_core/U2691/X (HDBSLT20_AOI221_0P5)
                                                   0.02      0.12 f
  asic_model_gen.memory_core/U67/X (HDBSLT20_ND4_0P75)
                                                   0.01      0.13 r
  asic_model_gen.memory_core/U2732/X (HDBSLT20_NR4_0P5)
                                                   0.02      0.15 f
  U1687/X (HDBSLT20_ND2_MM_0P75)                   0.02      0.17 r
  U1992/X (HDBSLT20_OAI22_0P5)                     0.02      0.18 f
  U2760/X (HDBSLT20_OR4_1)                         0.03      0.21 f
  U2831/X (HDBSLT20_AOI2222_V2_0P5)                0.02      0.23 r
  U1774/X (HDBSLT20_AOI21_MM_2)                    0.01      0.24 f
  U1525/X (HDBSLT20_NR2_1P5)                       0.01      0.25 r
  U1767/X (HDBSLT20_AOI211_0P5)                    0.01      0.26 f
  mdata_reg[0][0]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.26 f
  data arrival time                                          0.26

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.20      0.20
  mdata_reg[0][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.20 r
  library hold time                                0.01      0.21
  data required time                                         0.21
  ------------------------------------------------------------------------
  data required time                                         0.21
  data arrival time                                         -0.26
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[2][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.13 f
  asic_model_gen.memory_core/U2623/X (HDBSLT20_OAI221_0P5)
                                                   0.01      0.14 r
  asic_model_gen.memory_core/U2677/X (HDBSLT20_NR4_2)
                                                   0.01      0.15 f
  U2403/X (HDBSLT20_ND2_MM_1)                      0.01      0.16 r
  U1960/X (HDBSLT20_ND4_0P5)                       0.03      0.19 f
  U2431/X (HDBSLT20_NR3_0P75)                      0.02      0.21 r
  U2432/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.23 f
  U2125/X (HDBSLT20_AN2_MM_1)                      0.01      0.25 f
  mdata_reg[2][4]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.25 f
  data arrival time                                          0.25

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  mdata_reg[2][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.19 r
  library hold time                                0.01      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[2][0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.13 f
  asic_model_gen.memory_core/U2623/X (HDBSLT20_OAI221_0P5)
                                                   0.01      0.14 r
  asic_model_gen.memory_core/U2677/X (HDBSLT20_NR4_2)
                                                   0.01      0.15 f
  U2403/X (HDBSLT20_ND2_MM_1)                      0.01      0.16 r
  U1960/X (HDBSLT20_ND4_0P5)                       0.03      0.19 f
  U2431/X (HDBSLT20_NR3_0P75)                      0.02      0.21 r
  U2432/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.23 f
  ctmTdsLR_2_1094/X (HDBSLT20_AN3B_0P5)            0.01      0.25 f
  mdata_reg[2][0]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.24 f
  data arrival time                                          0.24

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  mdata_reg[2][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.19 r
  library hold time                                0.01      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[2][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.13 f
  asic_model_gen.memory_core/U2623/X (HDBSLT20_OAI221_0P5)
                                                   0.01      0.14 r
  asic_model_gen.memory_core/U2677/X (HDBSLT20_NR4_2)
                                                   0.01      0.15 f
  U2403/X (HDBSLT20_ND2_MM_1)                      0.01      0.16 r
  U1960/X (HDBSLT20_ND4_0P5)                       0.03      0.19 f
  U2431/X (HDBSLT20_NR3_0P75)                      0.02      0.21 r
  U2432/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.23 f
  U2860/X (HDBSLT20_AN2_MM_1)                      0.01      0.25 f
  mdata_reg[2][3]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.25 f
  data arrival time                                          0.25

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  mdata_reg[2][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.19 r
  library hold time                                0.01      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[2][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.13 f
  asic_model_gen.memory_core/U2623/X (HDBSLT20_OAI221_0P5)
                                                   0.01      0.14 r
  asic_model_gen.memory_core/U2677/X (HDBSLT20_NR4_2)
                                                   0.01      0.15 f
  U2403/X (HDBSLT20_ND2_MM_1)                      0.01      0.16 r
  U1960/X (HDBSLT20_ND4_0P5)                       0.03      0.19 f
  U2431/X (HDBSLT20_NR3_0P75)                      0.02      0.21 r
  U2432/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.23 f
  U2853/X (HDBSLT20_AN2_MM_1)                      0.01      0.25 f
  mdata_reg[2][2]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.25 f
  data arrival time                                          0.25

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  mdata_reg[2][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.19 r
  library hold time                                0.01      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[2][1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[7].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.13 f
  asic_model_gen.memory_core/U2623/X (HDBSLT20_OAI221_0P5)
                                                   0.01      0.14 r
  asic_model_gen.memory_core/U2677/X (HDBSLT20_NR4_2)
                                                   0.01      0.15 f
  U2403/X (HDBSLT20_ND2_MM_1)                      0.01      0.16 r
  U1960/X (HDBSLT20_ND4_0P5)                       0.03      0.19 f
  U2431/X (HDBSLT20_NR3_0P75)                      0.02      0.21 r
  U2432/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.23 f
  U2708/X (HDBSLT20_AN2_MM_1P5)                    0.01      0.25 f
  mdata_reg[2][1]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.25 f
  data arrival time                                          0.25

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  mdata_reg[2][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.18 r
  library hold time                                0.01      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][3] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[9].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16

  asic_model_gen.decoder/addr_ff_reg[0][3]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 r
  asic_model_gen.decoder/addr_ff_reg[0][3]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.20 r
  U2673/X (HDBSLT20_ND3_0P75)                      0.06      0.26 f
  U2700/X (HDBSLT20_NR2_MM_0P5)                   -0.01      0.24 r
  asic_model_gen.memory_core/word[9].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.24 r
  data arrival time                                          0.24

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  asic_model_gen.memory_core/word[9].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.19 r
  library hold time                               -0.01      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[1][1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.07      0.07

  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.07 r
  asic_model_gen.memory_core/word[8].word_bits[36].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.04      0.11 r
  asic_model_gen.memory_core/U2742/X (HDBSLT20_AOI221_0P5)
                                                   0.01      0.12 f
  asic_model_gen.memory_core/U83/X (HDBSLT20_ND4_0P5)
                                                   0.01      0.13 r
  asic_model_gen.memory_core/U2786/X (HDBSLT20_NR4_0P5)
                                                   0.02      0.14 f
  U1704/X (HDBSLT20_ND2_1P5)                       0.01      0.15 r
  U1993/X (HDBSLT20_ND4_0P5)                       0.02      0.17 f
  U2150/X (HDBSLT20_NR3_0P75)                      0.03      0.20 r
  U2151/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.22 f
  U2710/X (HDBSLT20_AN2_MM_1)                      0.01      0.23 f
  mdata_reg[1][1]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.23 f
  data arrival time                                          0.23

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16
  mdata_reg[1][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.16 r
  library hold time                                0.01      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][3] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[10].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16

  asic_model_gen.decoder/addr_ff_reg[0][3]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 r
  asic_model_gen.decoder/addr_ff_reg[0][3]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.20 r
  U2673/X (HDBSLT20_ND3_0P75)                      0.06      0.26 f
  U2680/X (HDBSLT20_NR2_MM_0P5)                   -0.01      0.24 r
  asic_model_gen.memory_core/word[10].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                   0.00      0.24 r
  data arrival time                                          0.24

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  asic_model_gen.memory_core/word[10].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.19 r
  library hold time                               -0.01      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][3] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[11].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16

  asic_model_gen.decoder/addr_ff_reg[0][3]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 r
  asic_model_gen.decoder/addr_ff_reg[0][3]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.20 r
  U2673/X (HDBSLT20_ND3_0P75)                      0.06      0.26 f
  U2674/X (HDBSLT20_NR2_MM_0P5)                   -0.01      0.24 r
  asic_model_gen.memory_core/word[11].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                   0.00      0.24 r
  data arrival time                                          0.24

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  asic_model_gen.memory_core/word[11].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.19 r
  library hold time                               -0.01      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][3] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[8].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16

  asic_model_gen.decoder/addr_ff_reg[0][3]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 r
  asic_model_gen.decoder/addr_ff_reg[0][3]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.20 f
  U2673/X (HDBSLT20_ND3_0P75)                      0.03      0.23 r
  U2694/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.25 f
  asic_model_gen.memory_core/word[8].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.01      0.24 f
  data arrival time                                          0.24

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  asic_model_gen.memory_core/word[8].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.19 r
  library hold time                               -0.02      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][1] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[6].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16

  asic_model_gen.decoder/addr_ff_reg[0][1]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 r
  asic_model_gen.decoder/addr_ff_reg[0][1]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.03      0.19 r
  U2676/X (HDBSLT20_ND2_1)                         0.07      0.27 f
  U2683/X (HDBSLT20_NR2_MM_0P5)                   -0.01      0.25 r
  asic_model_gen.memory_core/word[6].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                   0.00      0.25 r
  data arrival time                                          0.25

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  asic_model_gen.memory_core/word[6].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.19 r
  library hold time                               -0.01      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: asic_model_gen.memory_core/word[27].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U1390 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.14      0.64

  asic_model_gen.memory_core/word[27].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.64 f
  asic_model_gen.memory_core/word[27].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.02      0.66 f
  asic_model_gen.memory_core/U1390/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.66 f
  data arrival time                                          0.66

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.08      0.58
  asic_model_gen.memory_core/U1390/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.58 f
  library hold time                                0.00      0.58
  data required time                                         0.58
  ------------------------------------------------------------------------
  data required time                                         0.58
  data arrival time                                         -0.66
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: asic_model_gen.memory_core/word[30].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U1393 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.14      0.64

  asic_model_gen.memory_core/word[30].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.64 f
  asic_model_gen.memory_core/word[30].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.02      0.66 f
  asic_model_gen.memory_core/U1393/A2 (HDBSLT20_AN2_1)
                                                   0.00      0.66 f
  data arrival time                                          0.66

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.08      0.58
  asic_model_gen.memory_core/U1393/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.58 f
  library hold time                                0.00      0.58
  data required time                                         0.58
  ------------------------------------------------------------------------
  data required time                                         0.58
  data arrival time                                         -0.66
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.memory_core/word[31].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U1394 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.14      0.64

  asic_model_gen.memory_core/word[31].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.64 f
  asic_model_gen.memory_core/word[31].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.02      0.66 f
  asic_model_gen.memory_core/U1394/A2 (HDBSLT20_AN2_1)
                                                   0.00      0.66 f
  data arrival time                                          0.66

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.08      0.58
  asic_model_gen.memory_core/U1394/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.58 f
  library hold time                                0.00      0.58
  data required time                                         0.58
  ------------------------------------------------------------------------
  data required time                                         0.58
  data arrival time                                         -0.66
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.memory_core/word[24].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U1387 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.14      0.64

  asic_model_gen.memory_core/word[24].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.64 f
  asic_model_gen.memory_core/word[24].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.67 f
  asic_model_gen.memory_core/U1387/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.66 f
  data arrival time                                          0.66

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  asic_model_gen.memory_core/U1387/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.59 f
  library hold time                                0.00      0.59
  data required time                                         0.59
  ------------------------------------------------------------------------
  data required time                                         0.59
  data arrival time                                         -0.66
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.memory_core/word[29].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U1392 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.14      0.64

  asic_model_gen.memory_core/word[29].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.64 f
  asic_model_gen.memory_core/word[29].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.66 f
  asic_model_gen.memory_core/U1392/A2 (HDBSLT20_AN2_1)
                                                   0.00      0.66 f
  data arrival time                                          0.66

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  asic_model_gen.memory_core/U1392/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.59 f
  library hold time                                0.00      0.59
  data required time                                         0.59
  ------------------------------------------------------------------------
  data required time                                         0.59
  data arrival time                                         -0.66
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.memory_core/word[25].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U1388 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.14      0.64

  asic_model_gen.memory_core/word[25].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.64 f
  asic_model_gen.memory_core/word[25].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.02      0.66 f
  asic_model_gen.memory_core/U1388/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.66 f
  data arrival time                                          0.66

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  asic_model_gen.memory_core/U1388/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.59 f
  library hold time                                0.00      0.59
  data required time                                         0.59
  ------------------------------------------------------------------------
  data required time                                         0.59
  data arrival time                                         -0.66
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.memory_core/word[22].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U1385 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.14      0.64

  asic_model_gen.memory_core/word[22].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.64 f
  asic_model_gen.memory_core/word[22].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.67 f
  asic_model_gen.memory_core/U1385/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.66 f
  data arrival time                                          0.66

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  asic_model_gen.memory_core/U1385/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.59 f
  library hold time                                0.00      0.59
  data required time                                         0.59
  ------------------------------------------------------------------------
  data required time                                         0.59
  data arrival time                                         -0.66
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.memory_core/word[23].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U1386 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.14      0.64

  asic_model_gen.memory_core/word[23].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.64 f
  asic_model_gen.memory_core/word[23].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.67 f
  asic_model_gen.memory_core/U1386/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.66 f
  data arrival time                                          0.66

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  asic_model_gen.memory_core/U1386/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.59 f
  library hold time                                0.00      0.59
  data required time                                         0.59
  ------------------------------------------------------------------------
  data required time                                         0.59
  data arrival time                                         -0.66
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.memory_core/word[13].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U1376 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.14      0.64

  asic_model_gen.memory_core/word[13].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.64 f
  asic_model_gen.memory_core/word[13].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.02      0.66 f
  asic_model_gen.memory_core/U1376/A2 (HDBSLT20_AN2_1)
                                                   0.00      0.66 f
  data arrival time                                          0.66

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  asic_model_gen.memory_core/U1376/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.59 f
  library hold time                                0.00      0.59
  data required time                                         0.59
  ------------------------------------------------------------------------
  data required time                                         0.59
  data arrival time                                         -0.66
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[7].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.20 f
  U2671/X (HDBSLT20_ND3_0P75)                      0.03      0.23 r
  U2672/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.26 f
  asic_model_gen.memory_core/word[7].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.01      0.25 f
  data arrival time                                          0.25

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  asic_model_gen.memory_core/word[7].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.19 r
  library hold time                               -0.02      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[1].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16

  asic_model_gen.decoder/addr_ff_reg[0][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 r
  asic_model_gen.decoder/addr_ff_reg[0][4]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.20 r
  U2657/X (HDBSLT20_INV_0P75)                      0.01      0.21 f
  U2658/X (HDBSLT20_ND2_MM_0P5)                    0.01      0.22 r
  U2697/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.23 f
  asic_model_gen.memory_core/word[1].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                   0.00      0.23 f
  data arrival time                                          0.23

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17
  asic_model_gen.memory_core/word[1].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.17 r
  library hold time                               -0.02      0.15
  data required time                                         0.15
  ------------------------------------------------------------------------
  data required time                                         0.15
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][1] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[5].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16

  asic_model_gen.decoder/addr_ff_reg[0][1]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 r
  asic_model_gen.decoder/addr_ff_reg[0][1]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.03      0.19 r
  U2696/X (HDBSLT20_ND3B_2)                        0.03      0.22 r
  U2704/X (HDBSLT20_NR2_MM_0P5)                    0.04      0.26 f
  asic_model_gen.memory_core/word[5].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.01      0.25 f
  data arrival time                                          0.25

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  asic_model_gen.memory_core/word[5].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.18 r
  library hold time                               -0.02      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[0].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16

  asic_model_gen.decoder/addr_ff_reg[0][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 r
  asic_model_gen.decoder/addr_ff_reg[0][4]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.20 r
  U2657/X (HDBSLT20_INV_0P75)                      0.01      0.21 f
  U2658/X (HDBSLT20_ND2_MM_0P5)                    0.01      0.22 r
  U2690/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.24 f
  asic_model_gen.memory_core/word[0].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.24 f
  data arrival time                                          0.24

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17
  asic_model_gen.memory_core/word[0].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.17 r
  library hold time                               -0.02      0.15
  data required time                                         0.15
  ------------------------------------------------------------------------
  data required time                                         0.15
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[3].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16

  asic_model_gen.decoder/addr_ff_reg[0][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 r
  asic_model_gen.decoder/addr_ff_reg[0][4]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.20 r
  U2657/X (HDBSLT20_INV_0P75)                      0.01      0.21 f
  U2658/X (HDBSLT20_ND2_MM_0P5)                    0.01      0.22 r
  U2660/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.24 f
  asic_model_gen.memory_core/word[3].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.01      0.24 f
  data arrival time                                          0.24

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17
  asic_model_gen.memory_core/word[3].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.17 r
  library hold time                               -0.02      0.15
  data required time                                         0.15
  ------------------------------------------------------------------------
  data required time                                         0.15
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[4].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.20 f
  U2671/X (HDBSLT20_ND3_0P75)                      0.03      0.23 r
  U2691/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.26 f
  asic_model_gen.memory_core/word[4].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.26 f
  data arrival time                                          0.26

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  asic_model_gen.memory_core/word[4].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.19 r
  library hold time                               -0.02      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.26
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[2].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16

  asic_model_gen.decoder/addr_ff_reg[0][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 r
  asic_model_gen.decoder/addr_ff_reg[0][4]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.20 r
  U2657/X (HDBSLT20_INV_0P75)                      0.01      0.21 f
  U2658/X (HDBSLT20_ND2_MM_0P5)                    0.01      0.22 r
  U2677/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.25 f
  asic_model_gen.memory_core/word[2].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.01      0.24 f
  data arrival time                                          0.24

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17
  asic_model_gen.memory_core/word[2].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.17 r
  library hold time                               -0.02      0.15
  data required time                                         0.15
  ------------------------------------------------------------------------
  data required time                                         0.15
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[28].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16

  asic_model_gen.decoder/addr_ff_reg[0][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 r
  asic_model_gen.decoder/addr_ff_reg[0][4]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.20 f
  U2661/X (HDBSLT20_ND3_0P75)                      0.03      0.23 r
  U2688/X (HDBSLT20_NR2_MM_0P5)                    0.03      0.25 f
  asic_model_gen.memory_core/word[28].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.01      0.24 f
  data arrival time                                          0.24

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17
  asic_model_gen.memory_core/word[28].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.17 r
  library hold time                               -0.02      0.15
  data required time                                         0.15
  ------------------------------------------------------------------------
  data required time                                         0.15
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[26].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U1389 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.16      0.66

  asic_model_gen.memory_core/word[26].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.66 f
  asic_model_gen.memory_core/word[26].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.02      0.68 f
  asic_model_gen.memory_core/U1389/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.68 f
  data arrival time                                          0.68

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  asic_model_gen.memory_core/U1389/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.59 f
  library hold time                                0.00      0.59
  data required time                                         0.59
  ------------------------------------------------------------------------
  data required time                                         0.59
  data arrival time                                         -0.68
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[28].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U1391 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.16      0.66

  asic_model_gen.memory_core/word[28].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.66 f
  asic_model_gen.memory_core/word[28].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.02      0.68 f
  asic_model_gen.memory_core/U1391/A2 (HDBSLT20_AN2_1)
                                                   0.00      0.68 f
  data arrival time                                          0.68

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  asic_model_gen.memory_core/U1391/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.59 f
  library hold time                                0.00      0.59
  data required time                                         0.59
  ------------------------------------------------------------------------
  data required time                                         0.59
  data arrival time                                         -0.68
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[12].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U1375 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.14      0.64

  asic_model_gen.memory_core/word[12].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.64 f
  asic_model_gen.memory_core/word[12].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.02      0.66 f
  asic_model_gen.memory_core/U1375/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.66 f
  data arrival time                                          0.66

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.07      0.57
  asic_model_gen.memory_core/U1375/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.57 f
  library hold time                                0.00      0.57
  data required time                                         0.57
  ------------------------------------------------------------------------
  data required time                                         0.57
  data arrival time                                         -0.66
  ------------------------------------------------------------------------
  slack (MET)                                                0.10



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[26].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16

  asic_model_gen.decoder/addr_ff_reg[0][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 r
  asic_model_gen.decoder/addr_ff_reg[0][4]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.20 r
  U2666/X (HDBSLT20_ND3_MM_0P5)                    0.07      0.27 f
  U2685/X (HDBSLT20_NR2_MM_0P5)                   -0.01      0.26 r
  asic_model_gen.memory_core/word[26].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.01      0.26 r
  data arrival time                                          0.26

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17
  asic_model_gen.memory_core/word[26].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.17 r
  library hold time                               -0.01      0.16
  data required time                                         0.16
  ------------------------------------------------------------------------
  data required time                                         0.16
  data arrival time                                         -0.26
  ------------------------------------------------------------------------
  slack (MET)                                                0.10



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][1] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[31].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16

  asic_model_gen.decoder/addr_ff_reg[0][1]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 r
  asic_model_gen.decoder/addr_ff_reg[0][1]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.19 f
  U2659/X (HDBSLT20_ND3_0P75)                      0.03      0.22 r
  U2662/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.23 f
  asic_model_gen.memory_core/word[31].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                   0.00      0.23 f
  data arrival time                                          0.23

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  asic_model_gen.memory_core/word[31].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.14 r
  library hold time                               -0.02      0.13
  data required time                                         0.13
  ------------------------------------------------------------------------
  data required time                                         0.13
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (MET)                                                0.11



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][1] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[27].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16

  asic_model_gen.decoder/addr_ff_reg[0][1]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 r
  asic_model_gen.decoder/addr_ff_reg[0][1]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.19 f
  U2659/X (HDBSLT20_ND3_0P75)                      0.03      0.22 r
  U2667/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.23 f
  asic_model_gen.memory_core/word[27].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                   0.00      0.23 f
  data arrival time                                          0.23

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  asic_model_gen.memory_core/word[27].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.14 r
  library hold time                               -0.02      0.13
  data required time                                         0.13
  ------------------------------------------------------------------------
  data required time                                         0.13
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (MET)                                                0.11



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][3] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[30].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16

  asic_model_gen.decoder/addr_ff_reg[0][3]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 r
  asic_model_gen.decoder/addr_ff_reg[0][3]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.20 r
  U2661/X (HDBSLT20_ND3_0P75)                      0.06      0.26 f
  U2678/X (HDBSLT20_NR2_MM_0P5)                   -0.01      0.25 r
  asic_model_gen.memory_core/word[30].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.25 r
  data arrival time                                          0.25

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  asic_model_gen.memory_core/word[30].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.14 r
  library hold time                               -0.01      0.13
  data required time                                         0.13
  ------------------------------------------------------------------------
  data required time                                         0.13
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.11



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[24].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16

  asic_model_gen.decoder/addr_ff_reg[0][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 r
  asic_model_gen.decoder/addr_ff_reg[0][4]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.20 r
  U2666/X (HDBSLT20_ND3_MM_0P5)                    0.07      0.27 f
  U2692/X (HDBSLT20_NR2_MM_0P5)                   -0.02      0.25 r
  asic_model_gen.memory_core/word[24].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.25 r
  data arrival time                                          0.25

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.15      0.15
  asic_model_gen.memory_core/word[24].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.15 r
  library hold time                               -0.01      0.14
  data required time                                         0.14
  ------------------------------------------------------------------------
  data required time                                         0.14
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.11



  Startpoint: asic_model_gen.memory_core/word[1].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U1364 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.16      0.66

  asic_model_gen.memory_core/word[1].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.66 f
  asic_model_gen.memory_core/word[1].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.02      0.68 f
  asic_model_gen.memory_core/U1364/A2 (HDBSLT20_AN2_1)
                                                   0.00      0.68 f
  data arrival time                                          0.68

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.07      0.57
  asic_model_gen.memory_core/U1364/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.57 f
  library hold time                                0.00      0.57
  data required time                                         0.57
  ------------------------------------------------------------------------
  data required time                                         0.57
  data arrival time                                         -0.68
  ------------------------------------------------------------------------
  slack (MET)                                                0.11



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[22].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.16      0.16

  asic_model_gen.decoder/addr_ff_reg[0][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.16 r
  asic_model_gen.decoder/addr_ff_reg[0][4]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.20 r
  U2669/X (HDBSLT20_ND3_MM_0P5)                    0.07      0.26 f
  U2686/X (HDBSLT20_NR2_MM_0P5)                   -0.01      0.26 r
  asic_model_gen.memory_core/word[22].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.25 r
  data arrival time                                          0.25

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.15      0.15
  asic_model_gen.memory_core/word[22].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.15 r
  library hold time                               -0.01      0.14
  data required time                                         0.14
  ------------------------------------------------------------------------
  data required time                                         0.14
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.11


1
