{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 07 22:47:41 2026 " "Info: Processing started: Wed Jan 07 22:47:41 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "project.v(424) " "Warning (10273): Verilog HDL warning at project.v(424): extended using \"x\" or \"z\"" {  } { { "project.v" "" { Text "E:/Download/TAI_LIEU/DSD/lab/project/project.v" 424 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "project.v 16 16 " "Warning: Using design file project.v, which is not specified as a design file for the current project, but contains definitions for 16 design units and 16 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Info: Found entity 1: project" {  } { { "project.v" "" { Text "E:/Download/TAI_LIEU/DSD/lab/project/project.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mips_pipeline " "Info: Found entity 2: mips_pipeline" {  } { { "project.v" "" { Text "E:/Download/TAI_LIEU/DSD/lab/project/project.v" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 HEX_7SEG_DECODE " "Info: Found entity 3: HEX_7SEG_DECODE" {  } { { "project.v" "" { Text "E:/Download/TAI_LIEU/DSD/lab/project/project.v" 303 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 Program_Counter " "Info: Found entity 4: Program_Counter" {  } { { "project.v" "" { Text "E:/Download/TAI_LIEU/DSD/lab/project/project.v" 328 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 Adder32Bit " "Info: Found entity 5: Adder32Bit" {  } { { "project.v" "" { Text "E:/Download/TAI_LIEU/DSD/lab/project/project.v" 341 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 alu " "Info: Found entity 6: alu" {  } { { "project.v" "" { Text "E:/Download/TAI_LIEU/DSD/lab/project/project.v" 351 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 Register_File " "Info: Found entity 7: Register_File" {  } { { "project.v" "" { Text "E:/Download/TAI_LIEU/DSD/lab/project/project.v" 378 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 Data_Memory " "Info: Found entity 8: Data_Memory" {  } { { "project.v" "" { Text "E:/Download/TAI_LIEU/DSD/lab/project/project.v" 417 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 Sign_Extension " "Info: Found entity 9: Sign_Extension" {  } { { "project.v" "" { Text "E:/Download/TAI_LIEU/DSD/lab/project/project.v" 438 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 Mux_32_bit " "Info: Found entity 10: Mux_32_bit" {  } { { "project.v" "" { Text "E:/Download/TAI_LIEU/DSD/lab/project/project.v" 445 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 Mux_5_bit " "Info: Found entity 11: Mux_5_bit" {  } { { "project.v" "" { Text "E:/Download/TAI_LIEU/DSD/lab/project/project.v" 453 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 Instruction_Memory " "Info: Found entity 12: Instruction_Memory" {  } { { "project.v" "" { Text "E:/Download/TAI_LIEU/DSD/lab/project/project.v" 461 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 Sign_Extension_26 " "Info: Found entity 13: Sign_Extension_26" {  } { { "project.v" "" { Text "E:/Download/TAI_LIEU/DSD/lab/project/project.v" 553 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 control " "Info: Found entity 14: control" {  } { { "project.v" "" { Text "E:/Download/TAI_LIEU/DSD/lab/project/project.v" 560 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 ForwardingUnit " "Info: Found entity 15: ForwardingUnit" {  } { { "project.v" "" { Text "E:/Download/TAI_LIEU/DSD/lab/project/project.v" 619 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 HazardDetectionUnit " "Info: Found entity 16: HazardDetectionUnit" {  } { { "project.v" "" { Text "E:/Download/TAI_LIEU/DSD/lab/project/project.v" 654 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Stall project.v(16) " "Warning (10236): Verilog HDL Implicit Net warning at project.v(16): created implicit net for \"Stall\"" {  } { { "project.v" "" { Text "E:/Download/TAI_LIEU/DSD/lab/project/project.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUsrc project.v(140) " "Warning (10236): Verilog HDL Implicit Net warning at project.v(140): created implicit net for \"ALUsrc\"" {  } { { "project.v" "" { Text "E:/Download/TAI_LIEU/DSD/lab/project/project.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "w_hex project.v(26) " "Error (10137): Verilog HDL Procedural Assignment error at project.v(26): object \"w_hex\" on left-hand side of assignment must have a variable data type" {  } { { "project.v" "" { Text "E:/Download/TAI_LIEU/DSD/lab/project/project.v" 26 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "w_hex project.v(27) " "Error (10137): Verilog HDL Procedural Assignment error at project.v(27): object \"w_hex\" on left-hand side of assignment must have a variable data type" {  } { { "project.v" "" { Text "E:/Download/TAI_LIEU/DSD/lab/project/project.v" 27 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "w_hex project.v(28) " "Error (10137): Verilog HDL Procedural Assignment error at project.v(28): object \"w_hex\" on left-hand side of assignment must have a variable data type" {  } { { "project.v" "" { Text "E:/Download/TAI_LIEU/DSD/lab/project/project.v" 28 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Download/TAI_LIEU/DSD/lab/project/project.map.smsg " "Info: Generated suppressed messages file E:/Download/TAI_LIEU/DSD/lab/project/project.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Error: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 07 22:47:42 2026 " "Error: Processing ended: Wed Jan 07 22:47:42 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Error: Quartus II Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
