
---------- Begin Simulation Statistics ----------
final_tick                                20035911500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 218130                       # Simulator instruction rate (inst/s)
host_mem_usage                                4492096                       # Number of bytes of host memory used
host_op_rate                                   375974                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    66.26                       # Real time elapsed on the host
host_tick_rate                              302388453                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14453015                       # Number of instructions simulated
sim_ops                                      24911576                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020036                       # Number of seconds simulated
sim_ticks                                 20035911500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               83                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              275                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                16                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             93                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              77                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    275                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    4453015                       # Number of instructions committed
system.cpu0.committedOps                      8548115                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              8.998804                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2208939                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1098275                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        14721                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     619177                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          496                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       24222774                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.111126                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2088723                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          624                       # TLB misses on write requests
system.cpu0.numCycles                        40071810                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             177177      2.07%      2.07% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                6693449     78.30%     80.38% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   237      0.00%     80.38% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                  59267      0.69%     81.07% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                 8874      0.10%     81.18% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.18% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.02%     81.20% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.20% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.20% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.20% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.20% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.20% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  8854      0.10%     81.30% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     81.30% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 29375      0.34%     81.65% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                   582      0.01%     81.65% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 24624      0.29%     81.94% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                22585      0.26%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     82.21% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                2416      0.03%     82.23% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     82.23% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     82.23% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     82.23% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd              155      0.00%     82.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     82.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     82.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             2393      0.03%     82.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     82.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     82.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     82.27% # Class of committed instruction
system.cpu0.op_class_0::MemRead                875325     10.24%     92.51% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               558926      6.54%     99.04% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            49958      0.58%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31740      0.37%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 8548115                       # Class of committed instruction
system.cpu0.tickCycles                       15849036                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   83                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               81                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     81                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              4.007182                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5149842                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1469157                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2735                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     672209                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           94                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        7363857                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.249552                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4763816                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          272                       # TLB misses on write requests
system.cpu1.numCycles                        40071823                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16363461                       # Class of committed instruction
system.cpu1.tickCycles                       32707966                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       143212                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        287449                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       952727                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        11649                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1905520                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          11649                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             122020                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28493                       # Transaction distribution
system.membus.trans_dist::CleanEvict           114719                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22216                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22216                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        122021                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       431685                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       431685                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 431685                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11054656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11054656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11054656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            144237                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  144237    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              144237                       # Request fanout histogram
system.membus.reqLayer4.occupancy           434635500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          776319750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1705524                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1705524                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1705524                       # number of overall hits
system.cpu0.icache.overall_hits::total        1705524                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       383041                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        383041                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       383041                       # number of overall misses
system.cpu0.icache.overall_misses::total       383041                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9352551500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9352551500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9352551500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9352551500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2088565                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2088565                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2088565                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2088565                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.183399                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.183399                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.183399                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.183399                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24416.580732                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24416.580732                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24416.580732                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24416.580732                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       383024                       # number of writebacks
system.cpu0.icache.writebacks::total           383024                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       383041                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       383041                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       383041                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       383041                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8969511500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8969511500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8969511500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8969511500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.183399                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.183399                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.183399                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.183399                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23416.583342                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23416.583342                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23416.583342                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23416.583342                       # average overall mshr miss latency
system.cpu0.icache.replacements                383024                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1705524                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1705524                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       383041                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       383041                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9352551500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9352551500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2088565                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2088565                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.183399                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.183399                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24416.580732                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24416.580732                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       383041                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       383041                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8969511500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8969511500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.183399                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.183399                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23416.583342                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23416.583342                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999274                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2088564                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           383040                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.452600                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999274                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999955                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999955                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         17091560                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        17091560                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1382690                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1382690                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1383573                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1383573                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       267630                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        267630                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       268797                       # number of overall misses
system.cpu0.dcache.overall_misses::total       268797                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   9654048000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9654048000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   9654048000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9654048000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1650320                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1650320                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1652370                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1652370                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.162169                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.162169                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.162674                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.162674                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 36072.368569                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36072.368569                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 35915.757988                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35915.757988                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       109826                       # number of writebacks
system.cpu0.dcache.writebacks::total           109826                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        49661                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        49661                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        49661                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        49661                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217969                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217969                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       219005                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       219005                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   7642132500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7642132500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   7698131500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7698131500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.132077                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.132077                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.132540                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.132540                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 35060.639357                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 35060.639357                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 35150.482866                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 35150.482866                       # average overall mshr miss latency
system.cpu0.dcache.replacements                218988                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       895354                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         895354                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       164341                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       164341                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   6110249000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6110249000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1059695                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1059695                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.155083                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.155083                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 37180.308018                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 37180.308018                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         5584                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5584                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       158757                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       158757                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   5699935500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5699935500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.149814                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.149814                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 35903.522364                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 35903.522364                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       487336                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        487336                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       103289                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       103289                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   3543799000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3543799000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       590625                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       590625                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.174881                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.174881                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 34309.548936                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34309.548936                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        44077                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        44077                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59212                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59212                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1942197000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1942197000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.100253                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.100253                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 32800.732960                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 32800.732960                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          883                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          883                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1167                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1167                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2050                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2050                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.569268                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.569268                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1036                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1036                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     55999000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     55999000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505366                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505366                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 54053.088803                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 54053.088803                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999318                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1602577                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           219004                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.317570                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999318                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999957                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         13437964                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        13437964                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  20035911500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4693376                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4693376                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4693376                       # number of overall hits
system.cpu1.icache.overall_hits::total        4693376                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        70376                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         70376                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        70376                       # number of overall misses
system.cpu1.icache.overall_misses::total        70376                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1197626500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1197626500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1197626500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1197626500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4763752                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4763752                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4763752                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4763752                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.014773                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.014773                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.014773                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.014773                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17017.541491                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17017.541491                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17017.541491                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17017.541491                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        70360                       # number of writebacks
system.cpu1.icache.writebacks::total            70360                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        70376                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        70376                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        70376                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        70376                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1127250500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1127250500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1127250500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1127250500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.014773                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.014773                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.014773                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.014773                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16017.541491                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16017.541491                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16017.541491                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16017.541491                       # average overall mshr miss latency
system.cpu1.icache.replacements                 70360                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4693376                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4693376                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        70376                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        70376                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1197626500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1197626500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4763752                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4763752                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.014773                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.014773                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17017.541491                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17017.541491                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        70376                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        70376                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1127250500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1127250500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.014773                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.014773                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16017.541491                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16017.541491                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999257                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4763752                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            70376                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            67.690008                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999257                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999954                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999954                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38180392                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38180392                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1810435                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1810435                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1810492                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1810492                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       290373                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        290373                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       290430                       # number of overall misses
system.cpu1.dcache.overall_misses::total       290430                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4653908000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4653908000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4653908000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4653908000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2100808                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2100808                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2100922                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2100922                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.138220                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.138220                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.138239                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.138239                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 16027.344140                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 16027.344140                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 16024.198602                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 16024.198602                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       268037                       # number of writebacks
system.cpu1.dcache.writebacks::total           268037                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        10059                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10059                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        10059                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10059                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       280314                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       280314                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       280371                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       280371                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   4059139000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4059139000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4059858000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4059858000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.133432                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.133432                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.133451                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.133451                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 14480.685945                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14480.685945                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 14480.306451                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14480.306451                       # average overall mshr miss latency
system.cpu1.dcache.replacements                280355                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1192705                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1192705                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       269891                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       269891                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   3982550000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3982550000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1462596                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1462596                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.184529                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.184529                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14756.142294                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14756.142294                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1464                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1464                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       268427                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       268427                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3670937500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3670937500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.183528                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.183528                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13675.738655                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13675.738655                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       617730                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        617730                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        20482                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        20482                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data    671358000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    671358000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032093                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032093                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 32777.951372                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32777.951372                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8595                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8595                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11887                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11887                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    388201500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    388201500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.018625                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018625                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 32657.651216                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32657.651216                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data       719000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       719000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 12614.035088                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 12614.035088                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999295                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2090863                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           280371                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.457487                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999295                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999956                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999956                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17087747                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17087747                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  20035911500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              321365                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              150138                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               67236                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              269816                       # number of demand (read+write) hits
system.l2.demand_hits::total                   808555                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             321365                       # number of overall hits
system.l2.overall_hits::.cpu0.data             150138                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              67236                       # number of overall hits
system.l2.overall_hits::.cpu1.data             269816                       # number of overall hits
system.l2.overall_hits::total                  808555                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             61676                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             68867                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3140                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             10555                       # number of demand (read+write) misses
system.l2.demand_misses::total                 144238                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            61676                       # number of overall misses
system.l2.overall_misses::.cpu0.data            68867                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3140                       # number of overall misses
system.l2.overall_misses::.cpu1.data            10555                       # number of overall misses
system.l2.overall_misses::total                144238                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4956321500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   5752377500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    261711000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data    790872500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11761282500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4956321500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   5752377500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    261711000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data    790872500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11761282500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          383041                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          219005                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           70376                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          280371                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               952793                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         383041                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         219005                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          70376                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         280371                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              952793                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.161017                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.314454                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.044617                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.037647                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.151384                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.161017                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.314454                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.044617                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.037647                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.151384                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80360.618393                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83528.794633                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83347.452229                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 74928.706774                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81540.804088                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80360.618393                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83528.794633                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83347.452229                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 74928.706774                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81540.804088                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28493                       # number of writebacks
system.l2.writebacks::total                     28493                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        61676                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        68867                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        10555                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            144238                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        61676                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        68867                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        10555                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           144238                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4339571500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   5063717500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    230311000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data    685322500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10318922500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4339571500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   5063717500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    230311000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data    685322500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10318922500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.161017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.314454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.044617                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.037647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.151384                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.161017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.314454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.044617                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.037647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.151384                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70360.780531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73528.939841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73347.452229                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 64928.706774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71540.942747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70360.780531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73528.939841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73347.452229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 64928.706774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71540.942747                       # average overall mshr miss latency
system.l2.replacements                         146089                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       377863                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           377863                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       377863                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       377863                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       453384                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           453384                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       453384                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       453384                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         8772                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          8772                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            40729                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             8185                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48914                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          18514                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           3702                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22216                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1407425000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    282129500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1689554500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        59243                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             71130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.312509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.311433                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.312330                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 76019.498758                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 76210.021610                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76051.246849                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        18514                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         3702                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22216                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1222285000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    245109500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1467394500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.312509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.311433                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.312330                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 66019.498758                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 66210.021610                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66051.246849                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        321365                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         67236                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             388601                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        61676                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3140                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            64816                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4956321500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    261711000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5218032500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       383041                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        70376                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         453417                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.161017                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.044617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.142950                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80360.618393                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83347.452229                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80505.315046                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        61676                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3140                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        64816                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4339571500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    230311000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4569882500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.161017                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.044617                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.142950                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70360.780531                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73347.452229                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70505.469329                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       109409                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       261631                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            371040                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        50353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         6853                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           57206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   4344952500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    508743000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4853695500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       159762                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       268484                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        428246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.315175                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.025525                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.133582                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86289.843703                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 74236.538742                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84845.916512                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        50353                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         6853                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        57206                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   3841432500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    440213000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4281645500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.315175                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.025525                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.133582                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76290.042301                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 64236.538742                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74846.091319                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.321614                       # Cycle average of tags in use
system.l2.tags.total_refs                     1896746                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    147113                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.893123                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     198.128339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       46.429534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      125.113751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       82.552878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      570.097112                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.193485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.045341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.122181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.080618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.556735                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998361                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          561                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          278                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15391273                       # Number of tag accesses
system.l2.tags.data_accesses                 15391273                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       3947200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       4407424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        200960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        675520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9231104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3947200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       200960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4148160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1823552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1823552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          61675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          68866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          10555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              144236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        28493                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28493                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        197006260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        219976216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10029990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         33715461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             460727928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    197006260                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10029990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        207036251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       91014177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             91014177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       91014177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       197006260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       219976216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10029990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        33715461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            551742106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     25689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     61676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     65072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples      8288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000793136500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1557                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1557                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              306893                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24138                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      144237                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28493                       # Number of write requests accepted
system.mem_ctrls.readBursts                    144237                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28493                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6061                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2804                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              965                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1856755250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  690880000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4447555250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13437.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32187.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    81017                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21306                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                144237                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28493                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  125176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        61512                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    170.457537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.222629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.400306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32446     52.75%     52.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18166     29.53%     82.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4832      7.86%     90.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1815      2.95%     93.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          807      1.31%     94.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          536      0.87%     95.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          432      0.70%     95.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          363      0.59%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2115      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        61512                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      88.223507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     40.084599                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    141.234591                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1071     68.79%     68.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          190     12.20%     80.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           69      4.43%     85.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           56      3.60%     89.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           57      3.66%     92.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           27      1.73%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           30      1.93%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           22      1.41%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           10      0.64%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            9      0.58%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            5      0.32%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.06%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            3      0.19%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            2      0.13%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.06%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            2      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1557                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.481696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.459549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.874785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1179     75.72%     75.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      2.18%     77.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              317     20.36%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               26      1.67%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1557                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8843264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  387904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1642368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9231168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1823552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       441.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        81.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    460.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     91.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20035899000                       # Total gap between requests
system.mem_ctrls.avgGap                     115995.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3947264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      4164608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       200960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       530432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1642368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 197009454.748290330172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 207857176.849678128958                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10029990.399987543002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 26474063.832833360881                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 81971214.536458700895                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        61676                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        68866                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3140                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        10555                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        28493                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1809614000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   2262736250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    101439500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    273765500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 487658518000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29340.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32857.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32305.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     25937.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17115028.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            179920860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             95622615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           442772820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           69472980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1581468720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8352078900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        660460800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11381797695                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        568.069873                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1639363500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    668980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  17727568000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            259296240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            137815425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           543803820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           64482660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1581468720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8487626040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        546315840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11620808745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        579.999006                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1345098500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    668980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18021833000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            881661                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       406356                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       453384                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          239076                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            71130                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           71130                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        453417                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       428246                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1149105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       656997                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       211112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       841097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2858311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     49028096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     21045120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9007104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     35098112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              114178432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          146089                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1823552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1098882                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010601                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.102413                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1087233     98.94%     98.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11649      1.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1098882                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1784007000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         420669274                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         105602422                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         328857296                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         574821975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  20035911500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
