# 32-bit Arithmetic Logic Unit (ALU32)
üîπ Introduction

This project presents the design and physical implementation of a 32-bit Arithmetic Logic Unit (ALU), developed using a complete RTL-to-GDSII ASIC design flow. An ALU is a fundamental building block in digital processors, responsible for performing arithmetic and logical operations on binary data. The ALU32 designed in this project operates on two 32-bit operands and produces a 32-bit result based on a selected operation.

The ALU supports a range of arithmetic and logical functions such as addition, subtraction, bitwise AND, OR, XOR, and comparison-related operations. Operation selection is controlled using a dedicated control signal, which internally drives multiplexing logic to route the appropriate result to the output.

üîπ Functional Operation

At the RTL level, the ALU is implemented as a purely combinational circuit. Arithmetic operations are realized using ripple-carry‚Äìbased addition and subtraction logic, while logical operations are implemented using bitwise gate structures. A multi-level multiplexer network is used to select the final output based on the operation control inputs. Since the design is unpipelined and contains no sequential elements, the output reflects changes in the input operands immediately, subject to the propagation delay of the logic.

üîπ Design Flow Overview

The ALU32 was described in Verilog HDL and synthesized using Yosys, where the design was optimized for area and mapped to the Sky130 HD standard cell library. The synthesized netlist was then taken through floorplanning, placement, clock-tree synthesis (dummy CTS for combinational design), routing, and signoff using the OpenLane open-source ASIC flow. Final physical verification steps, including DRC, LVS, and antenna checks, were completed successfully, resulting in a fabrication-ready GDSII layout.
# GDSII of the ALU32
<img width="1203" height="901" alt="image" src="https://github.com/user-attachments/assets/da82a69c-894b-419c-a139-1770e274c627" />

# Report
Synthesis & Pre-Layout Timing Analysis

The RTL design was synthesized using Yosys with area optimization enabled and mapped to the Sky130 HD standard cell library.
Pre-synthesis and post-synthesis statistics were analyzed to understand logic optimization and cell utilization.
Static timing analysis was performed at the synthesis stage to estimate critical paths before physical implementation.

The following reports are included in this repository for reference:

```
1-synthesis_pre.stat ‚Äì Logic statistics before synthesis optimization

1-synthesis.AREA_0.stat.rpt ‚Äì Post-synthesis cell count and area breakdown

2-syn_sta.summary.rpt ‚Äì Summary of synthesis-stage timing analysis

2-syn_sta.max.rpt ‚Äì Detailed critical path timing information
```
These reports indicate that the design is heavily combinational with a long arithmetic critical path, which is expected for an unpipelined 32-bit ALU.

# OpenLane Flow Summary ‚Äî 32-bit ALU

General Information
| Parameter             | Value            |
| --------------------- | ---------------- |
| Design Name           | `alu32`          |
| Flow Status           | Flow Completed |
| Total Runtime         | 5 min 29 sec     |
| Routed Runtime        | 4 min 10 sec     |
| Standard Cell Library | sky130_fd_sc_hd  |
| Synthesis Strategy    | AREA             |

Area & Utilization
| Parameter                 | Value           |
| ------------------------- | --------------- |
| Die Area                  | **0.16 mm¬≤**    |
| Core Area                 | **128,175 ¬µm¬≤** |
| Total Standard Cells      | **13,808**      |
| Cell Density              | 5,881 cells/mm¬≤ |
| Core Utilization (Target) | 25%             |
| Placement Density Target  | 0.30            |

Logic Composition
| Cell Type       | Count      |
| --------------- | ---------- |
| AND             | 52         |
| OR              | 0          |
| XOR             | 35         |
| XNOR            | 73         |
| MUX             | 280        |
| DFF             | 0          |
| Decap Cells     | 1,795      |
| Well Tap Cells  | 2,017      |
| Fill Cells      | 9,053      |
| **Total Cells** | **13,808** |

Routing & Physical Verification
| Check                    | Result |
| ------------------------ | ------ |
| Short Violations         | 0      |
| Metal Spacing Violations | 0      |
| Off-Grid Violations      | 0      |
| Min-Hole Violations      | 0      |
| Antenna Violations       | 0      |
| Magic DRC Violations     | 0      |
| KLayout Violations       | 0      |
| LVS Errors               | 0      |
| CVC Errors               | 0      |

Timing Analysis
| Parameter                  | Value       |
| -------------------------- | ----------- |
| Critical Path Delay        | **7.42 ns** |
| Clock Period (Constraint)  | 50 ns       |
| Suggested Clock Period     | 50 ns       |
| Suggested Max Frequency    | 20 MHz      |
| Worst Negative Slack (WNS) | 0.0 ns      |

Power Analysis (Typical Corner)
| Power Component | Value          |
| --------------- | -------------- |
| Internal Power  | 3.15 √ó 10‚Åª‚Åµ ¬µW |
| Switching Power | 6.17 √ó 10‚Åª‚Åµ ¬µW |
| Leakage Power   | 1.09 √ó 10‚Åª‚Å∏ ¬µW |

# Summary

The 32-bit combinational ALU was successfully implemented and taken through the complete RTL-to-GDSII flow using OpenLane with the Sky130 HD standard cell library. The design completed synthesis, floorplanning, placement, routing, and signoff checks without any DRC, LVS, or routing violations, confirming its physical correctness and manufacturability. The final layout occupies approximately 0.16 mm¬≤ of die area with about 13.8k standard cells, including arithmetic, logic, multiplexing, and necessary physical-only cells such as decaps, well taps, and fillers. Timing analysis reports a critical path delay of ~7.4 ns, which is expected for an unpipelined wide combinational datapath, making the design suitable for lower-frequency operation. Power analysis indicates that switching power dominates, with minimal leakage contribution, consistent with a purely combinational ALU. Overall, the project demonstrates a clean and complete ASIC physical design flow from RTL description to fabrication-ready GDSII.
