#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x14b807180 .scope module, "TOP_TB" "TOP_TB" 2 20;
 .timescale -9 -12;
v0x14b81b7f0_0 .net "A0", 0 0, L_0x14b81c0d0;  1 drivers
v0x14b81b890_0 .net "A1", 0 0, L_0x14b81c1c0;  1 drivers
v0x14b81b930_0 .var "clk_sys_50M", 0 0;
v0x14b81ba40_0 .net "cs", 0 0, L_0x14b81bfe0;  1 drivers
v0x14b81bad0_0 .net "mosi", 0 0, L_0x14b81be00;  1 drivers
v0x14b81bb60_0 .var "rst_sys", 0 0;
v0x14b81bc30_0 .net "sclk", 0 0, L_0x14b81bef0;  1 drivers
v0x14b81bcc0_0 .net "sq_wave", 0 0, L_0x14b81c3d0;  1 drivers
S_0x14b8072f0 .scope module, "top" "TOP" 2 32, 3 15 0, S_0x14b807180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_sys";
    .port_info 1 /INPUT 1 "rst_sys";
    .port_info 2 /OUTPUT 1 "sclk";
    .port_info 3 /OUTPUT 1 "mosi";
    .port_info 4 /OUTPUT 1 "A0";
    .port_info 5 /OUTPUT 1 "A1";
    .port_info 6 /OUTPUT 1 "cs";
    .port_info 7 /OUTPUT 1 "sq_wave";
P_0x14b8074b0 .param/l "S_IDLE" 0 3 89, C4<0000>;
P_0x14b8074f0 .param/l "S_SPI" 0 3 90, C4<0001>;
P_0x14b807530 .param/l "S_SQ" 0 3 91, C4<0010>;
v0x14b81add0_0 .net "A0", 0 0, L_0x14b81c0d0;  alias, 1 drivers
v0x14b81ae60_0 .net "A1", 0 0, L_0x14b81c1c0;  alias, 1 drivers
v0x14b81aef0_0 .net "clk_sys", 0 0, v0x14b81b930_0;  1 drivers
v0x14b81af80_0 .net "cs", 0 0, L_0x14b81bfe0;  alias, 1 drivers
v0x14b81b050_0 .var "en_spi", 0 0;
v0x14b81b120_0 .var "en_sq", 0 0;
v0x14b81b1b0_0 .net "mosi", 0 0, L_0x14b81be00;  alias, 1 drivers
v0x14b81b280_0 .net "rst_sys", 0 0, v0x14b81bb60_0;  1 drivers
v0x14b81b310_0 .net "sclk", 0 0, L_0x14b81bef0;  alias, 1 drivers
v0x14b81b420_0 .var "spi_done", 0 0;
v0x14b81b4b0_0 .net "spi_status", 0 0, L_0x14b81c2b0;  1 drivers
v0x14b81b540_0 .var "sq_done", 0 0;
v0x14b81b5d0_0 .net "sq_status", 0 0, L_0x14b81c320;  1 drivers
v0x14b81b660_0 .net "sq_wave", 0 0, L_0x14b81c3d0;  alias, 1 drivers
v0x14b81b6f0_0 .var "state", 3 0;
S_0x14b8076b0 .scope module, "clk_div" "CLOCK_DIV" 3 124, 4 3 0, S_0x14b8072f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_sys";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 1 "clk_div";
    .port_info 3 /OUTPUT 1 "status";
P_0x14b807870 .param/l "CNT_START" 0 4 6, +C4<00000000000000000000000000000000>;
P_0x14b8078b0 .param/l "CYCLES_MAX" 0 4 7, +C4<00000000000000000000000000000000>;
P_0x14b8078f0 .param/l "DIV_FACTOR" 0 4 5, +C4<00000000000000000000000000110010>;
P_0x14b807930 .param/l "clk_cnt_max" 0 4 17, +C4<00000000000000000000000000011001>;
L_0x14b81c320 .functor BUFZ 1, v0x14b818040_0, C4<0>, C4<0>, C4<0>;
L_0x14b81c3d0 .functor BUFZ 1, v0x14b817d40_0, C4<0>, C4<0>, C4<0>;
v0x14b807be0_0 .var "clk_cnt", 7 0;
v0x14b817ca0_0 .net "clk_div", 0 0, L_0x14b81c3d0;  alias, 1 drivers
v0x14b817d40_0 .var "clk_div_r", 0 0;
v0x14b817dd0_0 .net "clk_sys", 0 0, v0x14b81b930_0;  alias, 1 drivers
v0x14b817e60_0 .var "cycle_cnt", 31 0;
v0x14b817f00_0 .net "en", 0 0, v0x14b81b120_0;  1 drivers
v0x14b817fa0_0 .net "status", 0 0, L_0x14b81c320;  alias, 1 drivers
v0x14b818040_0 .var "status_r", 0 0;
E_0x14b807bb0 .event posedge, v0x14b817dd0_0;
S_0x14b818120 .scope module, "spi_control" "SPI_CONTROL" 3 101, 5 3 0, S_0x14b8072f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 1 "sclk";
    .port_info 4 /OUTPUT 1 "mosi";
    .port_info 5 /OUTPUT 1 "cs";
    .port_info 6 /OUTPUT 1 "A0";
    .port_info 7 /OUTPUT 1 "A1";
    .port_info 8 /OUTPUT 1 "status";
P_0x14b8182f0 .param/l "SPI_FINISHED" 0 5 32, C4<0011>;
P_0x14b818330 .param/l "SPI_IDLE" 0 5 29, C4<0000>;
P_0x14b818370 .param/l "SPI_RESET" 0 5 30, C4<0001>;
P_0x14b8183b0 .param/l "SPI_SEND" 0 5 31, C4<0010>;
P_0x14b8183f0 .param/l "SPI_SEND_DONE_MAX" 0 5 37, C4<1011>;
P_0x14b818430 .param/l "clk_div" 0 5 25, +C4<00000000000000000000000000000101>;
L_0x14b81bd50 .functor BUFZ 32, v0x14b81a9f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14b81c2b0 .functor BUFZ 1, v0x14b81aca0_0, C4<0>, C4<0>, C4<0>;
v0x14b819f40_0 .net "A0", 0 0, L_0x14b81c0d0;  alias, 1 drivers
v0x14b81a050_0 .net "A1", 0 0, L_0x14b81c1c0;  alias, 1 drivers
v0x14b81a0e0_0 .var "SPI_DATA_OPT", 3 0;
v0x14b81a170_0 .var "SPI_SEND_DONE", 3 0;
v0x14b81a200_0 .net "clk", 0 0, v0x14b81b930_0;  alias, 1 drivers
v0x14b81a290_0 .net "cs", 0 0, L_0x14b81bfe0;  alias, 1 drivers
v0x14b81a3a0_0 .net "din_w", 31 0, L_0x14b81bd50;  1 drivers
v0x14b81a430_0 .net "en", 0 0, v0x14b81b050_0;  1 drivers
v0x14b81a4c0_0 .var "en_r", 0 0;
v0x14b81a570_0 .net "finished", 0 0, v0x14b8199a0_0;  1 drivers
v0x14b81a600_0 .net "mosi", 0 0, L_0x14b81be00;  alias, 1 drivers
v0x14b81a730_0 .var "reset_cnt", 7 0;
v0x14b81a7c0_0 .var "reset_r", 0 0;
v0x14b81a850_0 .net "rst", 0 0, v0x14b81bb60_0;  alias, 1 drivers
v0x14b81a8e0_0 .net "sclk", 0 0, L_0x14b81bef0;  alias, 1 drivers
v0x14b81a9f0_0 .var "spi_data_r", 31 0;
v0x14b81aa80_0 .var "state", 3 0;
v0x14b81ac10_0 .net "status", 0 0, L_0x14b81c2b0;  alias, 1 drivers
v0x14b81aca0_0 .var "status_r", 0 0;
E_0x14b8187f0 .event posedge, v0x14b81a850_0, v0x14b817dd0_0;
S_0x14b818830 .scope module, "spi0" "SPI_BASE" 5 54, 6 7 0, S_0x14b818120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "din";
    .port_info 3 /INPUT 8 "n_bits";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /OUTPUT 1 "sclk";
    .port_info 6 /OUTPUT 1 "dout";
    .port_info 7 /OUTPUT 1 "cs";
    .port_info 8 /OUTPUT 1 "A0";
    .port_info 9 /OUTPUT 1 "A1";
    .port_info 10 /OUTPUT 1 "finished";
P_0x14b818a00 .param/l "CLKDIV" 0 6 13, +C4<00000000000000000000000000000101>;
P_0x14b818a40 .param/l "CNT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
P_0x14b818a80 .param/l "CPHA" 0 6 12, +C4<00000000000000000000000000000000>;
P_0x14b818ac0 .param/l "CPOL" 0 6 11, +C4<00000000000000000000000000000001>;
P_0x14b818b00 .param/l "DATAWIDTH" 0 6 9, +C4<00000000000000000000000000100000>;
P_0x14b818b40 .param/l "DAT_CNT_MAX" 1 6 50, +C4<00000000000000000000000000000000000000000000000000000000000001001>;
L_0x14b81be00 .functor BUFZ 1, v0x14b819860_0, C4<0>, C4<0>, C4<0>;
L_0x14b81bef0 .functor BUFZ 1, v0x14b819cf0_0, C4<0>, C4<0>, C4<0>;
L_0x14b81bfe0 .functor BUFZ 1, v0x14b819400_0, C4<0>, C4<0>, C4<0>;
L_0x14b81c0d0 .functor BUFZ 1, v0x14b8190a0_0, C4<0>, C4<0>, C4<0>;
L_0x14b81c1c0 .functor BUFZ 1, v0x14b8191c0_0, C4<0>, C4<0>, C4<0>;
v0x14b819010_0 .net "A0", 0 0, L_0x14b81c0d0;  alias, 1 drivers
v0x14b8190a0_0 .var "A0_r", 0 0;
v0x14b819130_0 .net "A1", 0 0, L_0x14b81c1c0;  alias, 1 drivers
v0x14b8191c0_0 .var "A1_r", 0 0;
v0x14b819250_0 .net "clk", 0 0, v0x14b81b930_0;  alias, 1 drivers
v0x14b8192e0_0 .var "clk_cnt", 7 0;
v0x14b819370_0 .net "cs", 0 0, L_0x14b81bfe0;  alias, 1 drivers
v0x14b819400_0 .var "cs_r", 0 0;
v0x14b819490_0 .var "d_cnt", 7 0;
v0x14b8195b0_0 .var "dat_cnt", 7 0;
v0x14b819660_0 .var "delay_cnt", 7 0;
v0x14b819710_0 .net "din", 31 0, L_0x14b81bd50;  alias, 1 drivers
v0x14b8197c0_0 .net "dout", 0 0, L_0x14b81be00;  alias, 1 drivers
v0x14b819860_0 .var "dout_r", 0 0;
v0x14b819900_0 .net "en", 0 0, v0x14b81a4c0_0;  1 drivers
v0x14b8199a0_0 .var "finished", 0 0;
L_0x150070010 .functor BUFT 1, C4<00100000>, C4<0>, C4<0>, C4<0>;
v0x14b819a40_0 .net "n_bits", 7 0, L_0x150070010;  1 drivers
v0x14b819bd0_0 .net "rst", 0 0, v0x14b81a7c0_0;  1 drivers
v0x14b819c60_0 .net "sclk", 0 0, L_0x14b81bef0;  alias, 1 drivers
v0x14b819cf0_0 .var "sclk_r", 0 0;
v0x14b819d90_0 .var "sclk_rdy", 0 0;
E_0x14b818e00 .event posedge, v0x14b819bd0_0, v0x14b817dd0_0;
    .scope S_0x14b818830;
T_0 ;
    %wait E_0x14b818e00;
    %load/vec4 v0x14b819bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x14b8195b0_0, 0;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x14b819490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b819400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14b8190a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14b8191c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b8199a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14b819900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x14b8195b0_0;
    %pad/u 65;
    %cmpi/e 9, 0, 65;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14b8195b0_0, 0;
    %load/vec4 v0x14b819710_0;
    %load/vec4 v0x14b819490_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x14b819860_0, 0;
    %load/vec4 v0x14b819490_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x14b819490_0, 0;
    %load/vec4 v0x14b819490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14b819400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b8190a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b8191c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14b8199a0_0, 0;
T_0.6 ;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x14b8195b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x14b8195b0_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14b818830;
T_1 ;
    %wait E_0x14b818e00;
    %load/vec4 v0x14b819bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14b819660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b819d90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14b819900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x14b819660_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14b819d90_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x14b819660_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x14b819660_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14b818830;
T_2 ;
    %wait E_0x14b818e00;
    %load/vec4 v0x14b819bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14b819cf0_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x14b8192e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14b819900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x14b819d90_0;
    %load/vec4 v0x14b819400_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x14b8192e0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x14b819cf0_0;
    %inv;
    %assign/vec4 v0x14b819cf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14b8192e0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x14b8192e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x14b8192e0_0, 0;
T_2.7 ;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14b818120;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b81aca0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x14b818120;
T_4 ;
    %wait E_0x14b8187f0;
    %load/vec4 v0x14b81a850_0;
    %flag_set/vec4 8;
    %load/vec4 v0x14b81a430_0;
    %cmpi/e 0, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14b81aa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b81a4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b81a7c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14b81a730_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14b81a0e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14b81a170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b81aca0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x14b81aa80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14b81aa80_0, 0;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x14b81a170_0;
    %cmpi/u 11, 0, 4;
    %jmp/0xz  T_4.8, 5;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x14b81aa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b81a4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b81a7c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14b81a730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b81aca0_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14b81aa80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14b81aca0_0, 0;
T_4.9 ;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x14b81a730_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.10, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b81a7c0_0, 0;
    %load/vec4 v0x14b81a730_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x14b81a730_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0x14b81a730_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.12, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14b81a7c0_0, 0;
    %load/vec4 v0x14b81a730_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x14b81a730_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x14b81a730_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.14, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b81a7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14b81a4c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x14b81aa80_0, 0;
T_4.14 ;
T_4.13 ;
T_4.11 ;
    %load/vec4 v0x14b81a0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %jmp T_4.27;
T_4.16 ;
    %pushi/vec4 4160749569, 0, 32;
    %assign/vec4 v0x14b81a9f0_0, 0;
    %jmp T_4.27;
T_4.17 ;
    %pushi/vec4 4093640959, 0, 32;
    %assign/vec4 v0x14b81a9f0_0, 0;
    %jmp T_4.27;
T_4.18 ;
    %pushi/vec4 4127195136, 0, 32;
    %assign/vec4 v0x14b81a9f0_0, 0;
    %jmp T_4.27;
T_4.19 ;
    %pushi/vec4 4077177856, 0, 32;
    %assign/vec4 v0x14b81a9f0_0, 0;
    %jmp T_4.27;
T_4.20 ;
    %pushi/vec4 4076938240, 0, 32;
    %assign/vec4 v0x14b81a9f0_0, 0;
    %jmp T_4.27;
T_4.21 ;
    %pushi/vec4 4077282816, 0, 32;
    %assign/vec4 v0x14b81a9f0_0, 0;
    %jmp T_4.27;
T_4.22 ;
    %pushi/vec4 4077038080, 0, 32;
    %assign/vec4 v0x14b81a9f0_0, 0;
    %jmp T_4.27;
T_4.23 ;
    %pushi/vec4 4077387776, 0, 32;
    %assign/vec4 v0x14b81a9f0_0, 0;
    %jmp T_4.27;
T_4.24 ;
    %pushi/vec4 4077387776, 0, 32;
    %assign/vec4 v0x14b81a9f0_0, 0;
    %jmp T_4.27;
T_4.25 ;
    %pushi/vec4 4077387776, 0, 32;
    %assign/vec4 v0x14b81a9f0_0, 0;
    %jmp T_4.27;
T_4.26 ;
    %pushi/vec4 4077073152, 0, 32;
    %assign/vec4 v0x14b81a9f0_0, 0;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x14b81a570_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.28, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x14b81aa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b81a4c0_0, 0;
T_4.28 ;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14b81aa80_0, 0;
    %load/vec4 v0x14b81a170_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x14b81a170_0, 0;
    %load/vec4 v0x14b81a0e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x14b81a0e0_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14b8076b0;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14b807be0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b817e60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b818040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b817d40_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x14b8076b0;
T_6 ;
    %wait E_0x14b807bb0;
    %load/vec4 v0x14b817f00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b818040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14b817e60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x14b807be0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x14b807be0_0, 0;
    %pushi/vec4 24, 0, 32;
    %load/vec4 v0x14b807be0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x14b818040_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x14b817d40_0;
    %inv;
    %assign/vec4 v0x14b817d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14b807be0_0, 0;
    %load/vec4 v0x14b817e60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x14b817e60_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14b8072f0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b81b050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b81b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b81b420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b81b540_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x14b8072f0;
T_8 ;
    %wait E_0x14b8187f0;
    %load/vec4 v0x14b81b280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14b81b6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b81b050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b81b120_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x14b81b6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14b81b6f0_0, 0;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x14b81b4b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14b81b420_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14b81b050_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x14b81b6f0_0, 0;
T_8.7 ;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x14b81b4b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b81b050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14b81b420_0, 0;
    %load/vec4 v0x14b81b5d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14b81b540_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14b81b120_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x14b81b6f0_0, 0;
T_8.11 ;
T_8.9 ;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x14b81b5d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b81b120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14b81b540_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14b81b6f0_0, 0;
T_8.13 ;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14b807180;
T_9 ;
    %vpi_call 2 45 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14b807180 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x14b807180;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b81bb60_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x14b81bb60_0;
    %inv;
    %store/vec4 v0x14b81bb60_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x14b81bb60_0;
    %inv;
    %store/vec4 v0x14b81bb60_0, 0, 1;
    %delay 100000000, 0;
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x14b807180;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b81b930_0, 0, 1;
T_11.0 ;
    %delay 10000, 0;
    %load/vec4 v0x14b81b930_0;
    %inv;
    %store/vec4 v0x14b81b930_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "././top.v";
    "./../clock_div.v";
    "./../spi_control.v";
    "./../spi_base.v";
