<profile>

<section name = "Vivado HLS Report for 'rgb2gry'" level="0">
<item name = "Date">Fri May 24 15:46:26 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">hls_video_block</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 5.246, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">921602, 921602, 921602, 921602, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">921600, 921600, 2, 1, 1, 921600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 87, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 28, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next_fu_82_p2">+, 0, 0, 27, 20, 1</column>
<column name="output_mat_data_V_din">+, 0, 0, 15, 7, 7</column>
<column name="tmp_6_fu_130_p2">+, 0, 0, 15, 6, 6</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten_fu_76_p2">icmp, 0, 0, 20, 20, 18</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="indvar_flatten_reg_65">9, 2, 20, 40</column>
<column name="input_mat_data_V_blk_n">9, 2, 1, 2</column>
<column name="output_mat_data_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_147">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_65">20, 0, 20, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, rgb2gry, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, rgb2gry, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, rgb2gry, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, rgb2gry, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, rgb2gry, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, rgb2gry, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, rgb2gry, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, rgb2gry, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, rgb2gry, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, rgb2gry, return value</column>
<column name="input_mat_data_V_dout">in, 24, ap_fifo, input_mat_data_V, pointer</column>
<column name="input_mat_data_V_empty_n">in, 1, ap_fifo, input_mat_data_V, pointer</column>
<column name="input_mat_data_V_read">out, 1, ap_fifo, input_mat_data_V, pointer</column>
<column name="output_mat_data_V_din">out, 7, ap_fifo, output_mat_data_V, pointer</column>
<column name="output_mat_data_V_full_n">in, 1, ap_fifo, output_mat_data_V, pointer</column>
<column name="output_mat_data_V_write">out, 1, ap_fifo, output_mat_data_V, pointer</column>
</table>
</item>
</section>
</profile>
