# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CT_AXI_PERIPH.srcs/sources_1/ip/t_counter_0/sim/t_counter_0.vhd" \
"../../../../CT_AXI_PERIPH.srcs/sources_1/new/CT_CTRL.vhd" \
"../../../../CT_AXI_PERIPH.srcs/sim_1/new/CT_CTRL_TB.vhd" \

# Do not sort compile order
nosort
