// Seed: 3593540836
module module_0 (
    output uwire id_0,
    input  tri1  id_1,
    output tri0  id_2,
    output tri0  id_3,
    output tri1  id_4
);
  genvar id_6;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd8
) (
    input tri _id_0,
    input wor id_1,
    output tri0 id_2,
    input supply1 id_3
);
  assign id_2 = (id_1);
  wor [id_0  ?  -1 : id_0 : -1] id_5, id_6, id_7;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_2,
      id_2
  );
  assign id_6 = -1;
  logic id_8;
  ;
  parameter id_9 = -1;
  wire id_10;
endmodule
