
Register description
==========================

+--------------------------+-------------+
| Name                     | Description |
+--------------------------+-------------+
| `DMA_IntStatus`_         |             |
+--------------------------+-------------+
| `DMA_IntTCStatus`_       |             |
+--------------------------+-------------+
| `DMA_IntTCClear`_        |             |
+--------------------------+-------------+
| `DMA_IntErrorStatus`_    |             |
+--------------------------+-------------+
| `DMA_IntErrClr`_         |             |
+--------------------------+-------------+
| `DMA_RawIntTCStatus`_    |             |
+--------------------------+-------------+
| `DMA_RawIntErrorStatus`_ |             |
+--------------------------+-------------+
| `DMA_EnbldChns`_         |             |
+--------------------------+-------------+
| `DMA_SoftBReq`_          |             |
+--------------------------+-------------+
| `DMA_SoftSReq`_          |             |
+--------------------------+-------------+
| `DMA_SoftLBReq`_         |             |
+--------------------------+-------------+
| `DMA_SoftLSReq`_         |             |
+--------------------------+-------------+
| `DMA_Config`_            |             |
+--------------------------+-------------+
| `DMA_Sync`_              |             |
+--------------------------+-------------+
| `DMA_C0SrcAddr`_         |             |
+--------------------------+-------------+
| `DMA_C0DstAddr`_         |             |
+--------------------------+-------------+
| `DMA_C0LLI`_             |             |
+--------------------------+-------------+
| `DMA_C0Control`_         |             |
+--------------------------+-------------+
| `DMA_C0Config`_          |             |
+--------------------------+-------------+
| `DMA_C0RSVD`_            |             |
+--------------------------+-------------+
| `DMA_C1SrcAddr`_         |             |
+--------------------------+-------------+
| `DMA_C1DstAddr`_         |             |
+--------------------------+-------------+
| `DMA_C1LLI`_             |             |
+--------------------------+-------------+
| `DMA_C1Control`_         |             |
+--------------------------+-------------+
| `DMA_C1Config`_          |             |
+--------------------------+-------------+
| `DMA_C1RSVD`_            |             |
+--------------------------+-------------+
| `DMA_C2SrcAddr`_         |             |
+--------------------------+-------------+
| `DMA_C2DstAddr`_         |             |
+--------------------------+-------------+
| `DMA_C2LLI`_             |             |
+--------------------------+-------------+
| `DMA_C2Control`_         |             |
+--------------------------+-------------+
| `DMA_C2Config`_          |             |
+--------------------------+-------------+
| `DMA_C2RSVD`_            |             |
+--------------------------+-------------+
| `DMA_C3SrcAddr`_         |             |
+--------------------------+-------------+
| `DMA_C3DstAddr`_         |             |
+--------------------------+-------------+
| `DMA_C3LLI`_             |             |
+--------------------------+-------------+
| `DMA_C3Control`_         |             |
+--------------------------+-------------+
| `DMA_C3Config`_          |             |
+--------------------------+-------------+
| `DMA_C3RSVD`_            |             |
+--------------------------+-------------+

DMA_IntStatus
---------------
 
**Address：**  0x2000c000
 
.. figure:: ../../picture/dma_DMA_IntStatus.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                |
    +==========+==============================+========+=============+============================================+
    | 31:8     | RSVD                         |        |             |                                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 7:0      | IntStatus                    | r      | 0           | Status of the DMA interrupts after masking |
    +----------+------------------------------+--------+-------------+--------------------------------------------+

DMA_IntTCStatus
-----------------
 
**Address：**  0x2000c004
 
.. figure:: ../../picture/dma_DMA_IntTCStatus.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                             |
    +==========+==============================+========+=============+=========================================+
    | 31:8     | RSVD                         |        |             |                                         |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 7:0      | IntTCStatus                  | r      | 0           | Interrupt terminal count request status |
    +----------+------------------------------+--------+-------------+-----------------------------------------+

DMA_IntTCClear
----------------
 
**Address：**  0x2000c008
 
.. figure:: ../../picture/dma_DMA_IntTCClear.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                  |
    +==========+==============================+========+=============+==============================+
    | 31:8     | RSVD                         |        |             |                              |
    +----------+------------------------------+--------+-------------+------------------------------+
    | 7:0      | IntTCClear                   | w      | 0           | Terminal count request clear |
    +----------+------------------------------+--------+-------------+------------------------------+

DMA_IntErrorStatus
--------------------
 
**Address：**  0x2000c00c
 
.. figure:: ../../picture/dma_DMA_IntErrorStatus.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------------+
    | Bit      | Name                         |Type    | Reset       | Description            |
    +==========+==============================+========+=============+========================+
    | 31:8     | RSVD                         |        |             |                        |
    +----------+------------------------------+--------+-------------+------------------------+
    | 7:0      | IntErrorStatus               | r      | 0           | Interrupt error status |
    +----------+------------------------------+--------+-------------+------------------------+

DMA_IntErrClr
---------------
 
**Address：**  0x2000c010
 
.. figure:: ../../picture/dma_DMA_IntErrClr.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------+
    | Bit      | Name                         |Type    | Reset       | Description           |
    +==========+==============================+========+=============+=======================+
    | 31:8     | RSVD                         |        |             |                       |
    +----------+------------------------------+--------+-------------+-----------------------+
    | 7:0      | IntErrClr                    | w      | 0           | Interrupt error clear |
    +----------+------------------------------+--------+-------------+-----------------------+

DMA_RawIntTCStatus
--------------------
 
**Address：**  0x2000c014
 
.. figure:: ../../picture/dma_DMA_RawIntTCStatus.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                             |
    +==========+==============================+========+=============+=========================================================+
    | 31:8     | RSVD                         |        |             |                                                         |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------+
    | 7:0      | RawIntTCStatus               | r      | 0           | Status of the terminal count interrupt prior to masking |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------+

DMA_RawIntErrorStatus
-----------------------
 
**Address：**  0x2000c018
 
.. figure:: ../../picture/dma_DMA_RawIntErrorStatus.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                    |
    +==========+==============================+========+=============+================================================+
    | 31:8     | RSVD                         |        |             |                                                |
    +----------+------------------------------+--------+-------------+------------------------------------------------+
    | 7:0      | RawIntErrorStatus            | r      | 0           | Status of the error interrupt prior to masking |
    +----------+------------------------------+--------+-------------+------------------------------------------------+

DMA_EnbldChns
---------------
 
**Address：**  0x2000c01c
 
.. figure:: ../../picture/dma_DMA_EnbldChns.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------+
    | Bit      | Name                         |Type    | Reset       | Description           |
    +==========+==============================+========+=============+=======================+
    | 31:8     | RSVD                         |        |             |                       |
    +----------+------------------------------+--------+-------------+-----------------------+
    | 7:0      | EnabledChannels              | r      | 0           | Channel enable status |
    +----------+------------------------------+--------+-------------+-----------------------+

DMA_SoftBReq
--------------
 
**Address：**  0x2000c020
 
.. figure:: ../../picture/dma_DMA_SoftBReq.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------------+
    | Bit      | Name                         |Type    | Reset       | Description            |
    +==========+==============================+========+=============+========================+
    | 31:0     | SoftBReq                     | r/w    | 0           | Software burst request |
    +----------+------------------------------+--------+-------------+------------------------+

DMA_SoftSReq
--------------
 
**Address：**  0x2000c024
 
.. figure:: ../../picture/dma_DMA_SoftSReq.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------------+
    | Bit      | Name                         |Type    | Reset       | Description             |
    +==========+==============================+========+=============+=========================+
    | 31:0     | SoftSReq                     | r/w    | 0           | Software single request |
    +----------+------------------------------+--------+-------------+-------------------------+

DMA_SoftLBReq
---------------
 
**Address：**  0x2000c028
 
.. figure:: ../../picture/dma_DMA_SoftLBReq.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                 |
    +==========+==============================+========+=============+=============================+
    | 31:0     | SoftLBReq                    | r/w    | 0           | Software last burst request |
    +----------+------------------------------+--------+-------------+-----------------------------+

DMA_SoftLSReq
---------------
 
**Address：**  0x2000c02c
 
.. figure:: ../../picture/dma_DMA_SoftLSReq.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                  |
    +==========+==============================+========+=============+==============================+
    | 31:0     | SoftLSReq                    | r/w    | 0           | Software last single request |
    +----------+------------------------------+--------+-------------+------------------------------+

DMA_Config
------------
 
**Address：**  0x2000c030
 
.. figure:: ../../picture/dma_DMA_Config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                            |
    +==========+==============================+========+=============+========================================================================+
    | 31:2     | RSVD                         |        |             |                                                                        |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------+
    | 1        | M                            | r/w    | 0           | AHB Master endianness configuration: 0 = little-endian, 1 = big-endian |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------+
    | 0        | E                            | r/w    | 0           | SMDMA Enable.                                                          |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------+

DMA_Sync
----------
 
**Address：**  0x2000c034
 
.. figure:: ../../picture/dma_DMA_Sync.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                                |
    +==========+==============================+========+=============+============================================================================+
    | 31:0     | DMA_Sync                     | r/w    | 0           | DMA synchronization logic for DMA request signals: 0 = enable, 1 = disable |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------+

DMA_C0SrcAddr
---------------
 
**Address：**  0x2000c100
 
.. figure:: ../../picture/dma_DMA_C0SrcAddr.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------+
    | Bit      | Name                         |Type    | Reset       | Description        |
    +==========+==============================+========+=============+====================+
    | 31:0     | SrcAddr                      | r/w    | 0           | DMA source address |
    +----------+------------------------------+--------+-------------+--------------------+

DMA_C0DstAddr
---------------
 
**Address：**  0x2000c104
 
.. figure:: ../../picture/dma_DMA_C0DstAddr.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------------+
    | Bit      | Name                         |Type    | Reset       | Description             |
    +==========+==============================+========+=============+=========================+
    | 31:0     | DstAddr                      | r/w    | 0           | DMA Destination address |
    +----------+------------------------------+--------+-------------+-------------------------+

DMA_C0LLI
-----------
 
**Address：**  0x2000c108
 
.. figure:: ../../picture/dma_DMA_C0LLI.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                   |
    +==========+==============================+========+=============+===============================================+
    | 31:0     | LLI                          | r/w    | 0           | First linked list item. Bits [1:0] must be 0. |
    +----------+------------------------------+--------+-------------+-----------------------------------------------+

DMA_C0Control
---------------
 
**Address：**  0x2000c10c
 
.. figure:: ../../picture/dma_DMA_C0Control.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                                                                                   |
    +==========+==============================+========+=============+===============================================================================================================================+
    | 31       | I                            | r/w    | 0           | Terminal count interrupt enable bit. It controls whether the current LLI is expected to trigger the terminal count interrupt. |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 30:28    | Prot                         | r/w    | 0           | No use for currently                                                                                                          |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 27       | DI                           | r/w    | 1           | Destination increment. When set, the Destination address is incremented after each transfer.                                  |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 26       | SI                           | r/w    | 1           | Source increment. When set, the source address is incremented after each transfer.                                            |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 25:23    | fix_cnt                      | r/w    | 3'd0        | Only effect when dst_min_mode = 1                                                                                             |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | Destination transfer cnt = (total src byte cnt - (fix_cnt<<DWidth))<<DWidth                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 22:21    | DWidth                       | r/w    | 2'b10       | Destination transfer width:                                                                                                   |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b00 : byte                                                                                                                  |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b01 : half-word                                                                                                             |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b10 : word                                                                                                                  |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b11 : double-word                                                                                                           |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 20       | RSVD                         |        |             |                                                                                                                               |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 19:18    | SWidth                       | r/w    | 2'b10       | Source transfer width                                                                                                         |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b00 : byte                                                                                                                  |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b01 : half-word                                                                                                             |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b10 : word                                                                                                                  |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b11 : double-word                                                                                                           |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 17       | dst_add_mode                 | r/w    | 1'b0        | Add mode : issue remain destination traffic                                                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 16:15    | DBSize                       | r/w    | 2'b01       | Destination burst size                                                                                                        |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b00 : INCR1                                                                                                                 |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b01 : INCR4                                                                                                                 |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b10 : INCR8                                                                                                                 |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b11 : INCR16                                                                                                                |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | Note : SBSize*Swidth should <= CH FIFO Size                                                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 14       | dst_min_mode                 | r/w    | 1'b0        | Minus mode : Not issue all destination traffic                                                                                |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 13:12    | SBSize                       | r/w    | 2'b01       | Source burst size:                                                                                                            |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b00 : INCR1                                                                                                                 |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b01 : INCR4                                                                                                                 |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b10 : INCR8                                                                                                                 |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b11 : INCR16                                                                                                                |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | Note : SBSize*Swidth should <= CH FIFO Size                                                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 11:0     | TransferSize                 | r/w    | 0           | Transfer size: 0~4095. Number of data transfers left to complete when the SMDMA is the flow controller.                       |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+

DMA_C0Config
--------------
 
**Address：**  0x2000c110
 
.. figure:: ../../picture/dma_DMA_C0Config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                                                                                                                                                                                                                                                                                                                                     |
    +==========+==============================+========+=============+=================================================================================================================================================================================================================================================================================================================================================================================+
    | 31:30    | RSVD                         |        |             |                                                                                                                                                                                                                                                                                                                                                                                 |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 29:20    | LLICounter                   | r      | 0           | LLI counter. Increased 1 each LLI run. Cleared 0 when config Control.                                                                                                                                                                                                                                                                                                           |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 19       | RSVD                         |        |             |                                                                                                                                                                                                                                                                                                                                                                                 |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 18       | H                            | r/w    | 0           | Halt: 0 = enable DMA requests, 1 = ignore subsequent source DMA requests.                                                                                                                                                                                                                                                                                                       |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 17       | A                            | r      | 0           | Active: 0 = no data in FIFO of the channel, 1 = FIFO of the channel has data.                                                                                                                                                                                                                                                                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 16       | L                            | r/w    | 0           | Lock.                                                                                                                                                                                                                                                                                                                                                                           |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 15       | ITC                          | r/w    | 0           | Terminal count interrupt mask.                                                                                                                                                                                                                                                                                                                                                  |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 14       | IE                           | r/w    | 0           | Interrupt error mask.                                                                                                                                                                                                                                                                                                                                                           |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 13:11    | FlowCntrl                    | r/w    | 0           | 000: Memory-to-memory (DMA)                                                                                                                                                                                                                                                                                                                                                     |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                 +
    |          |                              |        |             | 001: Memory-to-peripheral (DMA)                                                                                                                                                                                                                                                                                                                                                 |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                 +
    |          |                              |        |             | 010: Peripheral-to-memory (DMA)                                                                                                                                                                                                                                                                                                                                                 |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                 +
    |          |                              |        |             | 011: Source peripheral-to-Destination peripheral (DMA)                                                                                                                                                                                                                                                                                                                          |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                 +
    |          |                              |        |             | 100: Source peripheral-to-Destination peripheral (Destination peripheral)                                                                                                                                                                                                                                                                                                       |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                 +
    |          |                              |        |             | 101: Memory-to-peripheral (peripheral)                                                                                                                                                                                                                                                                                                                                          |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                 +
    |          |                              |        |             | 110: Peripheral-to-memory (peripheral)                                                                                                                                                                                                                                                                                                                                          |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                 +
    |          |                              |        |             | 111: Source peripheral-to-Destination peripheral (Source peripheral)                                                                                                                                                                                                                                                                                                            |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 10:6     | DstPeripheral                | r/w    | 0           | Destination peripheral.                                                                                                                                                                                                                                                                                                                                                         |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 5:1      | SrcPeripheral                | r/w    | 0           | Source peripheral.                                                                                                                                                                                                                                                                                                                                                              |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 0        | E                            | r/w    | 0           | Channel enable.                                                                                                                                                                                                                                                                                                                                                                 |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

DMA_C0RSVD
------------
 
**Address：**  0x2000c11c
 
.. figure:: ../../picture/dma_DMA_C0RSVD.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                          |
    +==========+==============================+========+=============+======================================+
    | 31:5     | RSVD                         |        |             |                                      |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 4        | SrcRemnSgle                  | r/w    | 0           | Source remain single issue mode      |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 3        | DstRemnSgle                  | r/w    | 0           | Destination remain single issue mode |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 2:0      | RSVD                         |        |             |                                      |
    +----------+------------------------------+--------+-------------+--------------------------------------+

DMA_C1SrcAddr
---------------
 
**Address：**  0x2000c200
 
.. figure:: ../../picture/dma_DMA_C1SrcAddr.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------+
    | Bit      | Name                         |Type    | Reset       | Description|
    +==========+==============================+========+=============+============+
    | 31:0     | SrcAddr                      | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+

DMA_C1DstAddr
---------------
 
**Address：**  0x2000c204
 
.. figure:: ../../picture/dma_DMA_C1DstAddr.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------+
    | Bit      | Name                         |Type    | Reset       | Description|
    +==========+==============================+========+=============+============+
    | 31:0     | DstAddr                      | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+

DMA_C1LLI
-----------
 
**Address：**  0x2000c208
 
.. figure:: ../../picture/dma_DMA_C1LLI.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------+
    | Bit      | Name                         |Type    | Reset       | Description|
    +==========+==============================+========+=============+============+
    | 31:0     | LLI                          | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+

DMA_C1Control
---------------
 
**Address：**  0x2000c20c
 
.. figure:: ../../picture/dma_DMA_C1Control.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                                                                                   |
    +==========+==============================+========+=============+===============================================================================================================================+
    | 31       | I                            | r/w    | 0           | Terminal count interrupt enable bit. It controls whether the current LLI is expected to trigger the terminal count interrupt. |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 30:28    | Prot                         | r/w    | 0           | No use for currently                                                                                                          |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 27       | DI                           | r/w    | 1           | Destination increment. When set, the Destination address is incremented after each transfer.                                  |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 26       | SI                           | r/w    | 1           | Source increment. When set, the source address is incremented after each transfer.                                            |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 25:23    | fix_cnt                      | r/w    | 3'd0        | Only effect when dst_min_mode = 1                                                                                             |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | Destination transfer cnt = (total src byte cnt - (fix_cnt<<DWidth))<<DWidth                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 22:21    | DWidth                       | r/w    | 2'b10       | Destination transfer width:                                                                                                   |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b00 : byte                                                                                                                  |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b01 : half-word                                                                                                             |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b10 : word                                                                                                                  |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b11 : double-word                                                                                                           |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 20       | RSVD                         |        |             |                                                                                                                               |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 19:18    | SWidth                       | r/w    | 2'b10       | Source transfer width                                                                                                         |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b00 : byte                                                                                                                  |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b01 : half-word                                                                                                             |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b10 : word                                                                                                                  |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b11 : double-word                                                                                                           |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 17       | dst_add_mode                 | r/w    | 1'b0        | Add mode : issue remain destination traffic                                                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 16:15    | DBSize                       | r/w    | 2'b01       | Destination burst size                                                                                                        |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b00 : INCR1                                                                                                                 |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b01 : INCR4                                                                                                                 |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b10 : INCR8                                                                                                                 |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b11 : INCR16                                                                                                                |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | Note : SBSize*Swidth should <= CH FIFO Size                                                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 14       | dst_min_mode                 | r/w    | 1'b0        | Minus mode : Not issue all destination traffic                                                                                |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 13:12    | SBSize                       | r/w    | 2'b01       | Source burst size:                                                                                                            |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b00 : INCR1                                                                                                                 |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b01 : INCR4                                                                                                                 |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b10 : INCR8                                                                                                                 |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b11 : INCR16                                                                                                                |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | Note : SBSize*Swidth should <= CH FIFO Size                                                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 11:0     | TransferSize                 | r/w    | 0           | Transfer size: 0~4095. Number of data transfers left to complete when the SMDMA is the flow controller.                       |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+

DMA_C1Config
--------------
 
**Address：**  0x2000c210
 
.. figure:: ../../picture/dma_DMA_C1Config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------+
    | Bit      | Name                         |Type    | Reset       | Description|
    +==========+==============================+========+=============+============+
    | 31:19    | RSVD                         |        |             |            |
    +----------+------------------------------+--------+-------------+------------+
    | 18       | H                            | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+
    | 17       | A                            | r      | 0           |            |
    +----------+------------------------------+--------+-------------+------------+
    | 16       | L                            | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+
    | 15       | ITC                          | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+
    | 14       | IE                           | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+
    | 13:11    | FlowCntrl                    | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+
    | 10:6     | DstPeripheral                | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+
    | 5:1      | SrcPeripheral                | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+
    | 0        | E                            | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+

DMA_C1RSVD
------------
 
**Address：**  0x2000c21c
 
.. figure:: ../../picture/dma_DMA_C1RSVD.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                          |
    +==========+==============================+========+=============+======================================+
    | 31:5     | RSVD                         |        |             |                                      |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 4        | SrcRemnSgle                  | r/w    | 0           | Source remain single issue mode      |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 3        | DstRemnSgle                  | r/w    | 0           | Destination remain single issue mode |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 2:0      | RSVD                         |        |             |                                      |
    +----------+------------------------------+--------+-------------+--------------------------------------+

DMA_C2SrcAddr
---------------
 
**Address：**  0x2000c300
 
.. figure:: ../../picture/dma_DMA_C2SrcAddr.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------+
    | Bit      | Name                         |Type    | Reset       | Description|
    +==========+==============================+========+=============+============+
    | 31:0     | SrcAddr                      | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+

DMA_C2DstAddr
---------------
 
**Address：**  0x2000c304
 
.. figure:: ../../picture/dma_DMA_C2DstAddr.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------+
    | Bit      | Name                         |Type    | Reset       | Description|
    +==========+==============================+========+=============+============+
    | 31:0     | DstAddr                      | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+

DMA_C2LLI
-----------
 
**Address：**  0x2000c308
 
.. figure:: ../../picture/dma_DMA_C2LLI.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------+
    | Bit      | Name                         |Type    | Reset       | Description|
    +==========+==============================+========+=============+============+
    | 31:0     | LLI                          | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+

DMA_C2Control
---------------
 
**Address：**  0x2000c30c
 
.. figure:: ../../picture/dma_DMA_C2Control.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                                                                                   |
    +==========+==============================+========+=============+===============================================================================================================================+
    | 31       | I                            | r/w    | 0           | Terminal count interrupt enable bit. It controls whether the current LLI is expected to trigger the terminal count interrupt. |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 30:28    | Prot                         | r/w    | 0           | No use for currently                                                                                                          |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 27       | DI                           | r/w    | 1           | Destination increment. When set, the Destination address is incremented after each transfer.                                  |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 26       | SI                           | r/w    | 1           | Source increment. When set, the source address is incremented after each transfer.                                            |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 25:23    | fix_cnt                      | r/w    | 3'd0        | Only effect when dst_min_mode = 1                                                                                             |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | Destination transfer cnt = (total src byte cnt - (fix_cnt<<DWidth))<<DWidth                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 22:21    | DWidth                       | r/w    | 2'b10       | Destination transfer width:                                                                                                   |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b00 : byte                                                                                                                  |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b01 : half-word                                                                                                             |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b10 : word                                                                                                                  |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b11 : double-word                                                                                                           |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 20       | RSVD                         |        |             |                                                                                                                               |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 19:18    | SWidth                       | r/w    | 2'b10       | Source transfer width                                                                                                         |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b00 : byte                                                                                                                  |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b01 : half-word                                                                                                             |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b10 : word                                                                                                                  |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b11 : double-word                                                                                                           |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 17       | dst_add_mode                 | r/w    | 1'b0        | Add mode : issue remain destination traffic                                                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 16:15    | DBSize                       | r/w    | 2'b01       | Destination burst size                                                                                                        |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b00 : INCR1                                                                                                                 |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b01 : INCR4                                                                                                                 |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b10 : INCR8                                                                                                                 |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b11 : INCR16                                                                                                                |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | Note : SBSize*Swidth should <= CH FIFO Size                                                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 14       | dst_min_mode                 | r/w    | 1'b0        | Minus mode : Not issue all destination traffic                                                                                |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 13:12    | SBSize                       | r/w    | 2'b01       | Source burst size:                                                                                                            |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b00 : INCR1                                                                                                                 |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b01 : INCR4                                                                                                                 |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b10 : INCR8                                                                                                                 |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b11 : INCR16                                                                                                                |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | Note : SBSize*Swidth should <= CH FIFO Size                                                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 11:0     | TransferSize                 | r/w    | 0           | Transfer size: 0~4095. Number of data transfers left to complete when the SMDMA is the flow controller.                       |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+

DMA_C2Config
--------------
 
**Address：**  0x2000c310
 
.. figure:: ../../picture/dma_DMA_C2Config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------+
    | Bit      | Name                         |Type    | Reset       | Description|
    +==========+==============================+========+=============+============+
    | 31:19    | RSVD                         |        |             |            |
    +----------+------------------------------+--------+-------------+------------+
    | 18       | H                            | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+
    | 17       | A                            | r      | 0           |            |
    +----------+------------------------------+--------+-------------+------------+
    | 16       | L                            | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+
    | 15       | ITC                          | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+
    | 14       | IE                           | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+
    | 13:11    | FlowCntrl                    | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+
    | 10:6     | DstPeripheral                | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+
    | 5:1      | SrcPeripheral                | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+
    | 0        | E                            | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+

DMA_C2RSVD
------------
 
**Address：**  0x2000c31c
 
.. figure:: ../../picture/dma_DMA_C2RSVD.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                          |
    +==========+==============================+========+=============+======================================+
    | 31:5     | RSVD                         |        |             |                                      |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 4        | SrcRemnSgle                  | r/w    | 0           | Source remain single issue mode      |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 3        | DstRemnSgle                  | r/w    | 0           | Destination remain single issue mode |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 2:0      | RSVD                         |        |             |                                      |
    +----------+------------------------------+--------+-------------+--------------------------------------+

DMA_C3SrcAddr
---------------
 
**Address：**  0x2000c400
 
.. figure:: ../../picture/dma_DMA_C3SrcAddr.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------+
    | Bit      | Name                         |Type    | Reset       | Description|
    +==========+==============================+========+=============+============+
    | 31:0     | SrcAddr                      | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+

DMA_C3DstAddr
---------------
 
**Address：**  0x2000c404
 
.. figure:: ../../picture/dma_DMA_C3DstAddr.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------+
    | Bit      | Name                         |Type    | Reset       | Description|
    +==========+==============================+========+=============+============+
    | 31:0     | DstAddr                      | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+

DMA_C3LLI
-----------
 
**Address：**  0x2000c408
 
.. figure:: ../../picture/dma_DMA_C3LLI.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------+
    | Bit      | Name                         |Type    | Reset       | Description|
    +==========+==============================+========+=============+============+
    | 31:0     | LLI                          | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+

DMA_C3Control
---------------
 
**Address：**  0x2000c40c
 
.. figure:: ../../picture/dma_DMA_C3Control.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                                                                                   |
    +==========+==============================+========+=============+===============================================================================================================================+
    | 31       | I                            | r/w    | 0           | Terminal count interrupt enable bit. It controls whether the current LLI is expected to trigger the terminal count interrupt. |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 30:28    | Prot                         | r/w    | 0           | No use for currently                                                                                                          |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 27       | DI                           | r/w    | 1           | Destination increment. When set, the Destination address is incremented after each transfer.                                  |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 26       | SI                           | r/w    | 1           | Source increment. When set, the source address is incremented after each transfer.                                            |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 25:23    | fix_cnt                      | r/w    | 3'd0        | Only effect when dst_min_mode = 1                                                                                             |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | Destination transfer cnt = (total src byte cnt - (fix_cnt<<DWidth))<<DWidth                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 22:21    | DWidth                       | r/w    | 2'b10       | Destination transfer width:                                                                                                   |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b00 : byte                                                                                                                  |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b01 : half-word                                                                                                             |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b10 : word                                                                                                                  |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b11 : double-word                                                                                                           |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 20       | RSVD                         |        |             |                                                                                                                               |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 19:18    | SWidth                       | r/w    | 2'b10       | Source transfer width                                                                                                         |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b00 : byte                                                                                                                  |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b01 : half-word                                                                                                             |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b10 : word                                                                                                                  |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b11 : double-word                                                                                                           |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 17       | dst_add_mode                 | r/w    | 1'b0        | Add mode : issue remain destination traffic                                                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 16:15    | DBSize                       | r/w    | 2'b01       | Destination burst size                                                                                                        |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b00 : INCR1                                                                                                                 |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b01 : INCR4                                                                                                                 |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b10 : INCR8                                                                                                                 |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b11 : INCR16                                                                                                                |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | Note : SBSize*Swidth should <= CH FIFO Size                                                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 14       | dst_min_mode                 | r/w    | 1'b0        | Minus mode : Not issue all destination traffic                                                                                |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 13:12    | SBSize                       | r/w    | 2'b01       | Source burst size:                                                                                                            |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b00 : INCR1                                                                                                                 |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b01 : INCR4                                                                                                                 |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b10 : INCR8                                                                                                                 |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | 2'b11 : INCR16                                                                                                                |
    +          +                              +        +             +                                                                                                                               +
    |          |                              |        |             | Note : SBSize*Swidth should <= CH FIFO Size                                                                                   |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
    | 11:0     | TransferSize                 | r/w    | 0           | Transfer size: 0~4095. Number of data transfers left to complete when the SMDMA is the flow controller.                       |
    +----------+------------------------------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+

DMA_C3Config
--------------
 
**Address：**  0x2000c410
 
.. figure:: ../../picture/dma_DMA_C3Config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------+
    | Bit      | Name                         |Type    | Reset       | Description|
    +==========+==============================+========+=============+============+
    | 31:19    | RSVD                         |        |             |            |
    +----------+------------------------------+--------+-------------+------------+
    | 18       | H                            | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+
    | 17       | A                            | r      | 0           |            |
    +----------+------------------------------+--------+-------------+------------+
    | 16       | L                            | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+
    | 15       | ITC                          | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+
    | 14       | IE                           | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+
    | 13:11    | FlowCntrl                    | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+
    | 10:6     | DstPeripheral                | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+
    | 5:1      | SrcPeripheral                | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+
    | 0        | E                            | r/w    | 0           |            |
    +----------+------------------------------+--------+-------------+------------+

DMA_C3RSVD
------------
 
**Address：**  0x2000c41c
 
.. figure:: ../../picture/dma_DMA_C3RSVD.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                          |
    +==========+==============================+========+=============+======================================+
    | 31:5     | RSVD                         |        |             |                                      |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 4        | SrcRemnSgle                  | r/w    | 0           | Source remain single issue mode      |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 3        | DstRemnSgle                  | r/w    | 0           | Destination remain single issue mode |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 2:0      | RSVD                         |        |             |                                      |
    +----------+------------------------------+--------+-------------+--------------------------------------+

