--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\XilinISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 160819 paths analyzed, 1750 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.952ns.
--------------------------------------------------------------------------------
Slack:                  5.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_number_input_q_2 (FF)
  Destination:          M_number_output_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.924ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.625 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_number_input_q_2 to M_number_output_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.430   M_number_input_q[3]
                                                       M_number_input_q_2
    SLICE_X8Y33.A2       net (fanout=12)       1.880   M_number_input_q[2]
    SLICE_X8Y33.A        Tilo                  0.254   N6
                                                       n00262
    SLICE_X6Y18.D1       net (fanout=3)        1.810   n00261
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X8Y42.D2       net (fanout=6)        2.551   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X8Y42.D        Tilo                  0.254   M_alu1_a[7]
                                                       Mmux_M_alu1_a81
    DSP48_X0Y9.B7        net (fanout=3)        1.136   M_alu1_a[7]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y38.A2       net (fanout=1)        1.455   n0027[6]
    SLICE_X7Y38.A        Tilo                  0.259   M_number_output_q_6_1
                                                       Mmux__n064353
    SLICE_X7Y39.BX       net (fanout=1)        0.652   _n0643[2]
    SLICE_X7Y39.CLK      Tdick                 0.114   M_number_output_q[5]
                                                       M_number_output_q_6
    -------------------------------------------------  ---------------------------
    Total                                     14.924ns (5.440ns logic, 9.484ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  5.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_number_input_q_2 (FF)
  Destination:          M_number_output_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.879ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.625 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_number_input_q_2 to M_number_output_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.430   M_number_input_q[3]
                                                       M_number_input_q_2
    SLICE_X8Y33.A2       net (fanout=12)       1.880   M_number_input_q[2]
    SLICE_X8Y33.A        Tilo                  0.254   N6
                                                       n00262
    SLICE_X6Y18.D1       net (fanout=3)        1.810   n00261
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X13Y37.D6      net (fanout=6)        2.426   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X13Y37.D       Tilo                  0.259   M_alu1_a[4]
                                                       Mmux_M_alu1_a52
    DSP48_X0Y9.B4        net (fanout=5)        1.211   M_alu1_a[4]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y38.A2       net (fanout=1)        1.455   n0027[6]
    SLICE_X7Y38.A        Tilo                  0.259   M_number_output_q_6_1
                                                       Mmux__n064353
    SLICE_X7Y39.BX       net (fanout=1)        0.652   _n0643[2]
    SLICE_X7Y39.CLK      Tdick                 0.114   M_number_output_q[5]
                                                       M_number_output_q_6
    -------------------------------------------------  ---------------------------
    Total                                     14.879ns (5.445ns logic, 9.434ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  5.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_number_input_q_1 (FF)
  Destination:          M_number_output_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.681ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.625 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_number_input_q_1 to M_number_output_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.CQ      Tcko                  0.430   M_number_input_q[1]
                                                       M_number_input_q_1
    SLICE_X8Y33.A4       net (fanout=12)       1.637   M_number_input_q[1]
    SLICE_X8Y33.A        Tilo                  0.254   N6
                                                       n00262
    SLICE_X6Y18.D1       net (fanout=3)        1.810   n00261
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X8Y42.D2       net (fanout=6)        2.551   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X8Y42.D        Tilo                  0.254   M_alu1_a[7]
                                                       Mmux_M_alu1_a81
    DSP48_X0Y9.B7        net (fanout=3)        1.136   M_alu1_a[7]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y38.A2       net (fanout=1)        1.455   n0027[6]
    SLICE_X7Y38.A        Tilo                  0.259   M_number_output_q_6_1
                                                       Mmux__n064353
    SLICE_X7Y39.BX       net (fanout=1)        0.652   _n0643[2]
    SLICE_X7Y39.CLK      Tdick                 0.114   M_number_output_q[5]
                                                       M_number_output_q_6
    -------------------------------------------------  ---------------------------
    Total                                     14.681ns (5.440ns logic, 9.241ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  5.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_number_input_q_1 (FF)
  Destination:          M_number_output_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.636ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.625 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_number_input_q_1 to M_number_output_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.CQ      Tcko                  0.430   M_number_input_q[1]
                                                       M_number_input_q_1
    SLICE_X8Y33.A4       net (fanout=12)       1.637   M_number_input_q[1]
    SLICE_X8Y33.A        Tilo                  0.254   N6
                                                       n00262
    SLICE_X6Y18.D1       net (fanout=3)        1.810   n00261
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X13Y37.D6      net (fanout=6)        2.426   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X13Y37.D       Tilo                  0.259   M_alu1_a[4]
                                                       Mmux_M_alu1_a52
    DSP48_X0Y9.B4        net (fanout=5)        1.211   M_alu1_a[4]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y38.A2       net (fanout=1)        1.455   n0027[6]
    SLICE_X7Y38.A        Tilo                  0.259   M_number_output_q_6_1
                                                       Mmux__n064353
    SLICE_X7Y39.BX       net (fanout=1)        0.652   _n0643[2]
    SLICE_X7Y39.CLK      Tdick                 0.114   M_number_output_q[5]
                                                       M_number_output_q_6
    -------------------------------------------------  ---------------------------
    Total                                     14.636ns (5.445ns logic, 9.191ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  5.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edge_detector_operator3/M_last_q (FF)
  Destination:          M_number_output_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.539ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.713 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edge_detector_operator3/M_last_q to M_number_output_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.CQ       Tcko                  0.476   M_last_q_5
                                                       edge_detector_operator3/M_last_q
    SLICE_X7Y33.D1       net (fanout=2)        1.715   M_last_q_5
    SLICE_X7Y33.D        Tilo                  0.259   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o[0]
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>1
    SLICE_X6Y18.D3       net (fanout=2)        1.539   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o[0]
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X8Y42.D2       net (fanout=6)        2.551   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X8Y42.D        Tilo                  0.254   M_alu1_a[7]
                                                       Mmux_M_alu1_a81
    DSP48_X0Y9.B7        net (fanout=3)        1.136   M_alu1_a[7]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y38.A2       net (fanout=1)        1.455   n0027[6]
    SLICE_X7Y38.A        Tilo                  0.259   M_number_output_q_6_1
                                                       Mmux__n064353
    SLICE_X7Y39.BX       net (fanout=1)        0.652   _n0643[2]
    SLICE_X7Y39.CLK      Tdick                 0.114   M_number_output_q[5]
                                                       M_number_output_q_6
    -------------------------------------------------  ---------------------------
    Total                                     14.539ns (5.491ns logic, 9.048ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  5.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edge_detector_operator3/M_last_q (FF)
  Destination:          M_number_output_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.494ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.713 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edge_detector_operator3/M_last_q to M_number_output_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.CQ       Tcko                  0.476   M_last_q_5
                                                       edge_detector_operator3/M_last_q
    SLICE_X7Y33.D1       net (fanout=2)        1.715   M_last_q_5
    SLICE_X7Y33.D        Tilo                  0.259   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o[0]
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>1
    SLICE_X6Y18.D3       net (fanout=2)        1.539   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o[0]
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X13Y37.D6      net (fanout=6)        2.426   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X13Y37.D       Tilo                  0.259   M_alu1_a[4]
                                                       Mmux_M_alu1_a52
    DSP48_X0Y9.B4        net (fanout=5)        1.211   M_alu1_a[4]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y38.A2       net (fanout=1)        1.455   n0027[6]
    SLICE_X7Y38.A        Tilo                  0.259   M_number_output_q_6_1
                                                       Mmux__n064353
    SLICE_X7Y39.BX       net (fanout=1)        0.652   _n0643[2]
    SLICE_X7Y39.CLK      Tdick                 0.114   M_number_output_q[5]
                                                       M_number_output_q_6
    -------------------------------------------------  ---------------------------
    Total                                     14.494ns (5.496ns logic, 8.998ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  5.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_number_input_q_0 (FF)
  Destination:          M_number_output_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.540ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.625 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_number_input_q_0 to M_number_output_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.AQ      Tcko                  0.430   M_number_input_q[1]
                                                       M_number_input_q_0
    SLICE_X8Y33.A3       net (fanout=12)       1.496   M_number_input_q[0]
    SLICE_X8Y33.A        Tilo                  0.254   N6
                                                       n00262
    SLICE_X6Y18.D1       net (fanout=3)        1.810   n00261
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X8Y42.D2       net (fanout=6)        2.551   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X8Y42.D        Tilo                  0.254   M_alu1_a[7]
                                                       Mmux_M_alu1_a81
    DSP48_X0Y9.B7        net (fanout=3)        1.136   M_alu1_a[7]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y38.A2       net (fanout=1)        1.455   n0027[6]
    SLICE_X7Y38.A        Tilo                  0.259   M_number_output_q_6_1
                                                       Mmux__n064353
    SLICE_X7Y39.BX       net (fanout=1)        0.652   _n0643[2]
    SLICE_X7Y39.CLK      Tdick                 0.114   M_number_output_q[5]
                                                       M_number_output_q_6
    -------------------------------------------------  ---------------------------
    Total                                     14.540ns (5.440ns logic, 9.100ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  5.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_number_input_q_0 (FF)
  Destination:          M_number_output_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.495ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.625 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_number_input_q_0 to M_number_output_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.AQ      Tcko                  0.430   M_number_input_q[1]
                                                       M_number_input_q_0
    SLICE_X8Y33.A3       net (fanout=12)       1.496   M_number_input_q[0]
    SLICE_X8Y33.A        Tilo                  0.254   N6
                                                       n00262
    SLICE_X6Y18.D1       net (fanout=3)        1.810   n00261
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X13Y37.D6      net (fanout=6)        2.426   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X13Y37.D       Tilo                  0.259   M_alu1_a[4]
                                                       Mmux_M_alu1_a52
    DSP48_X0Y9.B4        net (fanout=5)        1.211   M_alu1_a[4]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y38.A2       net (fanout=1)        1.455   n0027[6]
    SLICE_X7Y38.A        Tilo                  0.259   M_number_output_q_6_1
                                                       Mmux__n064353
    SLICE_X7Y39.BX       net (fanout=1)        0.652   _n0643[2]
    SLICE_X7Y39.CLK      Tdick                 0.114   M_number_output_q[5]
                                                       M_number_output_q_6
    -------------------------------------------------  ---------------------------
    Total                                     14.495ns (5.445ns logic, 9.050ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  5.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_operator1/M_ctr_q_10 (FF)
  Destination:          M_number_output_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.441ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.713 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_operator1/M_ctr_q_10 to M_number_output_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.CQ       Tcko                  0.525   button_cond_operator1/M_ctr_q[11]
                                                       button_cond_operator1/M_ctr_q_10
    SLICE_X11Y25.D1      net (fanout=2)        1.415   button_cond_operator1/M_ctr_q[10]
    SLICE_X11Y25.D       Tilo                  0.259   M_last_q_7
                                                       button_cond_operator1/out3
    SLICE_X11Y25.C1      net (fanout=2)        1.427   out2_7
    SLICE_X11Y25.C       Tilo                  0.259   M_last_q_7
                                                       button_cond_operator1/out4
    SLICE_X9Y36.A2       net (fanout=6)        1.874   M_button_cond_operator1_out
    SLICE_X9Y36.A        Tilo                  0.259   N8
                                                       Mmux_M_alu1_a111_SW0
    SLICE_X11Y36.B2      net (fanout=4)        0.955   N54
    SLICE_X11Y36.B       Tilo                  0.259   N86
                                                       Mmux_M_alu1_a31
    DSP48_X0Y9.B2        net (fanout=5)        0.835   M_alu1_a[2]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y38.A2       net (fanout=1)        1.455   n0027[6]
    SLICE_X7Y38.A        Tilo                  0.259   M_number_output_q_6_1
                                                       Mmux__n064353
    SLICE_X7Y39.BX       net (fanout=1)        0.652   _n0643[2]
    SLICE_X7Y39.CLK      Tdick                 0.114   M_number_output_q[5]
                                                       M_number_output_q_6
    -------------------------------------------------  ---------------------------
    Total                                     14.441ns (5.828ns logic, 8.613ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  5.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_number_input_q_2 (FF)
  Destination:          M_number_output_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.449ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.625 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_number_input_q_2 to M_number_output_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.430   M_number_input_q[3]
                                                       M_number_input_q_2
    SLICE_X6Y26.A3       net (fanout=12)       2.289   M_number_input_q[2]
    SLICE_X6Y26.A        Tilo                  0.235   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>1
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>2
    SLICE_X6Y18.D4       net (fanout=1)        0.945   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>1
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X8Y42.D2       net (fanout=6)        2.551   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X8Y42.D        Tilo                  0.254   M_alu1_a[7]
                                                       Mmux_M_alu1_a81
    DSP48_X0Y9.B7        net (fanout=3)        1.136   M_alu1_a[7]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y38.A2       net (fanout=1)        1.455   n0027[6]
    SLICE_X7Y38.A        Tilo                  0.259   M_number_output_q_6_1
                                                       Mmux__n064353
    SLICE_X7Y39.BX       net (fanout=1)        0.652   _n0643[2]
    SLICE_X7Y39.CLK      Tdick                 0.114   M_number_output_q[5]
                                                       M_number_output_q_6
    -------------------------------------------------  ---------------------------
    Total                                     14.449ns (5.421ns logic, 9.028ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  5.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_number_input_q_2 (FF)
  Destination:          M_number_output_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.404ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.625 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_number_input_q_2 to M_number_output_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.430   M_number_input_q[3]
                                                       M_number_input_q_2
    SLICE_X6Y26.A3       net (fanout=12)       2.289   M_number_input_q[2]
    SLICE_X6Y26.A        Tilo                  0.235   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>1
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>2
    SLICE_X6Y18.D4       net (fanout=1)        0.945   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>1
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X13Y37.D6      net (fanout=6)        2.426   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X13Y37.D       Tilo                  0.259   M_alu1_a[4]
                                                       Mmux_M_alu1_a52
    DSP48_X0Y9.B4        net (fanout=5)        1.211   M_alu1_a[4]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y38.A2       net (fanout=1)        1.455   n0027[6]
    SLICE_X7Y38.A        Tilo                  0.259   M_number_output_q_6_1
                                                       Mmux__n064353
    SLICE_X7Y39.BX       net (fanout=1)        0.652   _n0643[2]
    SLICE_X7Y39.CLK      Tdick                 0.114   M_number_output_q[5]
                                                       M_number_output_q_6
    -------------------------------------------------  ---------------------------
    Total                                     14.404ns (5.426ns logic, 8.978ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  5.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_number_input_q_2 (FF)
  Destination:          M_number_output_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.386ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.625 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_number_input_q_2 to M_number_output_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.430   M_number_input_q[3]
                                                       M_number_input_q_2
    SLICE_X8Y33.A2       net (fanout=12)       1.880   M_number_input_q[2]
    SLICE_X8Y33.A        Tilo                  0.254   N6
                                                       n00262
    SLICE_X6Y18.D1       net (fanout=3)        1.810   n00261
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X8Y42.D2       net (fanout=6)        2.551   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X8Y42.D        Tilo                  0.254   M_alu1_a[7]
                                                       Mmux_M_alu1_a81
    DSP48_X0Y9.B7        net (fanout=3)        1.136   M_alu1_a[7]
    DSP48_X0Y9.M4        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y39.A1       net (fanout=1)        1.569   n0027[4]
    SLICE_X7Y39.CLK      Tas                   0.373   M_number_output_q[5]
                                                       Mmux__n0643114
                                                       M_number_output_q_4
    -------------------------------------------------  ---------------------------
    Total                                     14.386ns (5.440ns logic, 8.946ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  5.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_operator2/M_ctr_q_15 (FF)
  Destination:          M_number_output_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.328ns (Levels of Logic = 6)
  Clock Path Skew:      -0.030ns (0.713 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_operator2/M_ctr_q_15 to M_number_output_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.DQ      Tcko                  0.476   button_cond_operator2/M_ctr_q[15]
                                                       button_cond_operator2/M_ctr_q_15
    SLICE_X11Y26.C2      net (fanout=2)        1.623   button_cond_operator2/M_ctr_q[15]
    SLICE_X11Y26.C       Tilo                  0.259   M_state_q_FSM_FFd2-In213
                                                       button_cond_operator2/out2
    SLICE_X11Y25.A2      net (fanout=3)        0.740   out1_6
    SLICE_X11Y25.A       Tilo                  0.259   M_last_q_7
                                                       button_cond_operator2/out4
    SLICE_X8Y36.B3       net (fanout=6)        1.578   M_button_cond_operator2_out
    SLICE_X8Y36.B        Tilo                  0.254   M_alu1_a[6]
                                                       M_edge_detector_operator2_out[0]_GND_1_o_AND_129_o1
    SLICE_X13Y37.D2      net (fanout=12)       1.295   M_edge_detector_operator2_out[0]_GND_1_o_AND_129_o
    SLICE_X13Y37.D       Tilo                  0.259   M_alu1_a[4]
                                                       Mmux_M_alu1_a52
    DSP48_X0Y9.B4        net (fanout=5)        1.211   M_alu1_a[4]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y38.A2       net (fanout=1)        1.455   n0027[6]
    SLICE_X7Y38.A        Tilo                  0.259   M_number_output_q_6_1
                                                       Mmux__n064353
    SLICE_X7Y39.BX       net (fanout=1)        0.652   _n0643[2]
    SLICE_X7Y39.CLK      Tdick                 0.114   M_number_output_q[5]
                                                       M_number_output_q_6
    -------------------------------------------------  ---------------------------
    Total                                     14.328ns (5.774ns logic, 8.554ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  5.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_number_input_q_2 (FF)
  Destination:          M_number_output_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.341ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.625 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_number_input_q_2 to M_number_output_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.430   M_number_input_q[3]
                                                       M_number_input_q_2
    SLICE_X8Y33.A2       net (fanout=12)       1.880   M_number_input_q[2]
    SLICE_X8Y33.A        Tilo                  0.254   N6
                                                       n00262
    SLICE_X6Y18.D1       net (fanout=3)        1.810   n00261
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X13Y37.D6      net (fanout=6)        2.426   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X13Y37.D       Tilo                  0.259   M_alu1_a[4]
                                                       Mmux_M_alu1_a52
    DSP48_X0Y9.B4        net (fanout=5)        1.211   M_alu1_a[4]
    DSP48_X0Y9.M4        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y39.A1       net (fanout=1)        1.569   n0027[4]
    SLICE_X7Y39.CLK      Tas                   0.373   M_number_output_q[5]
                                                       Mmux__n0643114
                                                       M_number_output_q_4
    -------------------------------------------------  ---------------------------
    Total                                     14.341ns (5.445ns logic, 8.896ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  5.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_number_output_q_1 (FF)
  Destination:          M_number_output_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.318ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.184 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_number_output_q_1 to M_number_output_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.CQ       Tcko                  0.430   M_number_output_q[1]
                                                       M_number_output_q_1
    SLICE_X8Y33.A1       net (fanout=19)       1.274   M_number_output_q[1]
    SLICE_X8Y33.A        Tilo                  0.254   N6
                                                       n00262
    SLICE_X6Y18.D1       net (fanout=3)        1.810   n00261
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X8Y42.D2       net (fanout=6)        2.551   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X8Y42.D        Tilo                  0.254   M_alu1_a[7]
                                                       Mmux_M_alu1_a81
    DSP48_X0Y9.B7        net (fanout=3)        1.136   M_alu1_a[7]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y38.A2       net (fanout=1)        1.455   n0027[6]
    SLICE_X7Y38.A        Tilo                  0.259   M_number_output_q_6_1
                                                       Mmux__n064353
    SLICE_X7Y39.BX       net (fanout=1)        0.652   _n0643[2]
    SLICE_X7Y39.CLK      Tdick                 0.114   M_number_output_q[5]
                                                       M_number_output_q_6
    -------------------------------------------------  ---------------------------
    Total                                     14.318ns (5.440ns logic, 8.878ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  5.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_number_output_q_1 (FF)
  Destination:          M_number_output_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.273ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.184 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_number_output_q_1 to M_number_output_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.CQ       Tcko                  0.430   M_number_output_q[1]
                                                       M_number_output_q_1
    SLICE_X8Y33.A1       net (fanout=19)       1.274   M_number_output_q[1]
    SLICE_X8Y33.A        Tilo                  0.254   N6
                                                       n00262
    SLICE_X6Y18.D1       net (fanout=3)        1.810   n00261
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X13Y37.D6      net (fanout=6)        2.426   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X13Y37.D       Tilo                  0.259   M_alu1_a[4]
                                                       Mmux_M_alu1_a52
    DSP48_X0Y9.B4        net (fanout=5)        1.211   M_alu1_a[4]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y38.A2       net (fanout=1)        1.455   n0027[6]
    SLICE_X7Y38.A        Tilo                  0.259   M_number_output_q_6_1
                                                       Mmux__n064353
    SLICE_X7Y39.BX       net (fanout=1)        0.652   _n0643[2]
    SLICE_X7Y39.CLK      Tdick                 0.114   M_number_output_q[5]
                                                       M_number_output_q_6
    -------------------------------------------------  ---------------------------
    Total                                     14.273ns (5.445ns logic, 8.828ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  5.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_number_input_q_2 (FF)
  Destination:          M_number_output_q_6_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.272ns (Levels of Logic = 5)
  Clock Path Skew:      0.009ns (0.627 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_number_input_q_2 to M_number_output_q_6_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.430   M_number_input_q[3]
                                                       M_number_input_q_2
    SLICE_X8Y33.A2       net (fanout=12)       1.880   M_number_input_q[2]
    SLICE_X8Y33.A        Tilo                  0.254   N6
                                                       n00262
    SLICE_X6Y18.D1       net (fanout=3)        1.810   n00261
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X8Y42.D2       net (fanout=6)        2.551   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X8Y42.D        Tilo                  0.254   M_alu1_a[7]
                                                       Mmux_M_alu1_a81
    DSP48_X0Y9.B7        net (fanout=3)        1.136   M_alu1_a[7]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y38.A2       net (fanout=1)        1.455   n0027[6]
    SLICE_X7Y38.CLK      Tas                   0.373   M_number_output_q_6_1
                                                       Mmux__n064353
                                                       M_number_output_q_6_1
    -------------------------------------------------  ---------------------------
    Total                                     14.272ns (5.440ns logic, 8.832ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  5.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_number_input_q_1 (FF)
  Destination:          M_number_output_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.261ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.625 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_number_input_q_1 to M_number_output_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.CQ      Tcko                  0.430   M_number_input_q[1]
                                                       M_number_input_q_1
    SLICE_X6Y26.A5       net (fanout=12)       2.101   M_number_input_q[1]
    SLICE_X6Y26.A        Tilo                  0.235   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>1
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>2
    SLICE_X6Y18.D4       net (fanout=1)        0.945   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>1
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X8Y42.D2       net (fanout=6)        2.551   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X8Y42.D        Tilo                  0.254   M_alu1_a[7]
                                                       Mmux_M_alu1_a81
    DSP48_X0Y9.B7        net (fanout=3)        1.136   M_alu1_a[7]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y38.A2       net (fanout=1)        1.455   n0027[6]
    SLICE_X7Y38.A        Tilo                  0.259   M_number_output_q_6_1
                                                       Mmux__n064353
    SLICE_X7Y39.BX       net (fanout=1)        0.652   _n0643[2]
    SLICE_X7Y39.CLK      Tdick                 0.114   M_number_output_q[5]
                                                       M_number_output_q_6
    -------------------------------------------------  ---------------------------
    Total                                     14.261ns (5.421ns logic, 8.840ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  5.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_number_input_q_2 (FF)
  Destination:          M_number_output_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.256ns (Levels of Logic = 5)
  Clock Path Skew:      0.011ns (0.629 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_number_input_q_2 to M_number_output_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.430   M_number_input_q[3]
                                                       M_number_input_q_2
    SLICE_X8Y33.A2       net (fanout=12)       1.880   M_number_input_q[2]
    SLICE_X8Y33.A        Tilo                  0.254   N6
                                                       n00262
    SLICE_X6Y18.D1       net (fanout=3)        1.810   n00261
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X8Y42.D2       net (fanout=6)        2.551   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X8Y42.D        Tilo                  0.254   M_alu1_a[7]
                                                       Mmux_M_alu1_a81
    DSP48_X0Y9.B7        net (fanout=3)        1.136   M_alu1_a[7]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y37.A2       net (fanout=1)        1.439   n0027[0]
    SLICE_X7Y37.CLK      Tas                   0.373   M_number_output_q[1]
                                                       Mmux__n0643233
                                                       M_number_output_q_0
    -------------------------------------------------  ---------------------------
    Total                                     14.256ns (5.440ns logic, 8.816ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  5.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_number_input_q_2 (FF)
  Destination:          M_number_output_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.247ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.625 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_number_input_q_2 to M_number_output_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.430   M_number_input_q[3]
                                                       M_number_input_q_2
    SLICE_X8Y33.A2       net (fanout=12)       1.880   M_number_input_q[2]
    SLICE_X8Y33.A        Tilo                  0.254   N6
                                                       n00262
    SLICE_X6Y18.D1       net (fanout=3)        1.810   n00261
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X8Y42.D2       net (fanout=6)        2.551   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X8Y42.D        Tilo                  0.254   M_alu1_a[7]
                                                       Mmux_M_alu1_a81
    DSP48_X0Y9.B7        net (fanout=3)        1.136   M_alu1_a[7]
    DSP48_X0Y9.M3        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X6Y40.C1       net (fanout=1)        1.454   n0027[3]
    SLICE_X6Y40.CLK      Tas                   0.349   M_number_output_q[3]
                                                       Mmux__n0643143
                                                       M_number_output_q_3
    -------------------------------------------------  ---------------------------
    Total                                     14.247ns (5.416ns logic, 8.831ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  5.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_number_input_q_2 (FF)
  Destination:          M_number_output_q_6_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.227ns (Levels of Logic = 5)
  Clock Path Skew:      0.009ns (0.627 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_number_input_q_2 to M_number_output_q_6_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.430   M_number_input_q[3]
                                                       M_number_input_q_2
    SLICE_X8Y33.A2       net (fanout=12)       1.880   M_number_input_q[2]
    SLICE_X8Y33.A        Tilo                  0.254   N6
                                                       n00262
    SLICE_X6Y18.D1       net (fanout=3)        1.810   n00261
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X13Y37.D6      net (fanout=6)        2.426   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X13Y37.D       Tilo                  0.259   M_alu1_a[4]
                                                       Mmux_M_alu1_a52
    DSP48_X0Y9.B4        net (fanout=5)        1.211   M_alu1_a[4]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y38.A2       net (fanout=1)        1.455   n0027[6]
    SLICE_X7Y38.CLK      Tas                   0.373   M_number_output_q_6_1
                                                       Mmux__n064353
                                                       M_number_output_q_6_1
    -------------------------------------------------  ---------------------------
    Total                                     14.227ns (5.445ns logic, 8.782ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  5.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_number_input_q_1 (FF)
  Destination:          M_number_output_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.216ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.625 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_number_input_q_1 to M_number_output_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.CQ      Tcko                  0.430   M_number_input_q[1]
                                                       M_number_input_q_1
    SLICE_X6Y26.A5       net (fanout=12)       2.101   M_number_input_q[1]
    SLICE_X6Y26.A        Tilo                  0.235   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>1
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>2
    SLICE_X6Y18.D4       net (fanout=1)        0.945   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>1
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X13Y37.D6      net (fanout=6)        2.426   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X13Y37.D       Tilo                  0.259   M_alu1_a[4]
                                                       Mmux_M_alu1_a52
    DSP48_X0Y9.B4        net (fanout=5)        1.211   M_alu1_a[4]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y38.A2       net (fanout=1)        1.455   n0027[6]
    SLICE_X7Y38.A        Tilo                  0.259   M_number_output_q_6_1
                                                       Mmux__n064353
    SLICE_X7Y39.BX       net (fanout=1)        0.652   _n0643[2]
    SLICE_X7Y39.CLK      Tdick                 0.114   M_number_output_q[5]
                                                       M_number_output_q_6
    -------------------------------------------------  ---------------------------
    Total                                     14.216ns (5.426ns logic, 8.790ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  5.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_number_input_q_2 (FF)
  Destination:          M_number_output_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.211ns (Levels of Logic = 5)
  Clock Path Skew:      0.011ns (0.629 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_number_input_q_2 to M_number_output_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.430   M_number_input_q[3]
                                                       M_number_input_q_2
    SLICE_X8Y33.A2       net (fanout=12)       1.880   M_number_input_q[2]
    SLICE_X8Y33.A        Tilo                  0.254   N6
                                                       n00262
    SLICE_X6Y18.D1       net (fanout=3)        1.810   n00261
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X13Y37.D6      net (fanout=6)        2.426   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X13Y37.D       Tilo                  0.259   M_alu1_a[4]
                                                       Mmux_M_alu1_a52
    DSP48_X0Y9.B4        net (fanout=5)        1.211   M_alu1_a[4]
    DSP48_X0Y9.M0        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y37.A2       net (fanout=1)        1.439   n0027[0]
    SLICE_X7Y37.CLK      Tas                   0.373   M_number_output_q[1]
                                                       Mmux__n0643233
                                                       M_number_output_q_0
    -------------------------------------------------  ---------------------------
    Total                                     14.211ns (5.445ns logic, 8.766ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  5.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_number_input_q_2 (FF)
  Destination:          M_number_output_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.202ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.625 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_number_input_q_2 to M_number_output_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.AQ      Tcko                  0.430   M_number_input_q[3]
                                                       M_number_input_q_2
    SLICE_X8Y33.A2       net (fanout=12)       1.880   M_number_input_q[2]
    SLICE_X8Y33.A        Tilo                  0.254   N6
                                                       n00262
    SLICE_X6Y18.D1       net (fanout=3)        1.810   n00261
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X13Y37.D6      net (fanout=6)        2.426   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X13Y37.D       Tilo                  0.259   M_alu1_a[4]
                                                       Mmux_M_alu1_a52
    DSP48_X0Y9.B4        net (fanout=5)        1.211   M_alu1_a[4]
    DSP48_X0Y9.M3        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X6Y40.C1       net (fanout=1)        1.454   n0027[3]
    SLICE_X6Y40.CLK      Tas                   0.349   M_number_output_q[3]
                                                       Mmux__n0643143
                                                       M_number_output_q_3
    -------------------------------------------------  ---------------------------
    Total                                     14.202ns (5.421ns logic, 8.781ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  5.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_number_input_q_0 (FF)
  Destination:          M_number_output_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.195ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.625 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_number_input_q_0 to M_number_output_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.AQ      Tcko                  0.430   M_number_input_q[1]
                                                       M_number_input_q_0
    SLICE_X6Y26.A6       net (fanout=12)       2.035   M_number_input_q[0]
    SLICE_X6Y26.A        Tilo                  0.235   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>1
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>2
    SLICE_X6Y18.D4       net (fanout=1)        0.945   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>1
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X8Y42.D2       net (fanout=6)        2.551   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X8Y42.D        Tilo                  0.254   M_alu1_a[7]
                                                       Mmux_M_alu1_a81
    DSP48_X0Y9.B7        net (fanout=3)        1.136   M_alu1_a[7]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y38.A2       net (fanout=1)        1.455   n0027[6]
    SLICE_X7Y38.A        Tilo                  0.259   M_number_output_q_6_1
                                                       Mmux__n064353
    SLICE_X7Y39.BX       net (fanout=1)        0.652   _n0643[2]
    SLICE_X7Y39.CLK      Tdick                 0.114   M_number_output_q[5]
                                                       M_number_output_q_6
    -------------------------------------------------  ---------------------------
    Total                                     14.195ns (5.421ns logic, 8.774ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  5.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_operator1/M_ctr_q_10 (FF)
  Destination:          M_number_output_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.152ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.713 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_operator1/M_ctr_q_10 to M_number_output_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.CQ       Tcko                  0.525   button_cond_operator1/M_ctr_q[11]
                                                       button_cond_operator1/M_ctr_q_10
    SLICE_X11Y25.D1      net (fanout=2)        1.415   button_cond_operator1/M_ctr_q[10]
    SLICE_X11Y25.D       Tilo                  0.259   M_last_q_7
                                                       button_cond_operator1/out3
    SLICE_X11Y25.C1      net (fanout=2)        1.427   out2_7
    SLICE_X11Y25.C       Tilo                  0.259   M_last_q_7
                                                       button_cond_operator1/out4
    SLICE_X9Y36.A2       net (fanout=6)        1.874   M_button_cond_operator1_out
    SLICE_X9Y36.A        Tilo                  0.259   N8
                                                       Mmux_M_alu1_a111_SW0
    SLICE_X8Y34.B2       net (fanout=4)        0.757   N54
    SLICE_X8Y34.B        Tilo                  0.254   Mmux_M_alu1_a111
                                                       Mmux_M_alu1_a21
    DSP48_X0Y9.B1        net (fanout=5)        0.749   M_alu1_a[1]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y38.A2       net (fanout=1)        1.455   n0027[6]
    SLICE_X7Y38.A        Tilo                  0.259   M_number_output_q_6_1
                                                       Mmux__n064353
    SLICE_X7Y39.BX       net (fanout=1)        0.652   _n0643[2]
    SLICE_X7Y39.CLK      Tdick                 0.114   M_number_output_q[5]
                                                       M_number_output_q_6
    -------------------------------------------------  ---------------------------
    Total                                     14.152ns (5.823ns logic, 8.329ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  5.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_operator1/M_ctr_q_11 (FF)
  Destination:          M_number_output_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.144ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.713 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_operator1/M_ctr_q_11 to M_number_output_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.DQ       Tcko                  0.525   button_cond_operator1/M_ctr_q[11]
                                                       button_cond_operator1/M_ctr_q_11
    SLICE_X11Y25.D5      net (fanout=2)        1.118   button_cond_operator1/M_ctr_q[11]
    SLICE_X11Y25.D       Tilo                  0.259   M_last_q_7
                                                       button_cond_operator1/out3
    SLICE_X11Y25.C1      net (fanout=2)        1.427   out2_7
    SLICE_X11Y25.C       Tilo                  0.259   M_last_q_7
                                                       button_cond_operator1/out4
    SLICE_X9Y36.A2       net (fanout=6)        1.874   M_button_cond_operator1_out
    SLICE_X9Y36.A        Tilo                  0.259   N8
                                                       Mmux_M_alu1_a111_SW0
    SLICE_X11Y36.B2      net (fanout=4)        0.955   N54
    SLICE_X11Y36.B       Tilo                  0.259   N86
                                                       Mmux_M_alu1_a31
    DSP48_X0Y9.B2        net (fanout=5)        0.835   M_alu1_a[2]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y38.A2       net (fanout=1)        1.455   n0027[6]
    SLICE_X7Y38.A        Tilo                  0.259   M_number_output_q_6_1
                                                       Mmux__n064353
    SLICE_X7Y39.BX       net (fanout=1)        0.652   _n0643[2]
    SLICE_X7Y39.CLK      Tdick                 0.114   M_number_output_q[5]
                                                       M_number_output_q_6
    -------------------------------------------------  ---------------------------
    Total                                     14.144ns (5.828ns logic, 8.316ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  5.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_number_input_q_0 (FF)
  Destination:          M_number_output_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.150ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.625 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_number_input_q_0 to M_number_output_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.AQ      Tcko                  0.430   M_number_input_q[1]
                                                       M_number_input_q_0
    SLICE_X6Y26.A6       net (fanout=12)       2.035   M_number_input_q[0]
    SLICE_X6Y26.A        Tilo                  0.235   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>1
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>2
    SLICE_X6Y18.D4       net (fanout=1)        0.945   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>1
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X13Y37.D6      net (fanout=6)        2.426   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X13Y37.D       Tilo                  0.259   M_alu1_a[4]
                                                       Mmux_M_alu1_a52
    DSP48_X0Y9.B4        net (fanout=5)        1.211   M_alu1_a[4]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y38.A2       net (fanout=1)        1.455   n0027[6]
    SLICE_X7Y38.A        Tilo                  0.259   M_number_output_q_6_1
                                                       Mmux__n064353
    SLICE_X7Y39.BX       net (fanout=1)        0.652   _n0643[2]
    SLICE_X7Y39.CLK      Tdick                 0.114   M_number_output_q[5]
                                                       M_number_output_q_6
    -------------------------------------------------  ---------------------------
    Total                                     14.150ns (5.426ns logic, 8.724ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  5.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_number_output_q_4 (FF)
  Destination:          M_number_output_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.143ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_number_output_q_4 to M_number_output_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   M_number_output_q[5]
                                                       M_number_output_q_4
    SLICE_X7Y33.D3       net (fanout=31)       1.365   M_number_output_q[4]
    SLICE_X7Y33.D        Tilo                  0.259   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o[0]
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>1
    SLICE_X6Y18.D3       net (fanout=2)        1.539   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o[0]
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X8Y42.D2       net (fanout=6)        2.551   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X8Y42.D        Tilo                  0.254   M_alu1_a[7]
                                                       Mmux_M_alu1_a81
    DSP48_X0Y9.B7        net (fanout=3)        1.136   M_alu1_a[7]
    DSP48_X0Y9.M6        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y38.A2       net (fanout=1)        1.455   n0027[6]
    SLICE_X7Y38.A        Tilo                  0.259   M_number_output_q_6_1
                                                       Mmux__n064353
    SLICE_X7Y39.BX       net (fanout=1)        0.652   _n0643[2]
    SLICE_X7Y39.CLK      Tdick                 0.114   M_number_output_q[5]
                                                       M_number_output_q_6
    -------------------------------------------------  ---------------------------
    Total                                     14.143ns (5.445ns logic, 8.698ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  5.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_number_input_q_1 (FF)
  Destination:          M_number_output_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.143ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.625 - 0.618)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_number_input_q_1 to M_number_output_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.CQ      Tcko                  0.430   M_number_input_q[1]
                                                       M_number_input_q_1
    SLICE_X8Y33.A4       net (fanout=12)       1.637   M_number_input_q[1]
    SLICE_X8Y33.A        Tilo                  0.254   N6
                                                       n00262
    SLICE_X6Y18.D1       net (fanout=3)        1.810   n00261
    SLICE_X6Y18.D        Tilo                  0.235   M_last_q_5
                                                       M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o<0>3
    SLICE_X8Y42.D2       net (fanout=6)        2.551   M_edge_detector_operator3_out[0]_M_number_output_q[7]_AND_127_o
    SLICE_X8Y42.D        Tilo                  0.254   M_alu1_a[7]
                                                       Mmux_M_alu1_a81
    DSP48_X0Y9.B7        net (fanout=3)        1.136   M_alu1_a[7]
    DSP48_X0Y9.M4        Tdspdo_B_M            3.894   alu1/adder1/Mmult_n0027
                                                       alu1/adder1/Mmult_n0027
    SLICE_X7Y39.A1       net (fanout=1)        1.569   n0027[4]
    SLICE_X7Y39.CLK      Tas                   0.373   M_number_output_q[5]
                                                       Mmux__n0643114
                                                       M_number_output_q_4
    -------------------------------------------------  ---------------------------
    Total                                     14.143ns (5.440ns logic, 8.703ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_operator4/M_sync_out/CLK
  Logical resource: button_cond_restart/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_operator4/M_sync_out/CLK
  Logical resource: button_cond_operator3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_operator4/M_sync_out/CLK
  Logical resource: button_cond_operator4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_number3/M_sync_out/CLK
  Logical resource: button_cond_number4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_number3/M_sync_out/CLK
  Logical resource: button_cond_number0/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_number3/M_sync_out/CLK
  Logical resource: button_cond_operator0/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_number3/M_sync_out/CLK
  Logical resource: button_cond_number1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_number3/M_sync_out/CLK
  Logical resource: button_cond_operator1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_number3/M_sync_out/CLK
  Logical resource: button_cond_number2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_number3/M_sync_out/CLK
  Logical resource: button_cond_operator2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_number3/M_sync_out/CLK
  Logical resource: button_cond_number3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_number4/M_ctr_q[3]/CLK
  Logical resource: button_cond_number4/M_ctr_q_0/CK
  Location pin: SLICE_X20Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_number4/M_ctr_q[3]/CLK
  Logical resource: button_cond_number4/M_ctr_q_1/CK
  Location pin: SLICE_X20Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_number4/M_ctr_q[3]/CLK
  Logical resource: button_cond_number4/M_ctr_q_2/CK
  Location pin: SLICE_X20Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_number4/M_ctr_q[3]/CLK
  Logical resource: button_cond_number4/M_ctr_q_3/CK
  Location pin: SLICE_X20Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_number4/M_ctr_q[7]/CLK
  Logical resource: button_cond_number4/M_ctr_q_4/CK
  Location pin: SLICE_X20Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_number4/M_ctr_q[7]/CLK
  Logical resource: button_cond_number4/M_ctr_q_5/CK
  Location pin: SLICE_X20Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_number4/M_ctr_q[7]/CLK
  Logical resource: button_cond_number4/M_ctr_q_6/CK
  Location pin: SLICE_X20Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_number4/M_ctr_q[7]/CLK
  Logical resource: button_cond_number4/M_ctr_q_7/CK
  Location pin: SLICE_X20Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_number4/M_ctr_q[11]/CLK
  Logical resource: button_cond_number4/M_ctr_q_8/CK
  Location pin: SLICE_X20Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_number4/M_ctr_q[11]/CLK
  Logical resource: button_cond_number4/M_ctr_q_9/CK
  Location pin: SLICE_X20Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_number4/M_ctr_q[11]/CLK
  Logical resource: button_cond_number4/M_ctr_q_10/CK
  Location pin: SLICE_X20Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_number4/M_ctr_q[11]/CLK
  Logical resource: button_cond_number4/M_ctr_q_11/CK
  Location pin: SLICE_X20Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_number4/M_ctr_q[15]/CLK
  Logical resource: button_cond_number4/M_ctr_q_12/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_number4/M_ctr_q[15]/CLK
  Logical resource: button_cond_number4/M_ctr_q_13/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_number4/M_ctr_q[15]/CLK
  Logical resource: button_cond_number4/M_ctr_q_14/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_number4/M_ctr_q[15]/CLK
  Logical resource: button_cond_number4/M_ctr_q_15/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_number4/M_ctr_q[19]/CLK
  Logical resource: button_cond_number4/M_ctr_q_16/CK
  Location pin: SLICE_X20Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_number4/M_ctr_q[19]/CLK
  Logical resource: button_cond_number4/M_ctr_q_17/CK
  Location pin: SLICE_X20Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.952|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 160819 paths, 0 nets, and 2037 connections

Design statistics:
   Minimum period:  14.952ns{1}   (Maximum frequency:  66.881MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 10 00:20:09 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



