library IEEE;

--Code for not4.vhd

use ieee.std_logic_1164.all;

entity not_4 is
port(
not4_in1: in std_logic;
not4_in2: in std_logic;
not4_in3: in std_logic;
not4_in4: in std_logic;
not4_out1: out std_logic;
not4_out2: out std_logic;
not4_out3: out std_logic;
not4_out4: out std_logic);
end xor_4;

architecture df of not_4 is
begin
not4_out1 <= not not4_in1 ; 
not4_out2 <= not not4_in2 ; 
not4_out3 <= not not4_in3 ;
not4_out4 <= not not4_in4 ; 
end df;

