Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Kuldeep/Desktop/Lab 6/Lab6/counter32_tb_isim_beh.exe -prj C:/Users/Kuldeep/Desktop/Lab 6/Lab6/counter32_tb_beh.prj work.counter32_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Kuldeep/Desktop/Lab 6/Lab6/../../../Downloads/counter32.v" into library work
Analyzing Verilog file "C:/Users/Kuldeep/Desktop/Lab 6/Lab6/../../../Downloads/counter32_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "C:/Users/Kuldeep/Desktop/Lab 6/Lab6/../../../Downloads/counter32_tb.v" Line 42: Target <Q> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module counter32
Compiling module counter32_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/Kuldeep/Desktop/Lab 6/Lab6/counter32_tb_isim_beh.exe
Fuse Memory Usage: 27324 KB
Fuse CPU Usage: 577 ms
