{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765236948867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765236948868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  8 18:35:48 2025 " "Processing started: Mon Dec  8 18:35:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765236948868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765236948868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cronometro -c Cronometro " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cronometro -c Cronometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765236948868 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765236949161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765236949161 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cronometro.v 1 1 " "Using design file cronometro.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Cronometro " "Found entity 1: Cronometro" {  } { { "cronometro.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/cronometro.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765236957486 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765236957486 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cronometro " "Elaborating entity \"Cronometro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765236957488 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cronometro.v(162) " "Verilog HDL assignment warning at cronometro.v(162): truncated value with size 32 to match size of target (4)" {  } { { "cronometro.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/cronometro.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765236957491 "|Cronometro"}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_top.v 1 1 " "Using design file i2c_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_top " "Found entity 1: i2c_top" {  } { { "i2c_top.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/i2c_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765236957499 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765236957499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_top i2c_top:m0 " "Elaborating entity \"i2c_top\" for hierarchy \"i2c_top:m0\"" {  } { { "cronometro.v" "m0" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/cronometro.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765236957501 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_top.v(74) " "Verilog HDL assignment warning at i2c_top.v(74): truncated value with size 32 to match size of target (8)" {  } { { "i2c_top.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/i2c_top.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765236957502 "|Cronometro|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_top.v(110) " "Verilog HDL assignment warning at i2c_top.v(110): truncated value with size 32 to match size of target (1)" {  } { { "i2c_top.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/i2c_top.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765236957502 "|Cronometro|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_top.v(111) " "Verilog HDL assignment warning at i2c_top.v(111): truncated value with size 32 to match size of target (4)" {  } { { "i2c_top.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/i2c_top.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765236957502 "|Cronometro|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_top.v(139) " "Verilog HDL assignment warning at i2c_top.v(139): truncated value with size 32 to match size of target (4)" {  } { { "i2c_top.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/i2c_top.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765236957502 "|Cronometro|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_top.v(168) " "Verilog HDL assignment warning at i2c_top.v(168): truncated value with size 32 to match size of target (1)" {  } { { "i2c_top.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/i2c_top.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765236957502 "|Cronometro|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_top.v(169) " "Verilog HDL assignment warning at i2c_top.v(169): truncated value with size 32 to match size of target (1)" {  } { { "i2c_top.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/i2c_top.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765236957502 "|Cronometro|i2c_top:m0"}
{ "Warning" "WSGN_SEARCH_FILE" "led_mux.v 1 1 " "Using design file led_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LED_mux " "Found entity 1: LED_mux" {  } { { "led_mux.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/led_mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765236957511 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765236957511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_mux LED_mux:m1 " "Elaborating entity \"LED_mux\" for hierarchy \"LED_mux:m1\"" {  } { { "cronometro.v" "m1" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/cronometro.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765236957512 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "led_mux.v(50) " "Verilog HDL Case Statement warning at led_mux.v(50): incomplete case statement has no default case item" {  } { { "led_mux.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/led_mux.v" 50 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1765236957513 "|Cronometro|LED_mux:m1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "led_mux.v(63) " "Verilog HDL Case Statement warning at led_mux.v(63): incomplete case statement has no default case item" {  } { { "led_mux.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/led_mux.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1765236957513 "|Cronometro|LED_mux:m1"}
{ "Warning" "WSGN_SEARCH_FILE" "debounce_explicit.v 1 1 " "Using design file debounce_explicit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_explicit " "Found entity 1: debounce_explicit" {  } { { "debounce_explicit.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/debounce_explicit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765236957522 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765236957522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_explicit debounce_explicit:m2 " "Elaborating entity \"debounce_explicit\" for hierarchy \"debounce_explicit:m2\"" {  } { { "cronometro.v" "m2" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/cronometro.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765236957523 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 debounce_explicit.v(88) " "Verilog HDL assignment warning at debounce_explicit.v(88): truncated value with size 32 to match size of target (21)" {  } { { "debounce_explicit.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/debounce_explicit.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765236957523 "|Cronometro|debounce_explicit:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 debounce_explicit.v(89) " "Verilog HDL assignment warning at debounce_explicit.v(89): truncated value with size 32 to match size of target (1)" {  } { { "debounce_explicit.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/debounce_explicit.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765236957524 "|Cronometro|debounce_explicit:m2"}
{ "Warning" "WSGN_SEARCH_FILE" "pruebapantallalcd.v 1 1 " "Using design file pruebapantallalcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PruebaPantallaLCD " "Found entity 1: PruebaPantallaLCD" {  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765236957532 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765236957532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PruebaPantallaLCD PruebaPantallaLCD:lcd_inst " "Elaborating entity \"PruebaPantallaLCD\" for hierarchy \"PruebaPantallaLCD:lcd_inst\"" {  } { { "cronometro.v" "lcd_inst" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/cronometro.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765236957533 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 pruebapantallalcd.v(22) " "Verilog HDL assignment warning at pruebapantallalcd.v(22): truncated value with size 32 to match size of target (18)" {  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765236957535 "|Cronometro|PruebaPantallaLCD:lcd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pruebapantallalcd.v(42) " "Verilog HDL assignment warning at pruebapantallalcd.v(42): truncated value with size 32 to match size of target (6)" {  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765236957535 "|Cronometro|PruebaPantallaLCD:lcd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 pruebapantallalcd.v(59) " "Verilog HDL assignment warning at pruebapantallalcd.v(59): truncated value with size 32 to match size of target (26)" {  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765236957535 "|Cronometro|PruebaPantallaLCD:lcd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pruebapantallalcd.v(82) " "Verilog HDL assignment warning at pruebapantallalcd.v(82): truncated value with size 32 to match size of target (5)" {  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765236957535 "|Cronometro|PruebaPantallaLCD:lcd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pruebapantallalcd.v(84) " "Verilog HDL assignment warning at pruebapantallalcd.v(84): truncated value with size 32 to match size of target (6)" {  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765236957535 "|Cronometro|PruebaPantallaLCD:lcd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pruebapantallalcd.v(88) " "Verilog HDL assignment warning at pruebapantallalcd.v(88): truncated value with size 32 to match size of target (6)" {  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765236957535 "|Cronometro|PruebaPantallaLCD:lcd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pruebapantallalcd.v(97) " "Verilog HDL assignment warning at pruebapantallalcd.v(97): truncated value with size 32 to match size of target (8)" {  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765236957535 "|Cronometro|PruebaPantallaLCD:lcd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pruebapantallalcd.v(98) " "Verilog HDL assignment warning at pruebapantallalcd.v(98): truncated value with size 32 to match size of target (8)" {  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765236957535 "|Cronometro|PruebaPantallaLCD:lcd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pruebapantallalcd.v(100) " "Verilog HDL assignment warning at pruebapantallalcd.v(100): truncated value with size 32 to match size of target (8)" {  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765236957535 "|Cronometro|PruebaPantallaLCD:lcd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pruebapantallalcd.v(101) " "Verilog HDL assignment warning at pruebapantallalcd.v(101): truncated value with size 32 to match size of target (8)" {  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765236957535 "|Cronometro|PruebaPantallaLCD:lcd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pruebapantallalcd.v(103) " "Verilog HDL assignment warning at pruebapantallalcd.v(103): truncated value with size 32 to match size of target (8)" {  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765236957535 "|Cronometro|PruebaPantallaLCD:lcd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pruebapantallalcd.v(104) " "Verilog HDL assignment warning at pruebapantallalcd.v(104): truncated value with size 32 to match size of target (8)" {  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765236957535 "|Cronometro|PruebaPantallaLCD:lcd0"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LED_mux:m1\|Ram0 " "RAM logic \"LED_mux:m1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "led_mux.v" "Ram0" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/led_mux.v" 63 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765236957802 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765236957802 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PruebaPantallaLCD:lcd_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PruebaPantallaLCD:lcd_inst\|Div0\"" {  } { { "pruebapantallalcd.v" "Div0" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765236957987 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PruebaPantallaLCD:lcd_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PruebaPantallaLCD:lcd_inst\|Mod0\"" {  } { { "pruebapantallalcd.v" "Mod0" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765236957987 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PruebaPantallaLCD:lcd_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PruebaPantallaLCD:lcd_inst\|Div1\"" {  } { { "pruebapantallalcd.v" "Div1" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765236957987 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PruebaPantallaLCD:lcd_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PruebaPantallaLCD:lcd_inst\|Mod1\"" {  } { { "pruebapantallalcd.v" "Mod1" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765236957987 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PruebaPantallaLCD:lcd_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PruebaPantallaLCD:lcd_inst\|Div2\"" {  } { { "pruebapantallalcd.v" "Div2" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765236957987 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PruebaPantallaLCD:lcd_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PruebaPantallaLCD:lcd_inst\|Mod2\"" {  } { { "pruebapantallalcd.v" "Mod2" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765236957987 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1765236957987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PruebaPantallaLCD:lcd_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"PruebaPantallaLCD:lcd_inst\|lpm_divide:Div0\"" {  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765236958017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PruebaPantallaLCD:lcd_inst\|lpm_divide:Div0 " "Instantiated megafunction \"PruebaPantallaLCD:lcd_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765236958017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765236958017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765236958017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765236958017 ""}  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765236958017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ghm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ghm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ghm " "Found entity 1: lpm_divide_ghm" {  } { { "db/lpm_divide_ghm.tdf" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/db/lpm_divide_ghm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765236958055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765236958055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765236958065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765236958065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_44f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_44f " "Found entity 1: alt_u_div_44f" {  } { { "db/alt_u_div_44f.tdf" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/db/alt_u_div_44f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765236958077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765236958077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765236958117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765236958117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765236958155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765236958155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PruebaPantallaLCD:lcd_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"PruebaPantallaLCD:lcd_inst\|lpm_divide:Mod0\"" {  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765236958162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PruebaPantallaLCD:lcd_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"PruebaPantallaLCD:lcd_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765236958162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765236958162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765236958162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765236958162 ""}  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765236958162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j9m " "Found entity 1: lpm_divide_j9m" {  } { { "db/lpm_divide_j9m.tdf" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/db/lpm_divide_j9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765236958200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765236958200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PruebaPantallaLCD:lcd_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"PruebaPantallaLCD:lcd_inst\|lpm_divide:Div1\"" {  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 100 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765236958207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PruebaPantallaLCD:lcd_inst\|lpm_divide:Div1 " "Instantiated megafunction \"PruebaPantallaLCD:lcd_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765236958207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765236958207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765236958207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765236958207 ""}  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 100 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765236958207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/db/lpm_divide_hhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765236958244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765236958244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765236958254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765236958254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765236958265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765236958265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PruebaPantallaLCD:lcd_inst\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"PruebaPantallaLCD:lcd_inst\|lpm_divide:Mod1\"" {  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765236958272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PruebaPantallaLCD:lcd_inst\|lpm_divide:Mod1 " "Instantiated megafunction \"PruebaPantallaLCD:lcd_inst\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765236958272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765236958272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765236958272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765236958272 ""}  } { { "pruebapantallalcd.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/pruebapantallalcd.v" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765236958272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/db/lpm_divide_k9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765236958309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765236958309 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cronometro.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/cronometro.v" 71 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1765236958490 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1765236958490 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[6\] GND " "Pin \"lcd_data\[6\]\" is stuck at GND" {  } { { "cronometro.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/cronometro.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765236958672 "|Cronometro|lcd_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "cronometro.v" "" { Text "C:/Users/Acer/AppData/Local/quartus/Proyecto/Cronometro/cronometro.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765236958672 "|Cronometro|RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765236958672 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765236958750 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765236959417 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765236959574 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765236959574 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "724 " "Implemented 724 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765236959639 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765236959639 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1765236959639 ""} { "Info" "ICUT_CUT_TM_LCELLS" "674 " "Implemented 674 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765236959639 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765236959639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765236959656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  8 18:35:59 2025 " "Processing ended: Mon Dec  8 18:35:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765236959656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765236959656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765236959656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765236959656 ""}
