;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit CORETOP : 
  module InstMem : 
    input clock : Clock
    input reset : Reset
    output io : {flip addr : UInt<32>, inst : UInt<32>}
    
    smem imem : UInt<32>[1024], undefined @[InsMem.scala 14:26]
    node _io_inst_T = shr(io.addr, 2) @[InsMem.scala 16:29]
    node _io_inst_T_1 = bits(_io_inst_T, 9, 0) @[InsMem.scala 16:21]
    infer mport io_inst_MPORT = imem[_io_inst_T_1], clock @[InsMem.scala 16:21]
    io.inst <= io_inst_MPORT @[InsMem.scala 16:13]
    
  module Fetch : 
    input clock : Clock
    input reset : Reset
    output io : {flip pcselect : UInt<1>, flip aluout : UInt<32>, ins : UInt<32>, flip insin : UInt<32>, pcout : UInt<32>, pcout4 : UInt<32>}
    
    io.ins <= UInt<1>("h00") @[Fetch.scala 16:10]
    io.pcout <= UInt<1>("h00") @[Fetch.scala 17:12]
    io.pcout4 <= UInt<1>("h00") @[Fetch.scala 18:13]
    reg pc : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Fetch.scala 22:19]
    node _pc_T = add(pc, UInt<3>("h04")) @[Fetch.scala 23:42]
    node _pc_T_1 = tail(_pc_T, 1) @[Fetch.scala 23:42]
    node _pc_T_2 = mux(io.pcselect, io.aluout, _pc_T_1) @[Fetch.scala 23:12]
    pc <= _pc_T_2 @[Fetch.scala 23:6]
    node _io_pcout_T = add(pc, UInt<3>("h04")) @[Fetch.scala 25:48]
    node _io_pcout_T_1 = tail(_io_pcout_T, 1) @[Fetch.scala 25:48]
    node _io_pcout_T_2 = mux(io.pcselect, io.aluout, _io_pcout_T_1) @[Fetch.scala 25:18]
    io.pcout <= _io_pcout_T_2 @[Fetch.scala 25:12]
    node _io_pcout4_T = add(pc, UInt<3>("h04")) @[Fetch.scala 26:17]
    node _io_pcout4_T_1 = tail(_io_pcout4_T, 1) @[Fetch.scala 26:17]
    io.pcout4 <= _io_pcout4_T_1 @[Fetch.scala 26:12]
    io.ins <= io.insin @[Fetch.scala 29:10]
    
  module CU : 
    input clock : Clock
    input reset : Reset
    output io : {flip ins : UInt<32>, RD : UInt<5>, Rs1 : UInt<5>, Rs2 : UInt<5>, Imm : UInt<32>, Instype : UInt<1>, RegWrite : UInt<1>, MemWrite : UInt<1>, func : UInt<5>, wbselect : UInt<2>, aluselect : UInt<1>, lengthselect : UInt<2>, flip dobranch : UInt<1>, btypefun : UInt<4>, pcselec : UInt<1>, btype : UInt<1>, jump : UInt<1>, readmem : UInt<1>}
    
    node Opcode = bits(io.ins, 6, 0) @[CU.scala 37:22]
    io.btypefun <= UInt<1>("h00") @[CU.scala 38:15]
    io.btype <= UInt<1>("h00") @[CU.scala 39:12]
    io.jump <= UInt<1>("h00") @[CU.scala 40:11]
    io.readmem <= UInt<1>("h00") @[CU.scala 41:14]
    node _T = eq(Opcode, UInt<6>("h033")) @[CU.scala 43:15]
    when _T : @[CU.scala 43:32]
      node _io_RD_T = bits(io.ins, 11, 7) @[CU.scala 44:19]
      io.RD <= _io_RD_T @[CU.scala 44:10]
      node io_func_hi = bits(io.ins, 14, 12) @[CU.scala 45:26]
      node io_func_lo = bits(io.ins, 30, 30) @[CU.scala 45:40]
      node _io_func_T = cat(io_func_hi, io_func_lo) @[Cat.scala 30:58]
      io.func <= _io_func_T @[CU.scala 45:13]
      node _io_Rs1_T = bits(io.ins, 19, 15) @[CU.scala 46:21]
      io.Rs1 <= _io_Rs1_T @[CU.scala 46:12]
      node _io_Rs2_T = bits(io.ins, 24, 20) @[CU.scala 47:21]
      io.Rs2 <= _io_Rs2_T @[CU.scala 47:12]
      io.Imm <= UInt<1>("h00") @[CU.scala 48:12]
      io.RegWrite <= UInt<1>("h01") @[CU.scala 49:17]
      io.MemWrite <= UInt<1>("h00") @[CU.scala 50:17]
      io.aluselect <= UInt<1>("h00") @[CU.scala 51:18]
      io.Instype <= UInt<1>("h01") @[CU.scala 52:16]
      io.wbselect <= UInt<1>("h01") @[CU.scala 53:17]
      io.lengthselect <= UInt<1>("h00") @[CU.scala 54:21]
      io.pcselec <= UInt<1>("h00") @[CU.scala 55:16]
      skip @[CU.scala 43:32]
    else : @[CU.scala 59:39]
      node _T_1 = eq(Opcode, UInt<5>("h013")) @[CU.scala 59:22]
      when _T_1 : @[CU.scala 59:39]
        node _io_RD_T_1 = bits(io.ins, 11, 7) @[CU.scala 60:21]
        io.RD <= _io_RD_T_1 @[CU.scala 60:12]
        node _io_func_T_1 = bits(io.ins, 14, 12) @[CU.scala 61:34]
        node _io_func_T_2 = bits(io.ins, 30, 30) @[CU.scala 67:28]
        node _io_func_T_3 = mux(_io_func_T_2, UInt<4>("h0b"), UInt<4>("h0a")) @[CU.scala 67:21]
        node _io_func_T_4 = eq(UInt<1>("h01"), _io_func_T_1) @[Mux.scala 80:60]
        node _io_func_T_5 = mux(_io_func_T_4, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 80:57]
        node _io_func_T_6 = eq(UInt<2>("h02"), _io_func_T_1) @[Mux.scala 80:60]
        node _io_func_T_7 = mux(_io_func_T_6, UInt<3>("h04"), _io_func_T_5) @[Mux.scala 80:57]
        node _io_func_T_8 = eq(UInt<2>("h03"), _io_func_T_1) @[Mux.scala 80:60]
        node _io_func_T_9 = mux(_io_func_T_8, UInt<3>("h06"), _io_func_T_7) @[Mux.scala 80:57]
        node _io_func_T_10 = eq(UInt<3>("h04"), _io_func_T_1) @[Mux.scala 80:60]
        node _io_func_T_11 = mux(_io_func_T_10, UInt<4>("h08"), _io_func_T_9) @[Mux.scala 80:57]
        node _io_func_T_12 = eq(UInt<3>("h05"), _io_func_T_1) @[Mux.scala 80:60]
        node _io_func_T_13 = mux(_io_func_T_12, _io_func_T_3, _io_func_T_11) @[Mux.scala 80:57]
        node _io_func_T_14 = eq(UInt<3>("h06"), _io_func_T_1) @[Mux.scala 80:60]
        node _io_func_T_15 = mux(_io_func_T_14, UInt<4>("h0c"), _io_func_T_13) @[Mux.scala 80:57]
        node _io_func_T_16 = eq(UInt<3>("h07"), _io_func_T_1) @[Mux.scala 80:60]
        node _io_func_T_17 = mux(_io_func_T_16, UInt<4>("h0e"), _io_func_T_15) @[Mux.scala 80:57]
        io.func <= _io_func_T_17 @[CU.scala 61:15]
        node _io_Rs1_T_1 = bits(io.ins, 19, 15) @[CU.scala 71:23]
        io.Rs1 <= _io_Rs1_T_1 @[CU.scala 71:14]
        io.Rs2 <= UInt<1>("h00") @[CU.scala 72:14]
        node _io_Imm_T = bits(io.ins, 31, 31) @[CU.scala 73:35]
        node _io_Imm_T_1 = bits(_io_Imm_T, 0, 0) @[Bitwise.scala 72:15]
        node io_Imm_hi = mux(_io_Imm_T_1, UInt<19>("h07ffff"), UInt<19>("h00")) @[Bitwise.scala 72:12]
        node io_Imm_lo = bits(io.ins, 31, 20) @[CU.scala 73:47]
        node _io_Imm_T_2 = cat(io_Imm_hi, io_Imm_lo) @[Cat.scala 30:58]
        io.Imm <= _io_Imm_T_2 @[CU.scala 73:14]
        io.RegWrite <= UInt<1>("h01") @[CU.scala 74:19]
        io.MemWrite <= UInt<1>("h00") @[CU.scala 75:19]
        io.Instype <= UInt<1>("h00") @[CU.scala 76:18]
        io.wbselect <= UInt<1>("h01") @[CU.scala 77:19]
        io.aluselect <= UInt<1>("h00") @[CU.scala 78:20]
        io.lengthselect <= UInt<1>("h00") @[CU.scala 79:23]
        io.pcselec <= UInt<1>("h00") @[CU.scala 80:18]
        skip @[CU.scala 59:39]
      else : @[CU.scala 84:39]
        node _T_2 = eq(Opcode, UInt<2>("h03")) @[CU.scala 84:22]
        when _T_2 : @[CU.scala 84:39]
          node _io_RD_T_2 = bits(io.ins, 11, 7) @[CU.scala 85:22]
          io.RD <= _io_RD_T_2 @[CU.scala 85:13]
          io.func <= UInt<1>("h00") @[CU.scala 86:15]
          node _io_Rs1_T_2 = bits(io.ins, 19, 15) @[CU.scala 87:23]
          io.Rs1 <= _io_Rs1_T_2 @[CU.scala 87:14]
          io.Rs2 <= UInt<1>("h00") @[CU.scala 88:14]
          node _io_Imm_T_3 = bits(io.ins, 31, 31) @[CU.scala 89:35]
          node _io_Imm_T_4 = bits(_io_Imm_T_3, 0, 0) @[Bitwise.scala 72:15]
          node io_Imm_hi_1 = mux(_io_Imm_T_4, UInt<19>("h07ffff"), UInt<19>("h00")) @[Bitwise.scala 72:12]
          node io_Imm_lo_1 = bits(io.ins, 31, 20) @[CU.scala 89:47]
          node _io_Imm_T_5 = cat(io_Imm_hi_1, io_Imm_lo_1) @[Cat.scala 30:58]
          io.Imm <= _io_Imm_T_5 @[CU.scala 89:14]
          io.RegWrite <= UInt<1>("h01") @[CU.scala 90:19]
          io.MemWrite <= UInt<1>("h00") @[CU.scala 91:19]
          io.Instype <= UInt<1>("h00") @[CU.scala 92:18]
          io.wbselect <= UInt<1>("h00") @[CU.scala 93:19]
          io.aluselect <= UInt<1>("h00") @[CU.scala 94:20]
          node _io_lengthselect_T = bits(io.ins, 14, 12) @[CU.scala 95:32]
          io.lengthselect <= _io_lengthselect_T @[CU.scala 95:23]
          io.pcselec <= UInt<1>("h00") @[CU.scala 96:18]
          io.readmem <= UInt<1>("h01") @[CU.scala 97:18]
          skip @[CU.scala 84:39]
        else : @[CU.scala 100:40]
          node _T_3 = eq(Opcode, UInt<6>("h023")) @[CU.scala 100:22]
          when _T_3 : @[CU.scala 100:40]
            node _io_RD_T_3 = bits(io.ins, 11, 7) @[CU.scala 101:22]
            io.RD <= _io_RD_T_3 @[CU.scala 101:13]
            io.func <= UInt<1>("h00") @[CU.scala 102:15]
            node _io_Rs1_T_3 = bits(io.ins, 19, 15) @[CU.scala 103:23]
            io.Rs1 <= _io_Rs1_T_3 @[CU.scala 103:14]
            node _io_Rs2_T_1 = bits(io.ins, 24, 20) @[CU.scala 104:23]
            io.Rs2 <= _io_Rs2_T_1 @[CU.scala 104:14]
            node _io_Imm_T_6 = bits(io.ins, 31, 31) @[CU.scala 105:35]
            node _io_Imm_T_7 = bits(_io_Imm_T_6, 0, 0) @[Bitwise.scala 72:15]
            node io_Imm_hi_hi = mux(_io_Imm_T_7, UInt<19>("h07ffff"), UInt<19>("h00")) @[Bitwise.scala 72:12]
            node io_Imm_hi_lo = bits(io.ins, 31, 25) @[CU.scala 105:47]
            node io_Imm_lo_2 = bits(io.ins, 11, 7) @[CU.scala 105:62]
            node io_Imm_hi_2 = cat(io_Imm_hi_hi, io_Imm_hi_lo) @[Cat.scala 30:58]
            node _io_Imm_T_8 = cat(io_Imm_hi_2, io_Imm_lo_2) @[Cat.scala 30:58]
            io.Imm <= _io_Imm_T_8 @[CU.scala 105:14]
            io.RegWrite <= UInt<1>("h00") @[CU.scala 106:19]
            io.MemWrite <= UInt<1>("h01") @[CU.scala 107:19]
            io.Instype <= UInt<1>("h00") @[CU.scala 108:18]
            io.wbselect <= UInt<1>("h00") @[CU.scala 109:19]
            io.aluselect <= UInt<1>("h01") @[CU.scala 110:20]
            node _io_lengthselect_T_1 = bits(io.ins, 14, 12) @[CU.scala 111:32]
            io.lengthselect <= _io_lengthselect_T_1 @[CU.scala 111:23]
            io.pcselec <= UInt<1>("h00") @[CU.scala 112:18]
            skip @[CU.scala 100:40]
          else : @[CU.scala 116:39]
            node _T_4 = eq(Opcode, UInt<7>("h063")) @[CU.scala 116:22]
            when _T_4 : @[CU.scala 116:39]
              io.func <= UInt<1>("h00") @[CU.scala 117:15]
              io.RD <= UInt<1>("h00") @[CU.scala 118:13]
              node _io_btypefun_T = bits(io.ins, 14, 12) @[CU.scala 119:28]
              io.btypefun <= _io_btypefun_T @[CU.scala 119:19]
              node _io_Rs1_T_4 = bits(io.ins, 19, 15) @[CU.scala 120:23]
              io.Rs1 <= _io_Rs1_T_4 @[CU.scala 120:14]
              node _io_Rs2_T_2 = bits(io.ins, 24, 20) @[CU.scala 121:23]
              io.Rs2 <= _io_Rs2_T_2 @[CU.scala 121:14]
              node _io_Imm_T_9 = bits(io.ins, 31, 31) @[CU.scala 122:37]
              node _io_Imm_T_10 = bits(_io_Imm_T_9, 0, 0) @[Bitwise.scala 72:15]
              node io_Imm_hi_hi_hi = mux(_io_Imm_T_10, UInt<19>("h07ffff"), UInt<19>("h00")) @[Bitwise.scala 72:12]
              node io_Imm_hi_hi_lo = bits(io.ins, 31, 31) @[CU.scala 122:49]
              node io_Imm_hi_lo_1 = bits(io.ins, 7, 7) @[CU.scala 122:60]
              node io_Imm_lo_hi_hi = bits(io.ins, 30, 25) @[CU.scala 122:70]
              node io_Imm_lo_hi_lo = bits(io.ins, 11, 8) @[CU.scala 122:84]
              node io_Imm_lo_hi = cat(io_Imm_lo_hi_hi, io_Imm_lo_hi_lo) @[Cat.scala 30:58]
              node io_Imm_lo_3 = cat(io_Imm_lo_hi, UInt<1>("h00")) @[Cat.scala 30:58]
              node io_Imm_hi_hi_1 = cat(io_Imm_hi_hi_hi, io_Imm_hi_hi_lo) @[Cat.scala 30:58]
              node io_Imm_hi_3 = cat(io_Imm_hi_hi_1, io_Imm_hi_lo_1) @[Cat.scala 30:58]
              node _io_Imm_T_11 = cat(io_Imm_hi_3, io_Imm_lo_3) @[Cat.scala 30:58]
              io.Imm <= _io_Imm_T_11 @[CU.scala 122:14]
              io.MemWrite <= UInt<1>("h00") @[CU.scala 123:19]
              io.RegWrite <= UInt<1>("h00") @[CU.scala 124:19]
              io.Instype <= UInt<1>("h00") @[CU.scala 125:18]
              io.lengthselect <= UInt<1>("h00") @[CU.scala 126:23]
              io.aluselect <= UInt<1>("h01") @[CU.scala 127:20]
              io.wbselect <= UInt<1>("h00") @[CU.scala 128:19]
              io.btype <= UInt<1>("h01") @[CU.scala 129:16]
              node _io_pcselec_T = and(io.dobranch, io.btype) @[CU.scala 131:37]
              node _io_pcselec_T_1 = mux(_io_pcselec_T, UInt<1>("h01"), UInt<1>("h00")) @[CU.scala 131:24]
              io.pcselec <= _io_pcselec_T_1 @[CU.scala 131:18]
              skip @[CU.scala 116:39]
            else : @[CU.scala 133:41]
              node _T_5 = eq(Opcode, UInt<7>("h06f")) @[CU.scala 133:23]
              when _T_5 : @[CU.scala 133:41]
                node _io_RD_T_4 = bits(io.ins, 11, 7) @[CU.scala 134:20]
                io.RD <= _io_RD_T_4 @[CU.scala 134:11]
                node _io_Imm_T_12 = bits(io.ins, 31, 31) @[CU.scala 135:35]
                node _io_Imm_T_13 = bits(_io_Imm_T_12, 0, 0) @[Bitwise.scala 72:15]
                node io_Imm_hi_hi_hi_1 = mux(_io_Imm_T_13, UInt<11>("h07ff"), UInt<11>("h00")) @[Bitwise.scala 72:12]
                node io_Imm_hi_hi_lo_1 = bits(io.ins, 31, 31) @[CU.scala 135:47]
                node io_Imm_hi_lo_2 = bits(io.ins, 19, 12) @[CU.scala 135:58]
                node io_Imm_lo_hi_hi_1 = bits(io.ins, 20, 20) @[CU.scala 135:72]
                node io_Imm_lo_hi_lo_1 = bits(io.ins, 30, 21) @[CU.scala 135:83]
                node io_Imm_lo_hi_1 = cat(io_Imm_lo_hi_hi_1, io_Imm_lo_hi_lo_1) @[Cat.scala 30:58]
                node io_Imm_lo_4 = cat(io_Imm_lo_hi_1, UInt<1>("h00")) @[Cat.scala 30:58]
                node io_Imm_hi_hi_2 = cat(io_Imm_hi_hi_hi_1, io_Imm_hi_hi_lo_1) @[Cat.scala 30:58]
                node io_Imm_hi_4 = cat(io_Imm_hi_hi_2, io_Imm_hi_lo_2) @[Cat.scala 30:58]
                node _io_Imm_T_14 = cat(io_Imm_hi_4, io_Imm_lo_4) @[Cat.scala 30:58]
                io.Imm <= _io_Imm_T_14 @[CU.scala 135:12]
                io.func <= UInt<1>("h00") @[CU.scala 136:13]
                io.Rs1 <= UInt<1>("h00") @[CU.scala 137:12]
                io.Rs2 <= UInt<1>("h00") @[CU.scala 138:12]
                io.MemWrite <= UInt<1>("h00") @[CU.scala 139:17]
                io.RegWrite <= UInt<1>("h01") @[CU.scala 140:17]
                io.Instype <= UInt<1>("h00") @[CU.scala 141:16]
                io.lengthselect <= UInt<1>("h00") @[CU.scala 142:21]
                io.aluselect <= UInt<1>("h00") @[CU.scala 143:18]
                io.wbselect <= UInt<2>("h02") @[CU.scala 144:17]
                io.btype <= UInt<1>("h00") @[CU.scala 145:14]
                io.pcselec <= UInt<1>("h01") @[CU.scala 146:16]
                io.jump <= UInt<1>("h01") @[CU.scala 147:13]
                skip @[CU.scala 133:41]
              else : @[CU.scala 151:39]
                node _T_6 = eq(Opcode, UInt<7>("h067")) @[CU.scala 151:22]
                when _T_6 : @[CU.scala 151:39]
                  node _io_Imm_T_15 = bits(io.ins, 31, 31) @[CU.scala 152:35]
                  node _io_Imm_T_16 = bits(_io_Imm_T_15, 0, 0) @[Bitwise.scala 72:15]
                  node io_Imm_hi_5 = mux(_io_Imm_T_16, UInt<11>("h07ff"), UInt<11>("h00")) @[Bitwise.scala 72:12]
                  node io_Imm_lo_5 = bits(io.ins, 31, 20) @[CU.scala 152:47]
                  node _io_Imm_T_17 = cat(io_Imm_hi_5, io_Imm_lo_5) @[Cat.scala 30:58]
                  io.Imm <= _io_Imm_T_17 @[CU.scala 152:14]
                  node _io_Rs1_T_5 = bits(io.ins, 19, 15) @[CU.scala 153:23]
                  io.Rs1 <= _io_Rs1_T_5 @[CU.scala 153:14]
                  node _io_func_T_18 = bits(io.ins, 14, 12) @[CU.scala 154:25]
                  io.func <= _io_func_T_18 @[CU.scala 154:15]
                  io.Rs2 <= UInt<1>("h00") @[CU.scala 155:14]
                  node _io_RD_T_5 = bits(io.ins, 11, 7) @[CU.scala 156:22]
                  io.RD <= _io_RD_T_5 @[CU.scala 156:13]
                  io.MemWrite <= UInt<1>("h00") @[CU.scala 157:19]
                  io.RegWrite <= UInt<1>("h01") @[CU.scala 158:19]
                  io.Instype <= UInt<1>("h00") @[CU.scala 159:18]
                  io.lengthselect <= UInt<1>("h00") @[CU.scala 160:23]
                  io.aluselect <= UInt<1>("h01") @[CU.scala 161:20]
                  io.wbselect <= UInt<1>("h01") @[CU.scala 162:19]
                  io.btype <= UInt<1>("h00") @[CU.scala 163:16]
                  io.pcselec <= UInt<1>("h01") @[CU.scala 164:18]
                  io.jump <= UInt<1>("h00") @[CU.scala 165:15]
                  skip @[CU.scala 151:39]
                else : @[CU.scala 167:39]
                  node _T_7 = eq(Opcode, UInt<6>("h037")) @[CU.scala 167:22]
                  when _T_7 : @[CU.scala 167:39]
                    node io_Imm_hi_hi_3 = bits(io.ins, 31, 12) @[CU.scala 168:27]
                    node io_Imm_hi_lo_3 = mux(UInt<1>("h00"), UInt<11>("h07ff"), UInt<11>("h00")) @[Bitwise.scala 72:12]
                    node io_Imm_hi_6 = cat(io_Imm_hi_hi_3, io_Imm_hi_lo_3) @[Cat.scala 30:58]
                    node _io_Imm_T_18 = cat(io_Imm_hi_6, UInt<1>("h00")) @[Cat.scala 30:58]
                    io.Imm <= _io_Imm_T_18 @[CU.scala 168:14]
                    io.func <= UInt<1>("h00") @[CU.scala 169:15]
                    io.Rs2 <= UInt<1>("h00") @[CU.scala 170:14]
                    io.Rs1 <= UInt<1>("h00") @[CU.scala 171:14]
                    node _io_RD_T_6 = bits(io.ins, 11, 7) @[CU.scala 172:22]
                    io.RD <= _io_RD_T_6 @[CU.scala 172:13]
                    io.MemWrite <= UInt<1>("h00") @[CU.scala 173:19]
                    io.RegWrite <= UInt<1>("h01") @[CU.scala 174:19]
                    io.Instype <= UInt<1>("h00") @[CU.scala 175:18]
                    io.lengthselect <= UInt<1>("h00") @[CU.scala 176:23]
                    io.aluselect <= UInt<1>("h01") @[CU.scala 177:20]
                    io.wbselect <= UInt<1>("h01") @[CU.scala 178:19]
                    io.btype <= UInt<1>("h00") @[CU.scala 179:16]
                    io.jump <= UInt<1>("h00") @[CU.scala 180:15]
                    io.pcselec <= UInt<1>("h00") @[CU.scala 181:18]
                    skip @[CU.scala 167:39]
                  else : @[CU.scala 183:40]
                    node _T_8 = eq(Opcode, UInt<5>("h017")) @[CU.scala 183:22]
                    when _T_8 : @[CU.scala 183:40]
                      node io_Imm_hi_hi_4 = bits(io.ins, 31, 12) @[CU.scala 184:27]
                      node io_Imm_hi_lo_4 = mux(UInt<1>("h00"), UInt<11>("h07ff"), UInt<11>("h00")) @[Bitwise.scala 72:12]
                      node io_Imm_hi_7 = cat(io_Imm_hi_hi_4, io_Imm_hi_lo_4) @[Cat.scala 30:58]
                      node _io_Imm_T_19 = cat(io_Imm_hi_7, UInt<1>("h00")) @[Cat.scala 30:58]
                      io.Imm <= _io_Imm_T_19 @[CU.scala 184:14]
                      io.func <= UInt<1>("h00") @[CU.scala 185:15]
                      io.Rs2 <= UInt<1>("h00") @[CU.scala 186:14]
                      io.Rs1 <= UInt<1>("h00") @[CU.scala 187:14]
                      io.RD <= UInt<1>("h00") @[CU.scala 188:13]
                      io.MemWrite <= UInt<1>("h00") @[CU.scala 189:19]
                      io.RegWrite <= UInt<1>("h00") @[CU.scala 190:19]
                      io.Instype <= UInt<1>("h00") @[CU.scala 191:18]
                      io.lengthselect <= UInt<1>("h00") @[CU.scala 192:23]
                      io.aluselect <= UInt<1>("h01") @[CU.scala 193:20]
                      io.wbselect <= UInt<1>("h00") @[CU.scala 194:19]
                      io.btype <= UInt<1>("h00") @[CU.scala 195:16]
                      io.jump <= UInt<1>("h01") @[CU.scala 196:15]
                      io.pcselec <= UInt<1>("h01") @[CU.scala 197:18]
                      skip @[CU.scala 183:40]
                    else : @[CU.scala 201:15]
                      io.RD <= UInt<1>("h00") @[CU.scala 202:13]
                      io.func <= UInt<1>("h00") @[CU.scala 203:15]
                      io.Rs1 <= UInt<1>("h00") @[CU.scala 204:14]
                      io.Rs2 <= UInt<1>("h00") @[CU.scala 205:14]
                      io.RegWrite <= UInt<1>("h00") @[CU.scala 206:19]
                      io.MemWrite <= UInt<1>("h00") @[CU.scala 207:19]
                      io.Instype <= UInt<1>("h00") @[CU.scala 208:18]
                      io.Imm <= UInt<1>("h00") @[CU.scala 209:14]
                      io.wbselect <= UInt<1>("h00") @[CU.scala 210:19]
                      io.aluselect <= UInt<1>("h00") @[CU.scala 211:20]
                      io.lengthselect <= UInt<1>("h00") @[CU.scala 212:23]
                      io.pcselec <= UInt<1>("h00") @[CU.scala 213:18]
                      skip @[CU.scala 201:15]
    
  module RegisterFile : 
    input clock : Clock
    input reset : Reset
    output io : {flip Wen : UInt<1>, flip RD : UInt<5>, flip Rs1in : UInt<5>, flip Rs2in : UInt<5>, Rs1out : UInt<32>, Rs2out : UInt<32>, flip datain : UInt<32>}
    
    reg regFile : UInt<32>[32], clock @[RegisterFile.scala 15:21]
    io.Rs1out <= UInt<1>("h00") @[RegisterFile.scala 17:13]
    io.Rs2out <= UInt<1>("h00") @[RegisterFile.scala 18:13]
    regFile[0] <= UInt<1>("h00") @[RegisterFile.scala 20:14]
    node _T = neq(io.RD, UInt<1>("h00")) @[RegisterFile.scala 23:25]
    node _T_1 = and(io.Wen, _T) @[RegisterFile.scala 23:15]
    when _T_1 : @[RegisterFile.scala 23:34]
      regFile[io.RD] <= io.datain @[RegisterFile.scala 24:20]
      io.Rs1out <= regFile[io.Rs1in] @[RegisterFile.scala 25:15]
      io.Rs2out <= regFile[io.Rs2in] @[RegisterFile.scala 26:15]
      skip @[RegisterFile.scala 23:34]
    else : @[RegisterFile.scala 28:15]
      io.Rs1out <= regFile[io.Rs1in] @[RegisterFile.scala 29:17]
      io.Rs2out <= regFile[io.Rs2in] @[RegisterFile.scala 30:17]
      skip @[RegisterFile.scala 28:15]
    
  module Decode : 
    input clock : Clock
    input reset : Reset
    output io : {flip pcin : UInt<32>, pcout : UInt<32>, flip ins : UInt<32>, RD : UInt<5>, Rs1sel : UInt<5>, Imm : UInt<32>, Instype : UInt<1>, RegWriteout : UInt<1>, MemWrite : UInt<1>, func : UInt<5>, wbselect : UInt<2>, aluselect : UInt<1>, lengthselect : UInt<2>, flip dobranch : UInt<1>, btypefun : UInt<4>, pcselec : UInt<1>, btype : UInt<1>, jump : UInt<1>, readmem : UInt<1>, flip RegWritein : UInt<1>, flip RDin : UInt<5>, Rs1out : UInt<32>, Rs2out : UInt<32>, flip datain : UInt<32>}
    
    io.RD <= UInt<1>("h00") @[Decode.scala 39:9]
    io.Imm <= UInt<1>("h00") @[Decode.scala 40:10]
    io.Instype <= UInt<1>("h00") @[Decode.scala 41:14]
    io.RegWriteout <= UInt<1>("h00") @[Decode.scala 42:18]
    io.MemWrite <= UInt<1>("h00") @[Decode.scala 43:15]
    io.func <= UInt<1>("h00") @[Decode.scala 44:11]
    io.wbselect <= UInt<1>("h00") @[Decode.scala 45:15]
    io.aluselect <= UInt<1>("h00") @[Decode.scala 46:16]
    io.lengthselect <= UInt<1>("h00") @[Decode.scala 47:19]
    io.btypefun <= UInt<1>("h00") @[Decode.scala 49:15]
    io.pcselec <= UInt<1>("h00") @[Decode.scala 50:14]
    io.btype <= UInt<1>("h00") @[Decode.scala 51:12]
    io.jump <= UInt<1>("h00") @[Decode.scala 52:11]
    io.readmem <= UInt<1>("h00") @[Decode.scala 53:14]
    io.pcout <= UInt<1>("h00") @[Decode.scala 54:12]
    io.Rs1out <= UInt<1>("h00") @[Decode.scala 55:13]
    io.Rs2out <= UInt<1>("h00") @[Decode.scala 56:13]
    inst cu of CU @[Decode.scala 58:19]
    cu.clock <= clock
    cu.reset <= reset
    inst regfile of RegisterFile @[Decode.scala 59:24]
    regfile.clock <= clock
    regfile.reset <= reset
    io.pcout <= io.pcin @[Decode.scala 61:12]
    cu.io.ins <= io.ins @[Decode.scala 62:13]
    io.RD <= cu.io.RD @[Decode.scala 63:8]
    io.RegWriteout <= cu.io.RegWrite @[Decode.scala 64:17]
    regfile.io.RD <= io.RDin @[Decode.scala 65:17]
    regfile.io.Rs2in <= cu.io.Rs2 @[Decode.scala 66:20]
    regfile.io.Rs1in <= cu.io.Rs1 @[Decode.scala 67:20]
    regfile.io.Wen <= io.RegWritein @[Decode.scala 68:18]
    io.Rs1sel <= cu.io.Rs1 @[Decode.scala 70:13]
    io.Rs2out <= cu.io.Rs2 @[Decode.scala 71:13]
    io.MemWrite <= cu.io.MemWrite @[Decode.scala 74:15]
    io.func <= cu.io.func @[Decode.scala 75:12]
    io.wbselect <= cu.io.wbselect @[Decode.scala 76:15]
    io.aluselect <= cu.io.aluselect @[Decode.scala 77:16]
    io.lengthselect <= cu.io.lengthselect @[Decode.scala 78:19]
    cu.io.dobranch <= io.dobranch @[Decode.scala 79:18]
    io.btypefun <= cu.io.btypefun @[Decode.scala 80:15]
    io.pcselec <= cu.io.pcselec @[Decode.scala 81:14]
    io.btype <= cu.io.btype @[Decode.scala 82:12]
    io.jump <= cu.io.jump @[Decode.scala 83:11]
    io.readmem <= cu.io.readmem @[Decode.scala 84:14]
    io.Imm <= cu.io.Imm @[Decode.scala 85:10]
    io.Instype <= cu.io.Instype @[Decode.scala 86:14]
    io.Rs2out <= regfile.io.Rs2out @[Decode.scala 88:13]
    io.Rs1out <= regfile.io.Rs1out @[Decode.scala 89:13]
    regfile.io.datain <= io.datain @[Decode.scala 90:21]
    
  module ALU1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_A : UInt<32>, flip in_B : UInt<32>, flip alu_Op : UInt<4>, out : UInt<32>, sum : UInt<32>}
    
    node _sum_T = add(io.in_A, io.in_B) @[buggedAlu.scala 47:23]
    node sum = tail(_sum_T, 1) @[buggedAlu.scala 47:23]
    node _sub_T = sub(io.in_A, io.in_B) @[buggedAlu.scala 48:23]
    node sub = tail(_sub_T, 1) @[buggedAlu.scala 48:23]
    node _cmp_T = lt(io.in_A, io.in_B) @[buggedAlu.scala 49:27]
    node cmp = mux(_cmp_T, UInt<1>("h01"), UInt<1>("h00")) @[buggedAlu.scala 49:18]
    node _cmpU_T = lt(io.in_A, io.in_B) @[buggedAlu.scala 50:37]
    node cmpU = mux(_cmpU_T, UInt<1>("h01"), UInt<1>("h00")) @[buggedAlu.scala 50:19]
    node shamt = bits(io.in_B, 4, 0) @[buggedAlu.scala 51:24]
    node shiftrl = dshr(io.in_A, shamt) @[buggedAlu.scala 53:36]
    node shitfl = dshl(io.in_A, shamt) @[buggedAlu.scala 54:26]
    node shiftrA = dshr(io.in_A, shamt) @[buggedAlu.scala 55:27]
    node _beq_T = eq(io.in_A, io.in_B) @[buggedAlu.scala 56:27]
    node beq = mux(_beq_T, UInt<1>("h01"), UInt<1>("h00")) @[buggedAlu.scala 56:18]
    node bge = or(cmp, beq) @[buggedAlu.scala 57:20]
    node bgeu = geq(io.in_A, io.in_B) @[buggedAlu.scala 58:33]
    node _io_out_T = eq(io.alu_Op, UInt<4>("h00")) @[buggedAlu.scala 63:22]
    node _io_out_T_1 = eq(io.alu_Op, UInt<4>("h01")) @[buggedAlu.scala 64:26]
    node _io_out_T_2 = eq(io.alu_Op, UInt<4>("h04")) @[buggedAlu.scala 65:29]
    node _io_out_T_3 = eq(io.alu_Op, UInt<4>("h06")) @[buggedAlu.scala 66:33]
    node _io_out_T_4 = eq(io.alu_Op, UInt<4>("h0a")) @[buggedAlu.scala 67:37]
    node _io_out_T_5 = eq(io.alu_Op, UInt<4>("h0b")) @[buggedAlu.scala 68:41]
    node _io_out_T_6 = eq(io.alu_Op, UInt<4>("h02")) @[buggedAlu.scala 69:45]
    node _io_out_T_7 = eq(io.alu_Op, UInt<4>("h0e")) @[buggedAlu.scala 70:49]
    node _io_out_T_8 = and(io.in_A, io.in_B) @[buggedAlu.scala 70:71]
    node _io_out_T_9 = eq(io.alu_Op, UInt<4>("h0c")) @[buggedAlu.scala 71:53]
    node _io_out_T_10 = or(io.in_A, io.in_B) @[buggedAlu.scala 71:74]
    node _io_out_T_11 = eq(io.alu_Op, UInt<4>("h08")) @[buggedAlu.scala 72:57]
    node _io_out_T_12 = xor(io.in_A, io.in_B) @[buggedAlu.scala 72:79]
    node _io_out_T_13 = mux(_io_out_T_11, _io_out_T_12, UInt<1>("h00")) @[buggedAlu.scala 72:46]
    node _io_out_T_14 = mux(_io_out_T_9, _io_out_T_10, _io_out_T_13) @[buggedAlu.scala 71:42]
    node _io_out_T_15 = mux(_io_out_T_7, _io_out_T_8, _io_out_T_14) @[buggedAlu.scala 70:38]
    node _io_out_T_16 = mux(_io_out_T_6, shitfl, _io_out_T_15) @[buggedAlu.scala 69:34]
    node _io_out_T_17 = mux(_io_out_T_5, shiftrA, _io_out_T_16) @[buggedAlu.scala 68:30]
    node _io_out_T_18 = mux(_io_out_T_4, shiftrl, _io_out_T_17) @[buggedAlu.scala 67:26]
    node _io_out_T_19 = mux(_io_out_T_3, cmpU, _io_out_T_18) @[buggedAlu.scala 66:22]
    node _io_out_T_20 = mux(_io_out_T_2, cmp, _io_out_T_19) @[buggedAlu.scala 65:18]
    node _io_out_T_21 = mux(_io_out_T_1, sub, _io_out_T_20) @[buggedAlu.scala 64:14]
    node _io_out_T_22 = mux(_io_out_T, sum, _io_out_T_21) @[buggedAlu.scala 63:10]
    io.out <= _io_out_T_22 @[buggedAlu.scala 62:12]
    io.sum <= sum @[buggedAlu.scala 75:12]
    
  module BranchALU : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_A : UInt<32>, flip in_B : UInt<32>, flip fun3 : UInt<4>, doBranch : UInt<1>, flip isBtype : UInt<1>}
    
    node Beq = eq(io.in_A, io.in_B) @[BranchALU.scala 15:21]
    node blt = lt(io.in_A, io.in_B) @[BranchALU.scala 16:21]
    node bgeu = geq(io.in_A, io.in_B) @[BranchALU.scala 17:31]
    node bltu = lt(io.in_A, io.in_B) @[BranchALU.scala 18:31]
    node _T = eq(io.isBtype, UInt<1>("h01")) @[BranchALU.scala 20:19]
    when _T : @[BranchALU.scala 20:28]
      node _io_doBranch_T = eq(io.fun3, UInt<1>("h00")) @[BranchALU.scala 21:32]
      node _io_doBranch_T_1 = eq(io.fun3, UInt<1>("h01")) @[BranchALU.scala 22:19]
      node _io_doBranch_T_2 = eq(Beq, UInt<1>("h00")) @[BranchALU.scala 22:28]
      node _io_doBranch_T_3 = eq(io.fun3, UInt<3>("h04")) @[BranchALU.scala 23:21]
      node _io_doBranch_T_4 = eq(io.fun3, UInt<3>("h05")) @[BranchALU.scala 24:23]
      node _io_doBranch_T_5 = eq(blt, UInt<1>("h00")) @[BranchALU.scala 24:35]
      node _io_doBranch_T_6 = or(_io_doBranch_T_5, Beq) @[BranchALU.scala 24:40]
      node _io_doBranch_T_7 = eq(io.fun3, UInt<3>("h06")) @[BranchALU.scala 25:25]
      node _io_doBranch_T_8 = eq(io.fun3, UInt<3>("h07")) @[BranchALU.scala 26:27]
      node _io_doBranch_T_9 = mux(_io_doBranch_T_8, bgeu, UInt<1>("h00")) @[BranchALU.scala 26:18]
      node _io_doBranch_T_10 = mux(_io_doBranch_T_7, bltu, _io_doBranch_T_9) @[BranchALU.scala 25:16]
      node _io_doBranch_T_11 = mux(_io_doBranch_T_4, _io_doBranch_T_6, _io_doBranch_T_10) @[BranchALU.scala 24:14]
      node _io_doBranch_T_12 = mux(_io_doBranch_T_3, blt, _io_doBranch_T_11) @[BranchALU.scala 23:12]
      node _io_doBranch_T_13 = mux(_io_doBranch_T_1, _io_doBranch_T_2, _io_doBranch_T_12) @[BranchALU.scala 22:10]
      node _io_doBranch_T_14 = mux(_io_doBranch_T, Beq, _io_doBranch_T_13) @[BranchALU.scala 21:23]
      io.doBranch <= _io_doBranch_T_14 @[BranchALU.scala 21:17]
      skip @[BranchALU.scala 20:28]
    else : @[BranchALU.scala 29:15]
      io.doBranch <= UInt<1>("h00") @[BranchALU.scala 30:19]
      skip @[BranchALU.scala 29:15]
    
  module Execute : 
    input clock : Clock
    input reset : Reset
    output io : {flip in_A : UInt<32>, flip in_B : UInt<32>, out : UInt<32>, flip fun3 : UInt<4>, flip isBtype : UInt<1>, flip pcin : UInt<32>, pcout : UInt<32>, flip Imm : UInt<32>, flip Instype : UInt<1>, RegWriteout : UInt<1>, flip RegWritein : UInt<1>, flip MemWritein : UInt<1>, MemWriteout : UInt<1>, flip funcin : UInt<5>, flip wbselectin : UInt<2>, wbselectout : UInt<2>, flip aluselect : UInt<1>, flip lengthselectin : UInt<2>, lengthselectout : UInt<2>, flip pcselec : UInt<1>, pcselecout : UInt<1>, flip jump : UInt<1>, flip readmemin : UInt<1>, readmemout : UInt<1>, flip RDin : UInt<5>, RDout : UInt<5>, in_Bout : UInt<32>}
    
    io.pcout <= UInt<1>("h00") @[Execute.scala 58:12]
    io.RegWriteout <= UInt<1>("h00") @[Execute.scala 59:18]
    io.MemWriteout <= UInt<1>("h00") @[Execute.scala 60:18]
    io.lengthselectout <= UInt<1>("h00") @[Execute.scala 61:22]
    io.readmemout <= UInt<1>("h00") @[Execute.scala 62:17]
    io.wbselectout <= UInt<1>("h00") @[Execute.scala 63:18]
    io.in_Bout <= UInt<1>("h00") @[Execute.scala 65:14]
    io.pcselecout <= io.pcselec @[Execute.scala 67:17]
    io.in_Bout <= io.in_B @[Execute.scala 68:13]
    io.RDout <= io.RDin @[Execute.scala 70:11]
    io.RegWriteout <= io.RegWritein @[Execute.scala 71:17]
    io.wbselectout <= io.wbselectin @[Execute.scala 73:18]
    io.MemWriteout <= io.MemWritein @[Execute.scala 74:18]
    io.lengthselectout <= io.lengthselectin @[Execute.scala 75:22]
    io.readmemout <= io.readmemin @[Execute.scala 76:17]
    io.pcout <= io.pcin @[Execute.scala 77:12]
    inst Alu of ALU1 @[Execute.scala 83:19]
    Alu.clock <= clock
    Alu.reset <= reset
    inst BALU of BranchALU @[Execute.scala 84:20]
    BALU.clock <= clock
    BALU.reset <= reset
    node _Alu_io_in_A_T = or(BALU.io.doBranch, io.jump) @[Execute.scala 86:39]
    node _Alu_io_in_A_T_1 = mux(_Alu_io_in_A_T, io.pcin, io.in_A) @[Execute.scala 86:21]
    Alu.io.in_A <= _Alu_io_in_A_T_1 @[Execute.scala 86:15]
    node _Alu_io_in_B_T = eq(io.Instype, UInt<1>("h00")) @[Execute.scala 87:22]
    node _Alu_io_in_B_T_1 = mux(_Alu_io_in_B_T, io.Imm, io.in_B) @[Execute.scala 87:21]
    Alu.io.in_B <= _Alu_io_in_B_T_1 @[Execute.scala 87:15]
    BALU.io.in_A <= io.in_A @[Execute.scala 91:16]
    BALU.io.in_B <= io.in_B @[Execute.scala 92:16]
    node _Alu_io_alu_Op_T = mux(io.aluselect, UInt<1>("h00"), io.funcin) @[Execute.scala 96:23]
    Alu.io.alu_Op <= _Alu_io_alu_Op_T @[Execute.scala 96:17]
    BALU.io.fun3 <= io.fun3 @[Execute.scala 97:16]
    io.out <= Alu.io.out @[Execute.scala 98:10]
    BALU.io.isBtype <= io.isBtype @[Execute.scala 100:19]
    
  module Datamem : 
    input clock : Clock
    input reset : Reset
    output io : {flip Wen : UInt<1>, flip addr : UInt<32>, flip datain : UInt<32>, dataout : UInt<32>, flip fun3 : UInt<3>, flip enable : UInt<1>}
    
    cmem memory : UInt<8>[4][1024] @[Datamem.scala 15:19]
    wire mask : UInt<1>[4] @[Datamem.scala 16:18]
    wire tempstore : UInt<8>[4] @[Datamem.scala 17:23]
    wire tempread : UInt<8>[4] @[Datamem.scala 18:22]
    io.dataout <= UInt<1>("h00") @[Datamem.scala 20:14]
    node _tempstore_0_T = bits(io.datain, 7, 0) @[Datamem.scala 22:28]
    tempstore[0] <= _tempstore_0_T @[Datamem.scala 22:16]
    node _tempstore_1_T = bits(io.datain, 15, 8) @[Datamem.scala 23:28]
    tempstore[1] <= _tempstore_1_T @[Datamem.scala 23:16]
    node _tempstore_2_T = bits(io.datain, 23, 16) @[Datamem.scala 24:28]
    tempstore[2] <= _tempstore_2_T @[Datamem.scala 24:16]
    node _tempstore_3_T = bits(io.datain, 31, 24) @[Datamem.scala 25:28]
    tempstore[3] <= _tempstore_3_T @[Datamem.scala 25:16]
    tempread[0] <= UInt<1>("h00") @[Datamem.scala 27:15]
    tempread[1] <= UInt<1>("h00") @[Datamem.scala 28:15]
    tempread[2] <= UInt<1>("h00") @[Datamem.scala 29:15]
    tempread[3] <= UInt<1>("h00") @[Datamem.scala 30:15]
    mask[0] <= UInt<1>("h00") @[Datamem.scala 32:11]
    mask[1] <= UInt<1>("h00") @[Datamem.scala 33:11]
    mask[2] <= UInt<1>("h00") @[Datamem.scala 34:11]
    mask[3] <= UInt<1>("h00") @[Datamem.scala 35:11]
    when io.Wen : @[Datamem.scala 37:16]
      node _T = eq(io.fun3, UInt<1>("h00")) @[Datamem.scala 38:18]
      when _T : @[Datamem.scala 38:27]
        node _T_1 = bits(io.addr, 1, 0) @[Datamem.scala 39:19]
        node _T_2 = eq(_T_1, UInt<1>("h00")) @[Datamem.scala 39:26]
        when _T_2 : @[Datamem.scala 39:35]
          mask[0] <= UInt<1>("h01") @[Datamem.scala 40:17]
          mask[1] <= UInt<1>("h00") @[Datamem.scala 41:17]
          mask[2] <= UInt<1>("h00") @[Datamem.scala 42:17]
          mask[3] <= UInt<1>("h00") @[Datamem.scala 43:17]
          skip @[Datamem.scala 39:35]
        else : @[Datamem.scala 44:41]
          node _T_3 = bits(io.addr, 1, 0) @[Datamem.scala 44:25]
          node _T_4 = eq(_T_3, UInt<1>("h01")) @[Datamem.scala 44:32]
          when _T_4 : @[Datamem.scala 44:41]
            mask[0] <= UInt<1>("h00") @[Datamem.scala 45:17]
            mask[1] <= UInt<1>("h01") @[Datamem.scala 46:17]
            mask[2] <= UInt<1>("h00") @[Datamem.scala 47:17]
            mask[3] <= UInt<1>("h00") @[Datamem.scala 48:17]
            node _tempstore_1_T_1 = bits(io.datain, 7, 0) @[Datamem.scala 50:34]
            tempstore[1] <= _tempstore_1_T_1 @[Datamem.scala 50:22]
            skip @[Datamem.scala 44:41]
          else : @[Datamem.scala 53:41]
            node _T_5 = bits(io.addr, 1, 0) @[Datamem.scala 53:25]
            node _T_6 = eq(_T_5, UInt<2>("h02")) @[Datamem.scala 53:32]
            when _T_6 : @[Datamem.scala 53:41]
              mask[0] <= UInt<1>("h00") @[Datamem.scala 54:17]
              mask[1] <= UInt<1>("h00") @[Datamem.scala 55:17]
              mask[2] <= UInt<1>("h01") @[Datamem.scala 56:17]
              mask[3] <= UInt<1>("h00") @[Datamem.scala 57:17]
              node _tempstore_2_T_1 = bits(io.datain, 7, 0) @[Datamem.scala 59:34]
              tempstore[2] <= _tempstore_2_T_1 @[Datamem.scala 59:22]
              skip @[Datamem.scala 53:41]
            else : @[Datamem.scala 62:41]
              node _T_7 = bits(io.addr, 1, 0) @[Datamem.scala 62:25]
              node _T_8 = eq(_T_7, UInt<2>("h03")) @[Datamem.scala 62:32]
              when _T_8 : @[Datamem.scala 62:41]
                mask[0] <= UInt<1>("h00") @[Datamem.scala 63:17]
                mask[1] <= UInt<1>("h00") @[Datamem.scala 64:17]
                mask[2] <= UInt<1>("h00") @[Datamem.scala 65:17]
                mask[3] <= UInt<1>("h01") @[Datamem.scala 66:17]
                node _tempstore_3_T_1 = bits(io.datain, 7, 0) @[Datamem.scala 68:34]
                tempstore[3] <= _tempstore_3_T_1 @[Datamem.scala 68:22]
                skip @[Datamem.scala 62:41]
        skip @[Datamem.scala 38:27]
      else : @[Datamem.scala 72:34]
        node _T_9 = eq(io.fun3, UInt<1>("h01")) @[Datamem.scala 72:25]
        when _T_9 : @[Datamem.scala 72:34]
          node _T_10 = bits(io.addr, 1, 0) @[Datamem.scala 73:21]
          node _T_11 = eq(_T_10, UInt<1>("h00")) @[Datamem.scala 73:28]
          when _T_11 : @[Datamem.scala 73:37]
            mask[0] <= UInt<1>("h01") @[Datamem.scala 74:19]
            mask[1] <= UInt<1>("h01") @[Datamem.scala 75:19]
            mask[2] <= UInt<1>("h00") @[Datamem.scala 76:19]
            mask[3] <= UInt<1>("h00") @[Datamem.scala 77:19]
            skip @[Datamem.scala 73:37]
          else : @[Datamem.scala 79:43]
            node _T_12 = bits(io.addr, 1, 0) @[Datamem.scala 79:27]
            node _T_13 = eq(_T_12, UInt<1>("h01")) @[Datamem.scala 79:34]
            when _T_13 : @[Datamem.scala 79:43]
              mask[0] <= UInt<1>("h00") @[Datamem.scala 80:19]
              mask[1] <= UInt<1>("h01") @[Datamem.scala 81:19]
              mask[2] <= UInt<1>("h01") @[Datamem.scala 82:19]
              mask[3] <= UInt<1>("h00") @[Datamem.scala 83:19]
              node _tempstore_1_T_2 = bits(io.datain, 7, 0) @[Datamem.scala 85:36]
              tempstore[1] <= _tempstore_1_T_2 @[Datamem.scala 85:24]
              node _tempstore_2_T_2 = bits(io.datain, 15, 8) @[Datamem.scala 86:36]
              tempstore[2] <= _tempstore_2_T_2 @[Datamem.scala 86:24]
              skip @[Datamem.scala 79:43]
            else : @[Datamem.scala 89:43]
              node _T_14 = bits(io.addr, 1, 0) @[Datamem.scala 89:27]
              node _T_15 = eq(_T_14, UInt<2>("h02")) @[Datamem.scala 89:34]
              when _T_15 : @[Datamem.scala 89:43]
                mask[0] <= UInt<1>("h00") @[Datamem.scala 90:19]
                mask[1] <= UInt<1>("h00") @[Datamem.scala 91:19]
                mask[2] <= UInt<1>("h01") @[Datamem.scala 92:19]
                mask[3] <= UInt<1>("h01") @[Datamem.scala 93:19]
                node _tempstore_2_T_3 = bits(io.datain, 7, 0) @[Datamem.scala 95:36]
                tempstore[2] <= _tempstore_2_T_3 @[Datamem.scala 95:24]
                node _tempstore_3_T_2 = bits(io.datain, 15, 8) @[Datamem.scala 96:36]
                tempstore[3] <= _tempstore_3_T_2 @[Datamem.scala 96:24]
                skip @[Datamem.scala 89:43]
              else : @[Datamem.scala 99:43]
                node _T_16 = bits(io.addr, 1, 0) @[Datamem.scala 99:27]
                node _T_17 = eq(_T_16, UInt<2>("h03")) @[Datamem.scala 99:34]
                when _T_17 : @[Datamem.scala 99:43]
                  mask[0] <= UInt<1>("h00") @[Datamem.scala 100:19]
                  mask[1] <= UInt<1>("h00") @[Datamem.scala 101:19]
                  mask[2] <= UInt<1>("h00") @[Datamem.scala 102:19]
                  mask[3] <= UInt<1>("h01") @[Datamem.scala 103:19]
                  node _tempstore_3_T_3 = bits(io.datain, 7, 0) @[Datamem.scala 105:36]
                  tempstore[3] <= _tempstore_3_T_3 @[Datamem.scala 105:24]
                  skip @[Datamem.scala 99:43]
          skip @[Datamem.scala 72:34]
        else : @[Datamem.scala 109:34]
          node _T_18 = eq(io.fun3, UInt<2>("h02")) @[Datamem.scala 109:25]
          when _T_18 : @[Datamem.scala 109:34]
            mask[0] <= UInt<1>("h01") @[Datamem.scala 110:17]
            mask[1] <= UInt<1>("h01") @[Datamem.scala 111:17]
            mask[2] <= UInt<1>("h01") @[Datamem.scala 112:17]
            mask[3] <= UInt<1>("h01") @[Datamem.scala 113:17]
            skip @[Datamem.scala 109:34]
      node _T_19 = bits(io.addr, 31, 2) @[Datamem.scala 117:25]
      node _T_20 = bits(_T_19, 9, 0)
      write mport MPORT = memory[_T_20], clock
      when mask[0] :
        MPORT[0] <= tempstore[0]
        skip
      when mask[1] :
        MPORT[1] <= tempstore[1]
        skip
      when mask[2] :
        MPORT[2] <= tempstore[2]
        skip
      when mask[3] :
        MPORT[3] <= tempstore[3]
        skip
      skip @[Datamem.scala 37:16]
    when io.enable : @[Datamem.scala 122:18]
      node _T_21 = bits(io.addr, 31, 2) @[Datamem.scala 123:34]
      node _T_22 = bits(_T_21, 9, 0) @[Datamem.scala 123:26]
      read mport MPORT_1 = memory[_T_22], clock @[Datamem.scala 123:26]
      tempread[0] <= MPORT_1[0] @[Datamem.scala 123:12]
      tempread[1] <= MPORT_1[1] @[Datamem.scala 123:12]
      tempread[2] <= MPORT_1[2] @[Datamem.scala 123:12]
      tempread[3] <= MPORT_1[3] @[Datamem.scala 123:12]
      node _T_23 = eq(io.fun3, UInt<1>("h00")) @[Datamem.scala 124:16]
      when _T_23 : @[Datamem.scala 124:25]
        node _T_24 = bits(io.addr, 1, 0) @[Datamem.scala 125:17]
        node _T_25 = eq(_T_24, UInt<1>("h00")) @[Datamem.scala 125:23]
        when _T_25 : @[Datamem.scala 125:31]
          node _io_dataout_T = bits(tempread[0], 7, 7) @[Datamem.scala 126:42]
          node _io_dataout_T_1 = bits(_io_dataout_T, 0, 0) @[Bitwise.scala 72:15]
          node io_dataout_hi = mux(_io_dataout_T_1, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
          node _io_dataout_T_2 = cat(io_dataout_hi, tempread[0]) @[Cat.scala 30:58]
          io.dataout <= _io_dataout_T_2 @[Datamem.scala 126:16]
          skip @[Datamem.scala 125:31]
        else : @[Datamem.scala 127:35]
          node _T_26 = bits(io.addr, 1, 0) @[Datamem.scala 127:22]
          node _T_27 = eq(_T_26, UInt<1>("h01")) @[Datamem.scala 127:27]
          when _T_27 : @[Datamem.scala 127:35]
            node _io_dataout_T_3 = bits(tempread[1], 7, 7) @[Datamem.scala 128:42]
            node _io_dataout_T_4 = bits(_io_dataout_T_3, 0, 0) @[Bitwise.scala 72:15]
            node io_dataout_hi_1 = mux(_io_dataout_T_4, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
            node _io_dataout_T_5 = cat(io_dataout_hi_1, tempread[1]) @[Cat.scala 30:58]
            io.dataout <= _io_dataout_T_5 @[Datamem.scala 128:16]
            skip @[Datamem.scala 127:35]
          else : @[Datamem.scala 129:35]
            node _T_28 = bits(io.addr, 1, 0) @[Datamem.scala 129:22]
            node _T_29 = eq(_T_28, UInt<2>("h02")) @[Datamem.scala 129:27]
            when _T_29 : @[Datamem.scala 129:35]
              node _io_dataout_T_6 = bits(tempread[2], 7, 7) @[Datamem.scala 130:42]
              node _io_dataout_T_7 = bits(_io_dataout_T_6, 0, 0) @[Bitwise.scala 72:15]
              node io_dataout_hi_2 = mux(_io_dataout_T_7, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
              node _io_dataout_T_8 = cat(io_dataout_hi_2, tempread[2]) @[Cat.scala 30:58]
              io.dataout <= _io_dataout_T_8 @[Datamem.scala 130:16]
              skip @[Datamem.scala 129:35]
            else : @[Datamem.scala 131:35]
              node _T_30 = bits(io.addr, 1, 0) @[Datamem.scala 131:22]
              node _T_31 = eq(_T_30, UInt<2>("h03")) @[Datamem.scala 131:27]
              when _T_31 : @[Datamem.scala 131:35]
                node _io_dataout_T_9 = bits(tempread[3], 7, 7) @[Datamem.scala 132:42]
                node _io_dataout_T_10 = bits(_io_dataout_T_9, 0, 0) @[Bitwise.scala 72:15]
                node io_dataout_hi_3 = mux(_io_dataout_T_10, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
                node _io_dataout_T_11 = cat(io_dataout_hi_3, tempread[3]) @[Cat.scala 30:58]
                io.dataout <= _io_dataout_T_11 @[Datamem.scala 132:16]
                skip @[Datamem.scala 131:35]
        skip @[Datamem.scala 124:25]
      else : @[Datamem.scala 134:31]
        node _T_32 = eq(io.fun3, UInt<1>("h01")) @[Datamem.scala 134:22]
        when _T_32 : @[Datamem.scala 134:31]
          node _T_33 = bits(io.addr, 1, 0) @[Datamem.scala 135:17]
          node _T_34 = eq(_T_33, UInt<1>("h00")) @[Datamem.scala 135:23]
          when _T_34 : @[Datamem.scala 135:31]
            node _io_dataout_T_12 = bits(tempread[0], 7, 7) @[Datamem.scala 136:42]
            node _io_dataout_T_13 = bits(_io_dataout_T_12, 0, 0) @[Bitwise.scala 72:15]
            node io_dataout_hi_hi = mux(_io_dataout_T_13, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
            node io_dataout_hi_4 = cat(io_dataout_hi_hi, tempread[0]) @[Cat.scala 30:58]
            node _io_dataout_T_14 = cat(io_dataout_hi_4, tempread[1]) @[Cat.scala 30:58]
            io.dataout <= _io_dataout_T_14 @[Datamem.scala 136:16]
            skip @[Datamem.scala 135:31]
          else : @[Datamem.scala 137:35]
            node _T_35 = bits(io.addr, 1, 0) @[Datamem.scala 137:22]
            node _T_36 = eq(_T_35, UInt<1>("h01")) @[Datamem.scala 137:27]
            when _T_36 : @[Datamem.scala 137:35]
              node _io_dataout_T_15 = bits(tempread[1], 7, 7) @[Datamem.scala 138:42]
              node _io_dataout_T_16 = bits(_io_dataout_T_15, 0, 0) @[Bitwise.scala 72:15]
              node io_dataout_hi_hi_1 = mux(_io_dataout_T_16, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
              node io_dataout_hi_5 = cat(io_dataout_hi_hi_1, tempread[1]) @[Cat.scala 30:58]
              node _io_dataout_T_17 = cat(io_dataout_hi_5, tempread[2]) @[Cat.scala 30:58]
              io.dataout <= _io_dataout_T_17 @[Datamem.scala 138:16]
              skip @[Datamem.scala 137:35]
            else : @[Datamem.scala 139:35]
              node _T_37 = bits(io.addr, 1, 0) @[Datamem.scala 139:22]
              node _T_38 = eq(_T_37, UInt<2>("h02")) @[Datamem.scala 139:27]
              when _T_38 : @[Datamem.scala 139:35]
                node _io_dataout_T_18 = bits(tempread[2], 7, 7) @[Datamem.scala 140:42]
                node _io_dataout_T_19 = bits(_io_dataout_T_18, 0, 0) @[Bitwise.scala 72:15]
                node io_dataout_hi_hi_2 = mux(_io_dataout_T_19, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
                node io_dataout_hi_6 = cat(io_dataout_hi_hi_2, tempread[2]) @[Cat.scala 30:58]
                node _io_dataout_T_20 = cat(io_dataout_hi_6, tempread[3]) @[Cat.scala 30:58]
                io.dataout <= _io_dataout_T_20 @[Datamem.scala 140:16]
                skip @[Datamem.scala 139:35]
              else : @[Datamem.scala 141:35]
                node _T_39 = bits(io.addr, 1, 0) @[Datamem.scala 141:22]
                node _T_40 = eq(_T_39, UInt<2>("h03")) @[Datamem.scala 141:27]
                when _T_40 : @[Datamem.scala 141:35]
                  node _io_dataout_T_21 = bits(tempread[3], 7, 7) @[Datamem.scala 142:42]
                  node _io_dataout_T_22 = bits(_io_dataout_T_21, 0, 0) @[Bitwise.scala 72:15]
                  node io_dataout_hi_7 = mux(_io_dataout_T_22, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
                  node _io_dataout_T_23 = cat(io_dataout_hi_7, tempread[3]) @[Cat.scala 30:58]
                  io.dataout <= _io_dataout_T_23 @[Datamem.scala 142:16]
                  skip @[Datamem.scala 141:35]
          skip @[Datamem.scala 134:31]
        else : @[Datamem.scala 144:31]
          node _T_41 = eq(io.fun3, UInt<2>("h02")) @[Datamem.scala 144:22]
          when _T_41 : @[Datamem.scala 144:31]
            node io_dataout_lo = cat(tempread[1], tempread[0]) @[Cat.scala 30:58]
            node io_dataout_hi_8 = cat(tempread[3], tempread[2]) @[Cat.scala 30:58]
            node _io_dataout_T_24 = cat(io_dataout_hi_8, io_dataout_lo) @[Cat.scala 30:58]
            io.dataout <= _io_dataout_T_24 @[Datamem.scala 145:16]
            skip @[Datamem.scala 144:31]
      skip @[Datamem.scala 122:18]
    
  module memory : 
    input clock : Clock
    input reset : Reset
    output io : {flip Wen : UInt<1>, flip addr : UInt<32>, flip datain : UInt<32>, dmemdataout : UInt<32>, aludataout : UInt<32>, flip fun3 : UInt<3>, flip wbselectin : UInt<2>, wbselectout : UInt<2>, flip readmem : UInt<1>, flip pcin : UInt<32>, pcout : UInt<32>, flip regwritein : UInt<1>, regwriteout : UInt<1>, flip RDin : UInt<5>, RDOut : UInt<5>, flip pcselecin : UInt<1>, pcselecout : UInt<1>}
    
    inst datamem of Datamem @[memory.scala 31:23]
    datamem.clock <= clock
    datamem.reset <= reset
    io.pcout <= io.pcin @[memory.scala 33:12]
    io.regwriteout <= io.regwritein @[memory.scala 34:17]
    io.RDOut <= io.RDin @[memory.scala 35:11]
    io.pcselecout <= io.pcselecin @[memory.scala 36:17]
    datamem.io.datain <= io.datain @[memory.scala 38:21]
    datamem.io.Wen <= io.Wen @[memory.scala 39:18]
    datamem.io.addr <= io.addr @[memory.scala 40:19]
    datamem.io.fun3 <= io.fun3 @[memory.scala 41:19]
    datamem.io.enable <= io.readmem @[memory.scala 42:21]
    io.dmemdataout <= datamem.io.dataout @[memory.scala 43:17]
    io.aludataout <= io.addr @[memory.scala 44:17]
    io.wbselectout <= io.wbselectin @[memory.scala 46:18]
    
  module Wb : 
    input clock : Clock
    input reset : Reset
    output io : {flip wbselect : UInt<2>, flip Aludatain : UInt<32>, flip datamemin : UInt<32>, dataOut : UInt<32>, flip pcin : UInt<32>, flip pcselecin : UInt<1>, pcselecout : UInt<1>, flip Rd : UInt<5>, flip Regwrite : UInt<1>, Rdout : UInt<5>, Regwriteout : UInt<1>}
    
    io.dataOut <= UInt<1>("h00") @[Wb.scala 24:14]
    io.Rdout <= UInt<1>("h00") @[Wb.scala 25:12]
    io.Regwriteout <= UInt<1>("h00") @[Wb.scala 26:18]
    io.pcselecout <= io.pcselecin @[Wb.scala 28:17]
    node _T = eq(io.wbselect, UInt<1>("h01")) @[Wb.scala 30:20]
    when _T : @[Wb.scala 30:29]
      io.dataOut <= io.Aludatain @[Wb.scala 31:16]
      skip @[Wb.scala 30:29]
    else : @[Wb.scala 33:36]
      node _T_1 = eq(io.wbselect, UInt<1>("h00")) @[Wb.scala 33:27]
      when _T_1 : @[Wb.scala 33:36]
        io.dataOut <= io.datamemin @[Wb.scala 34:17]
        skip @[Wb.scala 33:36]
      else : @[Wb.scala 35:37]
        node _T_2 = eq(io.wbselect, UInt<2>("h02")) @[Wb.scala 35:28]
        when _T_2 : @[Wb.scala 35:37]
          node _io_dataOut_T = add(io.pcin, UInt<3>("h04")) @[Wb.scala 36:30]
          node _io_dataOut_T_1 = tail(_io_dataOut_T, 1) @[Wb.scala 36:30]
          io.dataOut <= _io_dataOut_T_1 @[Wb.scala 36:18]
          skip @[Wb.scala 35:37]
    io.Rdout <= io.Rd @[Wb.scala 39:11]
    io.Regwriteout <= io.Regwrite @[Wb.scala 40:17]
    
  module TopCore_5stage : 
    input clock : Clock
    input reset : Reset
    output io : {wbout : UInt<32>, pcout : UInt<32>, flip insin : UInt<32>}
    
    inst Fetch of Fetch @[TopCore_5stage.scala 16:21]
    Fetch.clock <= clock
    Fetch.reset <= reset
    inst Decode of Decode @[TopCore_5stage.scala 17:22]
    Decode.clock <= clock
    Decode.reset <= reset
    inst Execute of Execute @[TopCore_5stage.scala 18:23]
    Execute.clock <= clock
    Execute.reset <= reset
    inst Memory of memory @[TopCore_5stage.scala 19:22]
    Memory.clock <= clock
    Memory.reset <= reset
    inst Wb of Wb @[TopCore_5stage.scala 23:18]
    Wb.clock <= clock
    Wb.reset <= reset
    io.pcout <= Fetch.io.pcout @[TopCore_5stage.scala 25:12]
    Fetch.io.insin <= io.insin @[TopCore_5stage.scala 26:18]
    reg ins : UInt<32>, clock @[TopCore_5stage.scala 33:16]
    ins <= Fetch.io.ins @[TopCore_5stage.scala 34:6]
    Decode.io.ins <= ins @[TopCore_5stage.scala 35:16]
    reg pc : UInt<32>, clock @[TopCore_5stage.scala 36:15]
    pc <= Fetch.io.pcout @[TopCore_5stage.scala 37:5]
    Decode.io.pcin <= pc @[TopCore_5stage.scala 38:17]
    Fetch.io.aluout <= UInt<1>("h00") @[TopCore_5stage.scala 39:19]
    Fetch.io.pcselect <= UInt<1>("h00") @[TopCore_5stage.scala 40:20]
    Decode.io.RDin <= UInt<1>("h00") @[TopCore_5stage.scala 41:18]
    Decode.io.datain <= UInt<1>("h00") @[TopCore_5stage.scala 42:19]
    Decode.io.RegWritein <= UInt<1>("h00") @[TopCore_5stage.scala 43:24]
    Decode.io.dobranch <= UInt<1>("h00") @[TopCore_5stage.scala 44:21]
    Execute.io.pcin <= Decode.io.pcout @[TopCore_5stage.scala 67:18]
    Execute.io.RDin <= Decode.io.RD @[TopCore_5stage.scala 70:18]
    Execute.io.Imm <= Decode.io.Imm @[TopCore_5stage.scala 73:18]
    Execute.io.Instype <= Decode.io.Instype @[TopCore_5stage.scala 76:22]
    Execute.io.RegWritein <= Decode.io.RegWriteout @[TopCore_5stage.scala 79:24]
    Execute.io.MemWritein <= Decode.io.MemWrite @[TopCore_5stage.scala 82:25]
    Execute.io.funcin <= Decode.io.func @[TopCore_5stage.scala 85:20]
    Execute.io.wbselectin <= Decode.io.wbselect @[TopCore_5stage.scala 88:24]
    Execute.io.aluselect <= Decode.io.aluselect @[TopCore_5stage.scala 91:23]
    Execute.io.lengthselectin <= Decode.io.lengthselect @[TopCore_5stage.scala 94:28]
    Execute.io.fun3 <= Decode.io.btypefun @[TopCore_5stage.scala 97:19]
    Execute.io.pcselec <= Decode.io.pcselec @[TopCore_5stage.scala 100:21]
    Execute.io.isBtype <= Decode.io.btype @[TopCore_5stage.scala 103:21]
    Execute.io.jump <= Decode.io.jump @[TopCore_5stage.scala 106:19]
    Execute.io.readmemin <= Decode.io.readmem @[TopCore_5stage.scala 109:23]
    Execute.io.in_A <= Decode.io.Rs1out @[TopCore_5stage.scala 114:19]
    Execute.io.in_B <= Decode.io.Rs2out @[TopCore_5stage.scala 115:19]
    Memory.io.pcselecin <= Execute.io.pcselecout @[TopCore_5stage.scala 124:23]
    Memory.io.addr <= Execute.io.out @[TopCore_5stage.scala 127:17]
    Memory.io.pcin <= Execute.io.pcout @[TopCore_5stage.scala 130:17]
    Memory.io.regwritein <= Execute.io.RegWriteout @[TopCore_5stage.scala 133:23]
    Memory.io.Wen <= Execute.io.MemWriteout @[TopCore_5stage.scala 136:17]
    Memory.io.wbselectin <= Execute.io.wbselectout @[TopCore_5stage.scala 140:24]
    Memory.io.datain <= Execute.io.in_Bout @[TopCore_5stage.scala 144:19]
    Memory.io.fun3 <= Execute.io.lengthselectout @[TopCore_5stage.scala 148:18]
    Memory.io.readmem <= Execute.io.readmemout @[TopCore_5stage.scala 152:20]
    Memory.io.RDin <= Execute.io.RDout @[TopCore_5stage.scala 156:17]
    Wb.io.datamemin <= Memory.io.dmemdataout @[TopCore_5stage.scala 170:18]
    Wb.io.Aludatain <= Memory.io.aludataout @[TopCore_5stage.scala 174:18]
    Wb.io.pcin <= Memory.io.pcout @[TopCore_5stage.scala 178:13]
    Wb.io.wbselect <= Memory.io.wbselectout @[TopCore_5stage.scala 182:18]
    Wb.io.Rd <= Memory.io.RDOut @[TopCore_5stage.scala 186:11]
    Wb.io.Regwrite <= Memory.io.regwriteout @[TopCore_5stage.scala 190:17]
    Wb.io.pcselecin <= Memory.io.pcselecout @[TopCore_5stage.scala 195:19]
    Decode.io.RDin <= Wb.io.Rdout @[TopCore_5stage.scala 199:17]
    Decode.io.datain <= Wb.io.dataOut @[TopCore_5stage.scala 200:20]
    Fetch.io.pcselect <= Wb.io.pcselecout @[TopCore_5stage.scala 201:21]
    Decode.io.RegWritein <= Wb.io.Regwriteout @[TopCore_5stage.scala 202:24]
    io.wbout <= Wb.io.dataOut @[TopCore_5stage.scala 204:12]
    
  module CORETOP : 
    input clock : Clock
    input reset : UInt<1>
    output io : {out : UInt<32>}
    
    inst Memory of InstMem @[CORETOP.scala 12:22]
    Memory.clock <= clock
    Memory.reset <= reset
    inst Core of TopCore_5stage @[CORETOP.scala 13:20]
    Core.clock <= clock
    Core.reset <= reset
    Memory.io.addr <= Core.io.pcout @[CORETOP.scala 15:18]
    Core.io.insin <= Memory.io.inst @[CORETOP.scala 16:17]
    io.out <= Core.io.wbout @[CORETOP.scala 17:10]
    
