INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_code/fpga/cpu31_190424/cpu31_190424.sim/sim_1/impl/timing/sccomp_dataflow_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz_1_clk_wiz
INFO: [VRFC 10-311] analyzing module seg7x16
INFO: [VRFC 10-311] analyzing module top_cpu_7seg
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/MUX4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfiles
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/pc_hier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_hier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module imem_devide
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
