---
body_class: "sub-page-body"
layout: layouts/base.njk
title: "Physical Design Cells | VLSI Physical Design Hub"
description: "Purpose and usage of tap cells, endcaps, fillers, tie cells, and decap cells."
keywords: "tap cells, endcap, filler, tie cells, decap, physical design"
og_type: "article"
permalink: /pd_cells/
---

<header id="main-header">


        <a href="/" class="logo">VLSI <span>Hub</span></a>





        <nav class="page-nav" id="page-navigation">


            <a href="/">Home</a>


            <a href="/blog/">Blog</a>


            <a href="/work_sited/">Works Cited</a>


            <a href="/about/#about">About</a>


            <a href="/about/#contact">Contact</a>


        </nav>





        <button class="mobile-nav-toggle" aria-controls="page-navigation" aria-expanded="false">


            <span class="hamburger-line"></span>


            <span class="hamburger-line"></span>


            <span class="hamburger-line"></span>


        </button>


    </header>


    <main class="container">


        <article>


            <section class="hero-section scroll-reveal">


                <h1>Physical Design Cells</h1>


                <p>Non-functional cells that keep layouts legal and robust.</p>


            </section>





            <section class="scroll-reveal">


                <h2>Overview</h2>


                <p>Physical-only cells do not implement logic, but they are required for manufacturability and reliability. They close gaps, protect wells, and stabilize power.</p>


                <p>Ignoring these cells leads to DRC violations, latch-up risk, or power integrity issues.</p>


            </section>





            <section class="scroll-reveal">


                <h2>Common Cell Types</h2>


                <p>Tap cells and well ties maintain substrate and well biasing.</p>


                <p>Endcaps seal standard cell rows and avoid boundary DRC issues.</p>


                <p>Filler cells close spacing gaps and maintain metal density.</p>


                <p>Tie-high/low cells provide stable constants with proper isolation.</p>


                <p>Decap cells smooth dynamic IR drop near high-activity logic.</p>


            </section>





            <section class="scroll-reveal">


                <h2>Implementation Tips</h2>


                <p>Insert tap cells at foundry-specified intervals.</p>


                <p>Spread decaps near clock buffers and high toggle logic.</p>


                <p>Run DRC after physical-only cell insertion.</p>


            </section>





            <section class="scroll-reveal">


                <h2>Related Topics</h2>


                <ul>


                    <li><a href="/std_cell_types/">Standard Cell Types</a></li>


                    <li><a href="/pd_verification/">PD Verification</a></li>


                    <li><a href="/powerplan/">Power Plan</a></li>


                </ul>


            </section>





                        <section class="related-topics scroll-reveal">
                <h3>Related Topics</h3>
                <p>Use these connected concepts to move to the next stage in the physical design flow.</p>
                <ul class="related-links-grid">
                    <li><a href="/logic_synthesis/">Logic Synthesis</a></li>
                    <li><a href="/advanced_logic_synthesis/">Advanced Logic Synthesis</a></li>
                    <li><a href="/advanced_synthesis/">Advanced Synthesis</a></li>
                    <li><a href="/cmos_fundamentals/">CMOS Fundamentals</a></li>
                    <li><a href="/ccs_modeling/">CCS Modeling</a></li>
                    <li><a href="/delay_models/">Delay Models</a></li>
                    <li><a href="/std_cell_types/">Standard Cell Types</a></li>
                    <li><a href="/pd_inputs/">PD Inputs</a></li>
                </ul>
            </section>
            <section class="bottom-nav">


                <a href="/io_design/">


                    <span class="nav-label">&larr; Previous</span>


                    <span class="nav-title">I/O Design</span>


                </a>


                <a href="/pd_issues/" class="nav-next">


                    <span class="nav-label">Next &rarr;</span>


                    <span class="nav-title">Common PD Issues</span>


                </a>


            </section>


        </article>


    </main>


    <script src="/main.js" defer></script>