
STM32F767ZI_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000aa0  080001f8  080001f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  08000c98  08000c98  00010c98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000ca4  08000ca4  00010cac  2**0
                  CONTENTS
  4 .ARM          00000000  08000ca4  08000ca4  00010cac  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000ca4  08000cac  00010cac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000ca4  08000ca4  00010ca4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000ca8  08000ca8  00010ca8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010cac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000cac  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000cac  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00010cac  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00010cd6  2**0
                  CONTENTS, READONLY
 13 .debug_info   000010ee  00000000  00000000  00010d19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000003f0  00000000  00000000  00011e07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000118  00000000  00000000  000121f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000c4  00000000  00000000  00012310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000223d  00000000  00000000  000123d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001938  00000000  00000000  00014611  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00009870  00000000  00000000  00015f49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000038c  00000000  00000000  0001f7bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a5  00000000  00000000  0001fb48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000000 	.word	0x20000000
 8000214:	00000000 	.word	0x00000000
 8000218:	08000c80 	.word	0x08000c80

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000004 	.word	0x20000004
 8000234:	08000c80 	.word	0x08000c80

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <SPI2_GPIOInits>:
// PB13 --> SPI2_SCLK
// PB12 --> SPI2_NSS
// ALT function mode: 5

void SPI2_GPIOInits(void)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	b084      	sub	sp, #16
 800024c:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;
	SPIPins.pGPIOx = GPIOB;
 800024e:	4b14      	ldr	r3, [pc, #80]	; (80002a0 <SPI2_GPIOInits+0x58>)
 8000250:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000252:	2302      	movs	r3, #2
 8000254:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 8000256:	2305      	movs	r3, #5
 8000258:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 800025a:	2300      	movs	r3, #0
 800025c:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800025e:	2300      	movs	r3, #0
 8000260:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_HIGH;
 8000262:	2302      	movs	r3, #2
 8000264:	72bb      	strb	r3, [r7, #10]

	// SCLK
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 8000266:	230d      	movs	r3, #13
 8000268:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800026a:	1d3b      	adds	r3, r7, #4
 800026c:	4618      	mov	r0, r3
 800026e:	f000 f9a5 	bl	80005bc <GPIO_Init>

	// MOSI
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_15;
 8000272:	230f      	movs	r3, #15
 8000274:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000276:	1d3b      	adds	r3, r7, #4
 8000278:	4618      	mov	r0, r3
 800027a:	f000 f99f 	bl	80005bc <GPIO_Init>

	// MISO
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_14;
 800027e:	230e      	movs	r3, #14
 8000280:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000282:	1d3b      	adds	r3, r7, #4
 8000284:	4618      	mov	r0, r3
 8000286:	f000 f999 	bl	80005bc <GPIO_Init>

	// NSS
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 800028a:	230c      	movs	r3, #12
 800028c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800028e:	1d3b      	adds	r3, r7, #4
 8000290:	4618      	mov	r0, r3
 8000292:	f000 f993 	bl	80005bc <GPIO_Init>
}
 8000296:	bf00      	nop
 8000298:	3710      	adds	r7, #16
 800029a:	46bd      	mov	sp, r7
 800029c:	bd80      	pop	{r7, pc}
 800029e:	bf00      	nop
 80002a0:	40020400 	.word	0x40020400

080002a4 <SPI2_Inits>:

void SPI2_Inits(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b084      	sub	sp, #16
 80002a8:	af00      	add	r7, sp, #0
	SPI_Handle_t SPI2handle;
	SPI2handle.pSPIx = SPI2;
 80002aa:	4b0c      	ldr	r3, [pc, #48]	; (80002dc <SPI2_Inits+0x38>)
 80002ac:	607b      	str	r3, [r7, #4]
	SPI2handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 80002ae:	2301      	movs	r3, #1
 80002b0:	727b      	strb	r3, [r7, #9]
	SPI2handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 80002b2:	2301      	movs	r3, #1
 80002b4:	723b      	strb	r3, [r7, #8]
	SPI2handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV8; //Generates SCLK of 16MHz/8 = 2 MHz
 80002b6:	2302      	movs	r3, #2
 80002b8:	72bb      	strb	r3, [r7, #10]
	SPI2handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 80002ba:	2300      	movs	r3, #0
 80002bc:	72fb      	strb	r3, [r7, #11]
	SPI2handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 80002be:	2300      	movs	r3, #0
 80002c0:	733b      	strb	r3, [r7, #12]
	SPI2handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 80002c2:	2300      	movs	r3, #0
 80002c4:	737b      	strb	r3, [r7, #13]
	SPI2handle.SPIConfig.SPI_SSM = SPI_SSM_EN; //Software slave management enabled for NSS pin
 80002c6:	2301      	movs	r3, #1
 80002c8:	73bb      	strb	r3, [r7, #14]
	SPI_Init(&SPI2handle);
 80002ca:	1d3b      	adds	r3, r7, #4
 80002cc:	4618      	mov	r0, r3
 80002ce:	f000 fbc7 	bl	8000a60 <SPI_Init>

}
 80002d2:	bf00      	nop
 80002d4:	3710      	adds	r7, #16
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bd80      	pop	{r7, pc}
 80002da:	bf00      	nop
 80002dc:	40003800 	.word	0x40003800

080002e0 <main>:

int main(void)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b084      	sub	sp, #16
 80002e4:	af00      	add	r7, sp, #0
	char user_data[] = "Hello World";
 80002e6:	4a12      	ldr	r2, [pc, #72]	; (8000330 <main+0x50>)
 80002e8:	1d3b      	adds	r3, r7, #4
 80002ea:	ca07      	ldmia	r2, {r0, r1, r2}
 80002ec:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	//This function is used to initialize the GPIO pins to behave as SPI2 pins
	SPI2_GPIOInits();
 80002f0:	f7ff ffaa 	bl	8000248 <SPI2_GPIOInits>

	//This function is used to initialize the SPI2 peripheral parameters
	SPI2_Inits();
 80002f4:	f7ff ffd6 	bl	80002a4 <SPI2_Inits>

	//This makes NSS signal internally high and avoids MODF error
	SPI_SSIConfig(SPI2, ENABLE);
 80002f8:	2101      	movs	r1, #1
 80002fa:	480e      	ldr	r0, [pc, #56]	; (8000334 <main+0x54>)
 80002fc:	f000 fc66 	bl	8000bcc <SPI_SSIConfig>

	//This makes NSS signal internally high and avoids MODF error
	SPI_SSOEConfig(SPI2, ENABLE);
 8000300:	2101      	movs	r1, #1
 8000302:	480c      	ldr	r0, [pc, #48]	; (8000334 <main+0x54>)
 8000304:	f000 fc7d 	bl	8000c02 <SPI_SSOEConfig>

	//Enable the SPI2 peripheral
	SPI_PeripheralControl(SPI2, ENABLE);
 8000308:	2101      	movs	r1, #1
 800030a:	480a      	ldr	r0, [pc, #40]	; (8000334 <main+0x54>)
 800030c:	f000 fc43 	bl	8000b96 <SPI_PeripheralControl>

	//Send data
	SPI_SendData(SPI2, (uint8_t*)user_data, strlen(user_data));
 8000310:	1d3b      	adds	r3, r7, #4
 8000312:	4618      	mov	r0, r3
 8000314:	f7ff ff90 	bl	8000238 <strlen>
 8000318:	4602      	mov	r2, r0
 800031a:	1d3b      	adds	r3, r7, #4
 800031c:	4619      	mov	r1, r3
 800031e:	4805      	ldr	r0, [pc, #20]	; (8000334 <main+0x54>)
 8000320:	f000 fc05 	bl	8000b2e <SPI_SendData>

	SPI_PeripheralControl(SPI2, DISABLE);
 8000324:	2100      	movs	r1, #0
 8000326:	4803      	ldr	r0, [pc, #12]	; (8000334 <main+0x54>)
 8000328:	f000 fc35 	bl	8000b96 <SPI_PeripheralControl>


	while(1);
 800032c:	e7fe      	b.n	800032c <main+0x4c>
 800032e:	bf00      	nop
 8000330:	08000c98 	.word	0x08000c98
 8000334:	40003800 	.word	0x40003800

08000338 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000338:	480d      	ldr	r0, [pc, #52]	; (8000370 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800033a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800033c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000340:	480c      	ldr	r0, [pc, #48]	; (8000374 <LoopForever+0x6>)
  ldr r1, =_edata
 8000342:	490d      	ldr	r1, [pc, #52]	; (8000378 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000344:	4a0d      	ldr	r2, [pc, #52]	; (800037c <LoopForever+0xe>)
  movs r3, #0
 8000346:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000348:	e002      	b.n	8000350 <LoopCopyDataInit>

0800034a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800034a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800034c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800034e:	3304      	adds	r3, #4

08000350 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000350:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000352:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000354:	d3f9      	bcc.n	800034a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000356:	4a0a      	ldr	r2, [pc, #40]	; (8000380 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000358:	4c0a      	ldr	r4, [pc, #40]	; (8000384 <LoopForever+0x16>)
  movs r3, #0
 800035a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800035c:	e001      	b.n	8000362 <LoopFillZerobss>

0800035e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800035e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000360:	3204      	adds	r2, #4

08000362 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000362:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000364:	d3fb      	bcc.n	800035e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000366:	f000 fc67 	bl	8000c38 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800036a:	f7ff ffb9 	bl	80002e0 <main>

0800036e <LoopForever>:

LoopForever:
  b LoopForever
 800036e:	e7fe      	b.n	800036e <LoopForever>
  ldr   r0, =_estack
 8000370:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000374:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000378:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800037c:	08000cac 	.word	0x08000cac
  ldr r2, =_sbss
 8000380:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000384:	2000001c 	.word	0x2000001c

08000388 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000388:	e7fe      	b.n	8000388 <ADC_IRQHandler>
	...

0800038c <GPIO_PeriClockControl>:
 * @return				- none
 *
 * @Note 				- none
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 800038c:	b480      	push	{r7}
 800038e:	b083      	sub	sp, #12
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
 8000394:	460b      	mov	r3, r1
 8000396:	70fb      	strb	r3, [r7, #3]
	if (EnorDi == ENABLE)
 8000398:	78fb      	ldrb	r3, [r7, #3]
 800039a:	2b01      	cmp	r3, #1
 800039c:	d178      	bne.n	8000490 <GPIO_PeriClockControl+0x104>
	{
		if (pGPIOx == GPIOA)
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	4a7a      	ldr	r2, [pc, #488]	; (800058c <GPIO_PeriClockControl+0x200>)
 80003a2:	4293      	cmp	r3, r2
 80003a4:	d106      	bne.n	80003b4 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 80003a6:	4b7a      	ldr	r3, [pc, #488]	; (8000590 <GPIO_PeriClockControl+0x204>)
 80003a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003aa:	4a79      	ldr	r2, [pc, #484]	; (8000590 <GPIO_PeriClockControl+0x204>)
 80003ac:	f043 0301 	orr.w	r3, r3, #1
 80003b0:	6313      	str	r3, [r2, #48]	; 0x30
		else if (pGPIOx == GPIOK)
		{
			GPIOK_PCLK_DI();
		}
	}
}
 80003b2:	e0e5      	b.n	8000580 <GPIO_PeriClockControl+0x1f4>
		else if (pGPIOx == GPIOB)
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	4a77      	ldr	r2, [pc, #476]	; (8000594 <GPIO_PeriClockControl+0x208>)
 80003b8:	4293      	cmp	r3, r2
 80003ba:	d106      	bne.n	80003ca <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 80003bc:	4b74      	ldr	r3, [pc, #464]	; (8000590 <GPIO_PeriClockControl+0x204>)
 80003be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003c0:	4a73      	ldr	r2, [pc, #460]	; (8000590 <GPIO_PeriClockControl+0x204>)
 80003c2:	f043 0302 	orr.w	r3, r3, #2
 80003c6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003c8:	e0da      	b.n	8000580 <GPIO_PeriClockControl+0x1f4>
		else if (pGPIOx == GPIOC)
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	4a72      	ldr	r2, [pc, #456]	; (8000598 <GPIO_PeriClockControl+0x20c>)
 80003ce:	4293      	cmp	r3, r2
 80003d0:	d106      	bne.n	80003e0 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 80003d2:	4b6f      	ldr	r3, [pc, #444]	; (8000590 <GPIO_PeriClockControl+0x204>)
 80003d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003d6:	4a6e      	ldr	r2, [pc, #440]	; (8000590 <GPIO_PeriClockControl+0x204>)
 80003d8:	f043 0304 	orr.w	r3, r3, #4
 80003dc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003de:	e0cf      	b.n	8000580 <GPIO_PeriClockControl+0x1f4>
		else if (pGPIOx == GPIOD)
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	4a6e      	ldr	r2, [pc, #440]	; (800059c <GPIO_PeriClockControl+0x210>)
 80003e4:	4293      	cmp	r3, r2
 80003e6:	d106      	bne.n	80003f6 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 80003e8:	4b69      	ldr	r3, [pc, #420]	; (8000590 <GPIO_PeriClockControl+0x204>)
 80003ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003ec:	4a68      	ldr	r2, [pc, #416]	; (8000590 <GPIO_PeriClockControl+0x204>)
 80003ee:	f043 0308 	orr.w	r3, r3, #8
 80003f2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003f4:	e0c4      	b.n	8000580 <GPIO_PeriClockControl+0x1f4>
		else if (pGPIOx == GPIOE)
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	4a69      	ldr	r2, [pc, #420]	; (80005a0 <GPIO_PeriClockControl+0x214>)
 80003fa:	4293      	cmp	r3, r2
 80003fc:	d106      	bne.n	800040c <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 80003fe:	4b64      	ldr	r3, [pc, #400]	; (8000590 <GPIO_PeriClockControl+0x204>)
 8000400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000402:	4a63      	ldr	r2, [pc, #396]	; (8000590 <GPIO_PeriClockControl+0x204>)
 8000404:	f043 0310 	orr.w	r3, r3, #16
 8000408:	6313      	str	r3, [r2, #48]	; 0x30
}
 800040a:	e0b9      	b.n	8000580 <GPIO_PeriClockControl+0x1f4>
		else if (pGPIOx == GPIOF)
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	4a65      	ldr	r2, [pc, #404]	; (80005a4 <GPIO_PeriClockControl+0x218>)
 8000410:	4293      	cmp	r3, r2
 8000412:	d106      	bne.n	8000422 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000414:	4b5e      	ldr	r3, [pc, #376]	; (8000590 <GPIO_PeriClockControl+0x204>)
 8000416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000418:	4a5d      	ldr	r2, [pc, #372]	; (8000590 <GPIO_PeriClockControl+0x204>)
 800041a:	f043 0320 	orr.w	r3, r3, #32
 800041e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000420:	e0ae      	b.n	8000580 <GPIO_PeriClockControl+0x1f4>
		else if (pGPIOx == GPIOG)
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	4a60      	ldr	r2, [pc, #384]	; (80005a8 <GPIO_PeriClockControl+0x21c>)
 8000426:	4293      	cmp	r3, r2
 8000428:	d106      	bne.n	8000438 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 800042a:	4b59      	ldr	r3, [pc, #356]	; (8000590 <GPIO_PeriClockControl+0x204>)
 800042c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800042e:	4a58      	ldr	r2, [pc, #352]	; (8000590 <GPIO_PeriClockControl+0x204>)
 8000430:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000434:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000436:	e0a3      	b.n	8000580 <GPIO_PeriClockControl+0x1f4>
		else if (pGPIOx == GPIOH)
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	4a5c      	ldr	r2, [pc, #368]	; (80005ac <GPIO_PeriClockControl+0x220>)
 800043c:	4293      	cmp	r3, r2
 800043e:	d106      	bne.n	800044e <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 8000440:	4b53      	ldr	r3, [pc, #332]	; (8000590 <GPIO_PeriClockControl+0x204>)
 8000442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000444:	4a52      	ldr	r2, [pc, #328]	; (8000590 <GPIO_PeriClockControl+0x204>)
 8000446:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800044a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800044c:	e098      	b.n	8000580 <GPIO_PeriClockControl+0x1f4>
		else if (pGPIOx == GPIOI)
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	4a57      	ldr	r2, [pc, #348]	; (80005b0 <GPIO_PeriClockControl+0x224>)
 8000452:	4293      	cmp	r3, r2
 8000454:	d106      	bne.n	8000464 <GPIO_PeriClockControl+0xd8>
			GPIOI_PCLK_EN();
 8000456:	4b4e      	ldr	r3, [pc, #312]	; (8000590 <GPIO_PeriClockControl+0x204>)
 8000458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800045a:	4a4d      	ldr	r2, [pc, #308]	; (8000590 <GPIO_PeriClockControl+0x204>)
 800045c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000460:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000462:	e08d      	b.n	8000580 <GPIO_PeriClockControl+0x1f4>
		else if (pGPIOx == GPIOJ)
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	4a53      	ldr	r2, [pc, #332]	; (80005b4 <GPIO_PeriClockControl+0x228>)
 8000468:	4293      	cmp	r3, r2
 800046a:	d106      	bne.n	800047a <GPIO_PeriClockControl+0xee>
			GPIOJ_PCLK_EN();
 800046c:	4b48      	ldr	r3, [pc, #288]	; (8000590 <GPIO_PeriClockControl+0x204>)
 800046e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000470:	4a47      	ldr	r2, [pc, #284]	; (8000590 <GPIO_PeriClockControl+0x204>)
 8000472:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000476:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000478:	e082      	b.n	8000580 <GPIO_PeriClockControl+0x1f4>
		else if (pGPIOx == GPIOK)
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	4a4e      	ldr	r2, [pc, #312]	; (80005b8 <GPIO_PeriClockControl+0x22c>)
 800047e:	4293      	cmp	r3, r2
 8000480:	d17e      	bne.n	8000580 <GPIO_PeriClockControl+0x1f4>
			GPIOK_PCLK_EN();
 8000482:	4b43      	ldr	r3, [pc, #268]	; (8000590 <GPIO_PeriClockControl+0x204>)
 8000484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000486:	4a42      	ldr	r2, [pc, #264]	; (8000590 <GPIO_PeriClockControl+0x204>)
 8000488:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800048c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800048e:	e077      	b.n	8000580 <GPIO_PeriClockControl+0x1f4>
		if (pGPIOx == GPIOA)
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	4a3e      	ldr	r2, [pc, #248]	; (800058c <GPIO_PeriClockControl+0x200>)
 8000494:	4293      	cmp	r3, r2
 8000496:	d106      	bne.n	80004a6 <GPIO_PeriClockControl+0x11a>
			GPIOA_PCLK_DI();
 8000498:	4b3d      	ldr	r3, [pc, #244]	; (8000590 <GPIO_PeriClockControl+0x204>)
 800049a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800049c:	4a3c      	ldr	r2, [pc, #240]	; (8000590 <GPIO_PeriClockControl+0x204>)
 800049e:	f023 0301 	bic.w	r3, r3, #1
 80004a2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004a4:	e06c      	b.n	8000580 <GPIO_PeriClockControl+0x1f4>
		else if (pGPIOx == GPIOB)
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	4a3a      	ldr	r2, [pc, #232]	; (8000594 <GPIO_PeriClockControl+0x208>)
 80004aa:	4293      	cmp	r3, r2
 80004ac:	d106      	bne.n	80004bc <GPIO_PeriClockControl+0x130>
			GPIOB_PCLK_DI();
 80004ae:	4b38      	ldr	r3, [pc, #224]	; (8000590 <GPIO_PeriClockControl+0x204>)
 80004b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004b2:	4a37      	ldr	r2, [pc, #220]	; (8000590 <GPIO_PeriClockControl+0x204>)
 80004b4:	f023 0302 	bic.w	r3, r3, #2
 80004b8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004ba:	e061      	b.n	8000580 <GPIO_PeriClockControl+0x1f4>
		else if (pGPIOx == GPIOC)
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	4a36      	ldr	r2, [pc, #216]	; (8000598 <GPIO_PeriClockControl+0x20c>)
 80004c0:	4293      	cmp	r3, r2
 80004c2:	d106      	bne.n	80004d2 <GPIO_PeriClockControl+0x146>
			GPIOC_PCLK_DI();
 80004c4:	4b32      	ldr	r3, [pc, #200]	; (8000590 <GPIO_PeriClockControl+0x204>)
 80004c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004c8:	4a31      	ldr	r2, [pc, #196]	; (8000590 <GPIO_PeriClockControl+0x204>)
 80004ca:	f023 0304 	bic.w	r3, r3, #4
 80004ce:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004d0:	e056      	b.n	8000580 <GPIO_PeriClockControl+0x1f4>
		else if (pGPIOx == GPIOD)
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	4a31      	ldr	r2, [pc, #196]	; (800059c <GPIO_PeriClockControl+0x210>)
 80004d6:	4293      	cmp	r3, r2
 80004d8:	d106      	bne.n	80004e8 <GPIO_PeriClockControl+0x15c>
			GPIOD_PCLK_DI();
 80004da:	4b2d      	ldr	r3, [pc, #180]	; (8000590 <GPIO_PeriClockControl+0x204>)
 80004dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004de:	4a2c      	ldr	r2, [pc, #176]	; (8000590 <GPIO_PeriClockControl+0x204>)
 80004e0:	f023 0308 	bic.w	r3, r3, #8
 80004e4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004e6:	e04b      	b.n	8000580 <GPIO_PeriClockControl+0x1f4>
		else if (pGPIOx == GPIOE)
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	4a2d      	ldr	r2, [pc, #180]	; (80005a0 <GPIO_PeriClockControl+0x214>)
 80004ec:	4293      	cmp	r3, r2
 80004ee:	d106      	bne.n	80004fe <GPIO_PeriClockControl+0x172>
			GPIOE_PCLK_DI();
 80004f0:	4b27      	ldr	r3, [pc, #156]	; (8000590 <GPIO_PeriClockControl+0x204>)
 80004f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004f4:	4a26      	ldr	r2, [pc, #152]	; (8000590 <GPIO_PeriClockControl+0x204>)
 80004f6:	f023 0310 	bic.w	r3, r3, #16
 80004fa:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004fc:	e040      	b.n	8000580 <GPIO_PeriClockControl+0x1f4>
		else if (pGPIOx == GPIOF)
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	4a28      	ldr	r2, [pc, #160]	; (80005a4 <GPIO_PeriClockControl+0x218>)
 8000502:	4293      	cmp	r3, r2
 8000504:	d106      	bne.n	8000514 <GPIO_PeriClockControl+0x188>
			GPIOF_PCLK_DI();
 8000506:	4b22      	ldr	r3, [pc, #136]	; (8000590 <GPIO_PeriClockControl+0x204>)
 8000508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800050a:	4a21      	ldr	r2, [pc, #132]	; (8000590 <GPIO_PeriClockControl+0x204>)
 800050c:	f023 0320 	bic.w	r3, r3, #32
 8000510:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000512:	e035      	b.n	8000580 <GPIO_PeriClockControl+0x1f4>
		else if (pGPIOx == GPIOG)
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	4a24      	ldr	r2, [pc, #144]	; (80005a8 <GPIO_PeriClockControl+0x21c>)
 8000518:	4293      	cmp	r3, r2
 800051a:	d106      	bne.n	800052a <GPIO_PeriClockControl+0x19e>
			GPIOG_PCLK_DI();
 800051c:	4b1c      	ldr	r3, [pc, #112]	; (8000590 <GPIO_PeriClockControl+0x204>)
 800051e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000520:	4a1b      	ldr	r2, [pc, #108]	; (8000590 <GPIO_PeriClockControl+0x204>)
 8000522:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000526:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000528:	e02a      	b.n	8000580 <GPIO_PeriClockControl+0x1f4>
		else if (pGPIOx == GPIOH)
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	4a1f      	ldr	r2, [pc, #124]	; (80005ac <GPIO_PeriClockControl+0x220>)
 800052e:	4293      	cmp	r3, r2
 8000530:	d106      	bne.n	8000540 <GPIO_PeriClockControl+0x1b4>
			GPIOH_PCLK_DI();
 8000532:	4b17      	ldr	r3, [pc, #92]	; (8000590 <GPIO_PeriClockControl+0x204>)
 8000534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000536:	4a16      	ldr	r2, [pc, #88]	; (8000590 <GPIO_PeriClockControl+0x204>)
 8000538:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800053c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800053e:	e01f      	b.n	8000580 <GPIO_PeriClockControl+0x1f4>
		else if (pGPIOx == GPIOI)
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	4a1b      	ldr	r2, [pc, #108]	; (80005b0 <GPIO_PeriClockControl+0x224>)
 8000544:	4293      	cmp	r3, r2
 8000546:	d106      	bne.n	8000556 <GPIO_PeriClockControl+0x1ca>
			GPIOI_PCLK_DI();
 8000548:	4b11      	ldr	r3, [pc, #68]	; (8000590 <GPIO_PeriClockControl+0x204>)
 800054a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800054c:	4a10      	ldr	r2, [pc, #64]	; (8000590 <GPIO_PeriClockControl+0x204>)
 800054e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000552:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000554:	e014      	b.n	8000580 <GPIO_PeriClockControl+0x1f4>
		else if (pGPIOx == GPIOJ)
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	4a16      	ldr	r2, [pc, #88]	; (80005b4 <GPIO_PeriClockControl+0x228>)
 800055a:	4293      	cmp	r3, r2
 800055c:	d106      	bne.n	800056c <GPIO_PeriClockControl+0x1e0>
			GPIOJ_PCLK_DI();
 800055e:	4b0c      	ldr	r3, [pc, #48]	; (8000590 <GPIO_PeriClockControl+0x204>)
 8000560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000562:	4a0b      	ldr	r2, [pc, #44]	; (8000590 <GPIO_PeriClockControl+0x204>)
 8000564:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000568:	6313      	str	r3, [r2, #48]	; 0x30
}
 800056a:	e009      	b.n	8000580 <GPIO_PeriClockControl+0x1f4>
		else if (pGPIOx == GPIOK)
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	4a12      	ldr	r2, [pc, #72]	; (80005b8 <GPIO_PeriClockControl+0x22c>)
 8000570:	4293      	cmp	r3, r2
 8000572:	d105      	bne.n	8000580 <GPIO_PeriClockControl+0x1f4>
			GPIOK_PCLK_DI();
 8000574:	4b06      	ldr	r3, [pc, #24]	; (8000590 <GPIO_PeriClockControl+0x204>)
 8000576:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000578:	4a05      	ldr	r2, [pc, #20]	; (8000590 <GPIO_PeriClockControl+0x204>)
 800057a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800057e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000580:	bf00      	nop
 8000582:	370c      	adds	r7, #12
 8000584:	46bd      	mov	sp, r7
 8000586:	bc80      	pop	{r7}
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	40020000 	.word	0x40020000
 8000590:	40023800 	.word	0x40023800
 8000594:	40020400 	.word	0x40020400
 8000598:	40020800 	.word	0x40020800
 800059c:	40020c00 	.word	0x40020c00
 80005a0:	40021000 	.word	0x40021000
 80005a4:	40021400 	.word	0x40021400
 80005a8:	40021800 	.word	0x40021800
 80005ac:	40021c00 	.word	0x40021c00
 80005b0:	40022000 	.word	0x40022000
 80005b4:	40022400 	.word	0x40022400
 80005b8:	40022800 	.word	0x40022800

080005bc <GPIO_Init>:
 * @return				- none
 *
 * @Note 				- none
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b086      	sub	sp, #24
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0; //temp register
 80005c4:	2300      	movs	r3, #0
 80005c6:	617b      	str	r3, [r7, #20]

	//Enable the peripheral clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	2101      	movs	r1, #1
 80005ce:	4618      	mov	r0, r3
 80005d0:	f7ff fedc 	bl	800038c <GPIO_PeriClockControl>

	//1. Configure the mode of the GPIO pin
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	795b      	ldrb	r3, [r3, #5]
 80005d8:	2b03      	cmp	r3, #3
 80005da:	d81f      	bhi.n	800061c <GPIO_Init+0x60>
	{
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	795b      	ldrb	r3, [r3, #5]
 80005e0:	461a      	mov	r2, r3
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	791b      	ldrb	r3, [r3, #4]
 80005e6:	005b      	lsls	r3, r3, #1
 80005e8:	fa02 f303 	lsl.w	r3, r2, r3
 80005ec:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //Clearing
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	689a      	ldr	r2, [r3, #8]
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	791b      	ldrb	r3, [r3, #4]
 80005f8:	4619      	mov	r1, r3
 80005fa:	2303      	movs	r3, #3
 80005fc:	408b      	lsls	r3, r1
 80005fe:	43db      	mvns	r3, r3
 8000600:	4619      	mov	r1, r3
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	400a      	ands	r2, r1
 8000608:	609a      	str	r2, [r3, #8]
		pGPIOHandle->pGPIOx->MODER |= temp; //Setting
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	6819      	ldr	r1, [r3, #0]
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	697a      	ldr	r2, [r7, #20]
 8000616:	430a      	orrs	r2, r1
 8000618:	601a      	str	r2, [r3, #0]
 800061a:	e0dc      	b.n	80007d6 <GPIO_Init+0x21a>
	}
	else /* Interrupt mode */
	{

		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	795b      	ldrb	r3, [r3, #5]
 8000620:	2b04      	cmp	r3, #4
 8000622:	d117      	bne.n	8000654 <GPIO_Init+0x98>
		{
			//1.Configure the FTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000624:	4b51      	ldr	r3, [pc, #324]	; (800076c <GPIO_Init+0x1b0>)
 8000626:	68db      	ldr	r3, [r3, #12]
 8000628:	687a      	ldr	r2, [r7, #4]
 800062a:	7912      	ldrb	r2, [r2, #4]
 800062c:	4611      	mov	r1, r2
 800062e:	2201      	movs	r2, #1
 8000630:	408a      	lsls	r2, r1
 8000632:	4611      	mov	r1, r2
 8000634:	4a4d      	ldr	r2, [pc, #308]	; (800076c <GPIO_Init+0x1b0>)
 8000636:	430b      	orrs	r3, r1
 8000638:	60d3      	str	r3, [r2, #12]
			//Clear corresponding RTSR bit
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800063a:	4b4c      	ldr	r3, [pc, #304]	; (800076c <GPIO_Init+0x1b0>)
 800063c:	689b      	ldr	r3, [r3, #8]
 800063e:	687a      	ldr	r2, [r7, #4]
 8000640:	7912      	ldrb	r2, [r2, #4]
 8000642:	4611      	mov	r1, r2
 8000644:	2201      	movs	r2, #1
 8000646:	408a      	lsls	r2, r1
 8000648:	43d2      	mvns	r2, r2
 800064a:	4611      	mov	r1, r2
 800064c:	4a47      	ldr	r2, [pc, #284]	; (800076c <GPIO_Init+0x1b0>)
 800064e:	400b      	ands	r3, r1
 8000650:	6093      	str	r3, [r2, #8]
 8000652:	e035      	b.n	80006c0 <GPIO_Init+0x104>
		}
		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	795b      	ldrb	r3, [r3, #5]
 8000658:	2b05      	cmp	r3, #5
 800065a:	d117      	bne.n	800068c <GPIO_Init+0xd0>
		{
			//1.Configure the RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800065c:	4b43      	ldr	r3, [pc, #268]	; (800076c <GPIO_Init+0x1b0>)
 800065e:	689b      	ldr	r3, [r3, #8]
 8000660:	687a      	ldr	r2, [r7, #4]
 8000662:	7912      	ldrb	r2, [r2, #4]
 8000664:	4611      	mov	r1, r2
 8000666:	2201      	movs	r2, #1
 8000668:	408a      	lsls	r2, r1
 800066a:	4611      	mov	r1, r2
 800066c:	4a3f      	ldr	r2, [pc, #252]	; (800076c <GPIO_Init+0x1b0>)
 800066e:	430b      	orrs	r3, r1
 8000670:	6093      	str	r3, [r2, #8]
			//Clear corresponding FTSR bit
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000672:	4b3e      	ldr	r3, [pc, #248]	; (800076c <GPIO_Init+0x1b0>)
 8000674:	68db      	ldr	r3, [r3, #12]
 8000676:	687a      	ldr	r2, [r7, #4]
 8000678:	7912      	ldrb	r2, [r2, #4]
 800067a:	4611      	mov	r1, r2
 800067c:	2201      	movs	r2, #1
 800067e:	408a      	lsls	r2, r1
 8000680:	43d2      	mvns	r2, r2
 8000682:	4611      	mov	r1, r2
 8000684:	4a39      	ldr	r2, [pc, #228]	; (800076c <GPIO_Init+0x1b0>)
 8000686:	400b      	ands	r3, r1
 8000688:	60d3      	str	r3, [r2, #12]
 800068a:	e019      	b.n	80006c0 <GPIO_Init+0x104>
		}
		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	795b      	ldrb	r3, [r3, #5]
 8000690:	2b06      	cmp	r3, #6
 8000692:	d115      	bne.n	80006c0 <GPIO_Init+0x104>
		{
			//1.Configure both FTSR and RTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000694:	4b35      	ldr	r3, [pc, #212]	; (800076c <GPIO_Init+0x1b0>)
 8000696:	68db      	ldr	r3, [r3, #12]
 8000698:	687a      	ldr	r2, [r7, #4]
 800069a:	7912      	ldrb	r2, [r2, #4]
 800069c:	4611      	mov	r1, r2
 800069e:	2201      	movs	r2, #1
 80006a0:	408a      	lsls	r2, r1
 80006a2:	4611      	mov	r1, r2
 80006a4:	4a31      	ldr	r2, [pc, #196]	; (800076c <GPIO_Init+0x1b0>)
 80006a6:	430b      	orrs	r3, r1
 80006a8:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006aa:	4b30      	ldr	r3, [pc, #192]	; (800076c <GPIO_Init+0x1b0>)
 80006ac:	689b      	ldr	r3, [r3, #8]
 80006ae:	687a      	ldr	r2, [r7, #4]
 80006b0:	7912      	ldrb	r2, [r2, #4]
 80006b2:	4611      	mov	r1, r2
 80006b4:	2201      	movs	r2, #1
 80006b6:	408a      	lsls	r2, r1
 80006b8:	4611      	mov	r1, r2
 80006ba:	4a2c      	ldr	r2, [pc, #176]	; (800076c <GPIO_Init+0x1b0>)
 80006bc:	430b      	orrs	r3, r1
 80006be:	6093      	str	r3, [r2, #8]
		}

		//2.Configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	791b      	ldrb	r3, [r3, #4]
 80006c4:	089b      	lsrs	r3, r3, #2
 80006c6:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	791b      	ldrb	r3, [r3, #4]
 80006cc:	f003 0303 	and.w	r3, r3, #3
 80006d0:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	4a26      	ldr	r2, [pc, #152]	; (8000770 <GPIO_Init+0x1b4>)
 80006d8:	4293      	cmp	r3, r2
 80006da:	d05f      	beq.n	800079c <GPIO_Init+0x1e0>
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	4a24      	ldr	r2, [pc, #144]	; (8000774 <GPIO_Init+0x1b8>)
 80006e2:	4293      	cmp	r3, r2
 80006e4:	d040      	beq.n	8000768 <GPIO_Init+0x1ac>
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	4a23      	ldr	r2, [pc, #140]	; (8000778 <GPIO_Init+0x1bc>)
 80006ec:	4293      	cmp	r3, r2
 80006ee:	d039      	beq.n	8000764 <GPIO_Init+0x1a8>
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4a21      	ldr	r2, [pc, #132]	; (800077c <GPIO_Init+0x1c0>)
 80006f6:	4293      	cmp	r3, r2
 80006f8:	d032      	beq.n	8000760 <GPIO_Init+0x1a4>
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	4a20      	ldr	r2, [pc, #128]	; (8000780 <GPIO_Init+0x1c4>)
 8000700:	4293      	cmp	r3, r2
 8000702:	d02b      	beq.n	800075c <GPIO_Init+0x1a0>
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4a1e      	ldr	r2, [pc, #120]	; (8000784 <GPIO_Init+0x1c8>)
 800070a:	4293      	cmp	r3, r2
 800070c:	d024      	beq.n	8000758 <GPIO_Init+0x19c>
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	4a1d      	ldr	r2, [pc, #116]	; (8000788 <GPIO_Init+0x1cc>)
 8000714:	4293      	cmp	r3, r2
 8000716:	d01d      	beq.n	8000754 <GPIO_Init+0x198>
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a1b      	ldr	r2, [pc, #108]	; (800078c <GPIO_Init+0x1d0>)
 800071e:	4293      	cmp	r3, r2
 8000720:	d016      	beq.n	8000750 <GPIO_Init+0x194>
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	4a1a      	ldr	r2, [pc, #104]	; (8000790 <GPIO_Init+0x1d4>)
 8000728:	4293      	cmp	r3, r2
 800072a:	d00f      	beq.n	800074c <GPIO_Init+0x190>
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	4a18      	ldr	r2, [pc, #96]	; (8000794 <GPIO_Init+0x1d8>)
 8000732:	4293      	cmp	r3, r2
 8000734:	d008      	beq.n	8000748 <GPIO_Init+0x18c>
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	4a17      	ldr	r2, [pc, #92]	; (8000798 <GPIO_Init+0x1dc>)
 800073c:	4293      	cmp	r3, r2
 800073e:	d101      	bne.n	8000744 <GPIO_Init+0x188>
 8000740:	230a      	movs	r3, #10
 8000742:	e02c      	b.n	800079e <GPIO_Init+0x1e2>
 8000744:	2300      	movs	r3, #0
 8000746:	e02a      	b.n	800079e <GPIO_Init+0x1e2>
 8000748:	2309      	movs	r3, #9
 800074a:	e028      	b.n	800079e <GPIO_Init+0x1e2>
 800074c:	2308      	movs	r3, #8
 800074e:	e026      	b.n	800079e <GPIO_Init+0x1e2>
 8000750:	2307      	movs	r3, #7
 8000752:	e024      	b.n	800079e <GPIO_Init+0x1e2>
 8000754:	2306      	movs	r3, #6
 8000756:	e022      	b.n	800079e <GPIO_Init+0x1e2>
 8000758:	2305      	movs	r3, #5
 800075a:	e020      	b.n	800079e <GPIO_Init+0x1e2>
 800075c:	2304      	movs	r3, #4
 800075e:	e01e      	b.n	800079e <GPIO_Init+0x1e2>
 8000760:	2303      	movs	r3, #3
 8000762:	e01c      	b.n	800079e <GPIO_Init+0x1e2>
 8000764:	2302      	movs	r3, #2
 8000766:	e01a      	b.n	800079e <GPIO_Init+0x1e2>
 8000768:	2301      	movs	r3, #1
 800076a:	e018      	b.n	800079e <GPIO_Init+0x1e2>
 800076c:	40013c00 	.word	0x40013c00
 8000770:	40020000 	.word	0x40020000
 8000774:	40020400 	.word	0x40020400
 8000778:	40020800 	.word	0x40020800
 800077c:	40020c00 	.word	0x40020c00
 8000780:	40021000 	.word	0x40021000
 8000784:	40021400 	.word	0x40021400
 8000788:	40021800 	.word	0x40021800
 800078c:	40021c00 	.word	0x40021c00
 8000790:	40022000 	.word	0x40022000
 8000794:	40022400 	.word	0x40022400
 8000798:	40022800 	.word	0x40022800
 800079c:	2300      	movs	r3, #0
 800079e:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 80007a0:	4b5c      	ldr	r3, [pc, #368]	; (8000914 <GPIO_Init+0x358>)
 80007a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007a4:	4a5b      	ldr	r2, [pc, #364]	; (8000914 <GPIO_Init+0x358>)
 80007a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007aa:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1] = portcode <<(temp2 * 4);
 80007ac:	7c7a      	ldrb	r2, [r7, #17]
 80007ae:	7cbb      	ldrb	r3, [r7, #18]
 80007b0:	009b      	lsls	r3, r3, #2
 80007b2:	fa02 f103 	lsl.w	r1, r2, r3
 80007b6:	4a58      	ldr	r2, [pc, #352]	; (8000918 <GPIO_Init+0x35c>)
 80007b8:	7cfb      	ldrb	r3, [r7, #19]
 80007ba:	3302      	adds	r3, #2
 80007bc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3.Enable the exti interrupt delivery using IMR
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 80007c0:	4b56      	ldr	r3, [pc, #344]	; (800091c <GPIO_Init+0x360>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	687a      	ldr	r2, [r7, #4]
 80007c6:	7912      	ldrb	r2, [r2, #4]
 80007c8:	4611      	mov	r1, r2
 80007ca:	2201      	movs	r2, #1
 80007cc:	408a      	lsls	r2, r1
 80007ce:	4611      	mov	r1, r2
 80007d0:	4a52      	ldr	r2, [pc, #328]	; (800091c <GPIO_Init+0x360>)
 80007d2:	430b      	orrs	r3, r1
 80007d4:	6013      	str	r3, [r2, #0]

	}
	temp = 0;
 80007d6:	2300      	movs	r3, #0
 80007d8:	617b      	str	r3, [r7, #20]

	//2. Configure the speed of the GPIO pin
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	799b      	ldrb	r3, [r3, #6]
 80007de:	461a      	mov	r2, r3
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	791b      	ldrb	r3, [r3, #4]
 80007e4:	005b      	lsls	r3, r3, #1
 80007e6:	fa02 f303 	lsl.w	r3, r2, r3
 80007ea:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //Clearing
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	689a      	ldr	r2, [r3, #8]
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	791b      	ldrb	r3, [r3, #4]
 80007f6:	4619      	mov	r1, r3
 80007f8:	2303      	movs	r3, #3
 80007fa:	408b      	lsls	r3, r1
 80007fc:	43db      	mvns	r3, r3
 80007fe:	4619      	mov	r1, r3
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	400a      	ands	r2, r1
 8000806:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	6899      	ldr	r1, [r3, #8]
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	697a      	ldr	r2, [r7, #20]
 8000814:	430a      	orrs	r2, r1
 8000816:	609a      	str	r2, [r3, #8]
	temp = 0;
 8000818:	2300      	movs	r3, #0
 800081a:	617b      	str	r3, [r7, #20]

	//3. Configure the pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	79db      	ldrb	r3, [r3, #7]
 8000820:	461a      	mov	r2, r3
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	791b      	ldrb	r3, [r3, #4]
 8000826:	005b      	lsls	r3, r3, #1
 8000828:	fa02 f303 	lsl.w	r3, r2, r3
 800082c:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //Clearing
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	68da      	ldr	r2, [r3, #12]
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	791b      	ldrb	r3, [r3, #4]
 8000838:	4619      	mov	r1, r3
 800083a:	2303      	movs	r3, #3
 800083c:	408b      	lsls	r3, r1
 800083e:	43db      	mvns	r3, r3
 8000840:	4619      	mov	r1, r3
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	400a      	ands	r2, r1
 8000848:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	68d9      	ldr	r1, [r3, #12]
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	697a      	ldr	r2, [r7, #20]
 8000856:	430a      	orrs	r2, r1
 8000858:	60da      	str	r2, [r3, #12]
	temp = 0;
 800085a:	2300      	movs	r3, #0
 800085c:	617b      	str	r3, [r7, #20]

	//4. Configure the optype
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	7a1b      	ldrb	r3, [r3, #8]
 8000862:	461a      	mov	r2, r3
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	791b      	ldrb	r3, [r3, #4]
 8000868:	fa02 f303 	lsl.w	r3, r2, r3
 800086c:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //Clearing
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	685a      	ldr	r2, [r3, #4]
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	791b      	ldrb	r3, [r3, #4]
 8000878:	4619      	mov	r1, r3
 800087a:	2301      	movs	r3, #1
 800087c:	408b      	lsls	r3, r1
 800087e:	43db      	mvns	r3, r3
 8000880:	4619      	mov	r1, r3
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	400a      	ands	r2, r1
 8000888:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	6859      	ldr	r1, [r3, #4]
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	697a      	ldr	r2, [r7, #20]
 8000896:	430a      	orrs	r2, r1
 8000898:	605a      	str	r2, [r3, #4]
	temp = 0;
 800089a:	2300      	movs	r3, #0
 800089c:	617b      	str	r3, [r7, #20]

	//5. Configure the alt function
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	795b      	ldrb	r3, [r3, #5]
 80008a2:	2b02      	cmp	r3, #2
 80008a4:	d131      	bne.n	800090a <GPIO_Init+0x34e>
	{
		//Configure the alt function registers
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	791b      	ldrb	r3, [r3, #4]
 80008aa:	08db      	lsrs	r3, r3, #3
 80008ac:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	791b      	ldrb	r3, [r3, #4]
 80008b2:	f003 0307 	and.w	r3, r3, #7
 80008b6:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2));
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	7c3a      	ldrb	r2, [r7, #16]
 80008be:	3208      	adds	r2, #8
 80008c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80008c4:	7bfb      	ldrb	r3, [r7, #15]
 80008c6:	009b      	lsls	r3, r3, #2
 80008c8:	220f      	movs	r2, #15
 80008ca:	fa02 f303 	lsl.w	r3, r2, r3
 80008ce:	43db      	mvns	r3, r3
 80008d0:	4618      	mov	r0, r3
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	7c3a      	ldrb	r2, [r7, #16]
 80008d8:	4001      	ands	r1, r0
 80008da:	3208      	adds	r2, #8
 80008dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2);
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	7c3a      	ldrb	r2, [r7, #16]
 80008e6:	3208      	adds	r2, #8
 80008e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	7a5b      	ldrb	r3, [r3, #9]
 80008f0:	461a      	mov	r2, r3
 80008f2:	7bfb      	ldrb	r3, [r7, #15]
 80008f4:	009b      	lsls	r3, r3, #2
 80008f6:	fa02 f303 	lsl.w	r3, r2, r3
 80008fa:	4618      	mov	r0, r3
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	7c3a      	ldrb	r2, [r7, #16]
 8000902:	4301      	orrs	r1, r0
 8000904:	3208      	adds	r2, #8
 8000906:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 800090a:	bf00      	nop
 800090c:	3718      	adds	r7, #24
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	40023800 	.word	0x40023800
 8000918:	40013800 	.word	0x40013800
 800091c:	40013c00 	.word	0x40013c00

08000920 <SPI_PeriClockControl>:
 * @return				- none
 *
 * @Note 				- none
 */
void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 8000920:	b480      	push	{r7}
 8000922:	b083      	sub	sp, #12
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
 8000928:	460b      	mov	r3, r1
 800092a:	70fb      	strb	r3, [r7, #3]
	if (EnorDi == ENABLE)
 800092c:	78fb      	ldrb	r3, [r7, #3]
 800092e:	2b01      	cmp	r3, #1
 8000930:	d141      	bne.n	80009b6 <SPI_PeriClockControl+0x96>
	{
		if (pSPIx == SPI1)
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	4a43      	ldr	r2, [pc, #268]	; (8000a44 <SPI_PeriClockControl+0x124>)
 8000936:	4293      	cmp	r3, r2
 8000938:	d106      	bne.n	8000948 <SPI_PeriClockControl+0x28>
		{
			SPI1_PCLK_EN();
 800093a:	4b43      	ldr	r3, [pc, #268]	; (8000a48 <SPI_PeriClockControl+0x128>)
 800093c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800093e:	4a42      	ldr	r2, [pc, #264]	; (8000a48 <SPI_PeriClockControl+0x128>)
 8000940:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000944:	6453      	str	r3, [r2, #68]	; 0x44
		else if (pSPIx == SPI6)
		{
			SPI6_PCLK_DI();
		}
	}
}
 8000946:	e077      	b.n	8000a38 <SPI_PeriClockControl+0x118>
		else if (pSPIx == SPI2)
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	4a40      	ldr	r2, [pc, #256]	; (8000a4c <SPI_PeriClockControl+0x12c>)
 800094c:	4293      	cmp	r3, r2
 800094e:	d106      	bne.n	800095e <SPI_PeriClockControl+0x3e>
			SPI2_PCLK_EN();
 8000950:	4b3d      	ldr	r3, [pc, #244]	; (8000a48 <SPI_PeriClockControl+0x128>)
 8000952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000954:	4a3c      	ldr	r2, [pc, #240]	; (8000a48 <SPI_PeriClockControl+0x128>)
 8000956:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800095a:	6413      	str	r3, [r2, #64]	; 0x40
}
 800095c:	e06c      	b.n	8000a38 <SPI_PeriClockControl+0x118>
		else if (pSPIx == SPI3)
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	4a3b      	ldr	r2, [pc, #236]	; (8000a50 <SPI_PeriClockControl+0x130>)
 8000962:	4293      	cmp	r3, r2
 8000964:	d106      	bne.n	8000974 <SPI_PeriClockControl+0x54>
			SPI3_PCLK_EN();
 8000966:	4b38      	ldr	r3, [pc, #224]	; (8000a48 <SPI_PeriClockControl+0x128>)
 8000968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800096a:	4a37      	ldr	r2, [pc, #220]	; (8000a48 <SPI_PeriClockControl+0x128>)
 800096c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000970:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000972:	e061      	b.n	8000a38 <SPI_PeriClockControl+0x118>
		else if (pSPIx == SPI4)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	4a37      	ldr	r2, [pc, #220]	; (8000a54 <SPI_PeriClockControl+0x134>)
 8000978:	4293      	cmp	r3, r2
 800097a:	d106      	bne.n	800098a <SPI_PeriClockControl+0x6a>
			SPI4_PCLK_EN();
 800097c:	4b32      	ldr	r3, [pc, #200]	; (8000a48 <SPI_PeriClockControl+0x128>)
 800097e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000980:	4a31      	ldr	r2, [pc, #196]	; (8000a48 <SPI_PeriClockControl+0x128>)
 8000982:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000986:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000988:	e056      	b.n	8000a38 <SPI_PeriClockControl+0x118>
		else if (pSPIx == SPI5)
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	4a32      	ldr	r2, [pc, #200]	; (8000a58 <SPI_PeriClockControl+0x138>)
 800098e:	4293      	cmp	r3, r2
 8000990:	d106      	bne.n	80009a0 <SPI_PeriClockControl+0x80>
			SPI5_PCLK_EN();
 8000992:	4b2d      	ldr	r3, [pc, #180]	; (8000a48 <SPI_PeriClockControl+0x128>)
 8000994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000996:	4a2c      	ldr	r2, [pc, #176]	; (8000a48 <SPI_PeriClockControl+0x128>)
 8000998:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800099c:	6453      	str	r3, [r2, #68]	; 0x44
}
 800099e:	e04b      	b.n	8000a38 <SPI_PeriClockControl+0x118>
		else if (pSPIx == SPI6)
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	4a2e      	ldr	r2, [pc, #184]	; (8000a5c <SPI_PeriClockControl+0x13c>)
 80009a4:	4293      	cmp	r3, r2
 80009a6:	d147      	bne.n	8000a38 <SPI_PeriClockControl+0x118>
			SPI6_PCLK_EN();
 80009a8:	4b27      	ldr	r3, [pc, #156]	; (8000a48 <SPI_PeriClockControl+0x128>)
 80009aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ac:	4a26      	ldr	r2, [pc, #152]	; (8000a48 <SPI_PeriClockControl+0x128>)
 80009ae:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009b2:	6453      	str	r3, [r2, #68]	; 0x44
}
 80009b4:	e040      	b.n	8000a38 <SPI_PeriClockControl+0x118>
		if (pSPIx == SPI1)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	4a22      	ldr	r2, [pc, #136]	; (8000a44 <SPI_PeriClockControl+0x124>)
 80009ba:	4293      	cmp	r3, r2
 80009bc:	d106      	bne.n	80009cc <SPI_PeriClockControl+0xac>
			SPI1_PCLK_DI();
 80009be:	4b22      	ldr	r3, [pc, #136]	; (8000a48 <SPI_PeriClockControl+0x128>)
 80009c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009c2:	4a21      	ldr	r2, [pc, #132]	; (8000a48 <SPI_PeriClockControl+0x128>)
 80009c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80009c8:	6453      	str	r3, [r2, #68]	; 0x44
}
 80009ca:	e035      	b.n	8000a38 <SPI_PeriClockControl+0x118>
		else if (pSPIx == SPI2)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	4a1f      	ldr	r2, [pc, #124]	; (8000a4c <SPI_PeriClockControl+0x12c>)
 80009d0:	4293      	cmp	r3, r2
 80009d2:	d106      	bne.n	80009e2 <SPI_PeriClockControl+0xc2>
			SPI2_PCLK_DI();
 80009d4:	4b1c      	ldr	r3, [pc, #112]	; (8000a48 <SPI_PeriClockControl+0x128>)
 80009d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009d8:	4a1b      	ldr	r2, [pc, #108]	; (8000a48 <SPI_PeriClockControl+0x128>)
 80009da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80009de:	6413      	str	r3, [r2, #64]	; 0x40
}
 80009e0:	e02a      	b.n	8000a38 <SPI_PeriClockControl+0x118>
		else if (pSPIx == SPI3)
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	4a1a      	ldr	r2, [pc, #104]	; (8000a50 <SPI_PeriClockControl+0x130>)
 80009e6:	4293      	cmp	r3, r2
 80009e8:	d106      	bne.n	80009f8 <SPI_PeriClockControl+0xd8>
			SPI3_PCLK_DI();
 80009ea:	4b17      	ldr	r3, [pc, #92]	; (8000a48 <SPI_PeriClockControl+0x128>)
 80009ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ee:	4a16      	ldr	r2, [pc, #88]	; (8000a48 <SPI_PeriClockControl+0x128>)
 80009f0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80009f4:	6413      	str	r3, [r2, #64]	; 0x40
}
 80009f6:	e01f      	b.n	8000a38 <SPI_PeriClockControl+0x118>
		else if (pSPIx == SPI4)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	4a16      	ldr	r2, [pc, #88]	; (8000a54 <SPI_PeriClockControl+0x134>)
 80009fc:	4293      	cmp	r3, r2
 80009fe:	d106      	bne.n	8000a0e <SPI_PeriClockControl+0xee>
			SPI4_PCLK_DI();
 8000a00:	4b11      	ldr	r3, [pc, #68]	; (8000a48 <SPI_PeriClockControl+0x128>)
 8000a02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a04:	4a10      	ldr	r2, [pc, #64]	; (8000a48 <SPI_PeriClockControl+0x128>)
 8000a06:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000a0a:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000a0c:	e014      	b.n	8000a38 <SPI_PeriClockControl+0x118>
		else if (pSPIx == SPI5)
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	4a11      	ldr	r2, [pc, #68]	; (8000a58 <SPI_PeriClockControl+0x138>)
 8000a12:	4293      	cmp	r3, r2
 8000a14:	d106      	bne.n	8000a24 <SPI_PeriClockControl+0x104>
			SPI5_PCLK_DI();
 8000a16:	4b0c      	ldr	r3, [pc, #48]	; (8000a48 <SPI_PeriClockControl+0x128>)
 8000a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a1a:	4a0b      	ldr	r2, [pc, #44]	; (8000a48 <SPI_PeriClockControl+0x128>)
 8000a1c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000a20:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000a22:	e009      	b.n	8000a38 <SPI_PeriClockControl+0x118>
		else if (pSPIx == SPI6)
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	4a0d      	ldr	r2, [pc, #52]	; (8000a5c <SPI_PeriClockControl+0x13c>)
 8000a28:	4293      	cmp	r3, r2
 8000a2a:	d105      	bne.n	8000a38 <SPI_PeriClockControl+0x118>
			SPI6_PCLK_DI();
 8000a2c:	4b06      	ldr	r3, [pc, #24]	; (8000a48 <SPI_PeriClockControl+0x128>)
 8000a2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a30:	4a05      	ldr	r2, [pc, #20]	; (8000a48 <SPI_PeriClockControl+0x128>)
 8000a32:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000a36:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000a38:	bf00      	nop
 8000a3a:	370c      	adds	r7, #12
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bc80      	pop	{r7}
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop
 8000a44:	40013000 	.word	0x40013000
 8000a48:	40023800 	.word	0x40023800
 8000a4c:	40003800 	.word	0x40003800
 8000a50:	40003c00 	.word	0x40003c00
 8000a54:	40013400 	.word	0x40013400
 8000a58:	40015000 	.word	0x40015000
 8000a5c:	40015400 	.word	0x40015400

08000a60 <SPI_Init>:
 * @return				- none
 *
 * @Note 				- none
 */
void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b084      	sub	sp, #16
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
	//First lets configure the SPI_CR1 register
	uint32_t tempreg = 0;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	60fb      	str	r3, [r7, #12]

	//Enable peripheral clock
	SPI_PeriClockControl(pSPIHandle->pSPIx, ENABLE);
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	2101      	movs	r1, #1
 8000a72:	4618      	mov	r0, r3
 8000a74:	f7ff ff54 	bl	8000920 <SPI_PeriClockControl>

	//1. Configure the device mode
	tempreg |= pSPIHandle->SPIConfig.SPI_DeviceMode << 2;
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	791b      	ldrb	r3, [r3, #4]
 8000a7c:	009b      	lsls	r3, r3, #2
 8000a7e:	461a      	mov	r2, r3
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	4313      	orrs	r3, r2
 8000a84:	60fb      	str	r3, [r7, #12]

	//2. Configure the bus config
	if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	795b      	ldrb	r3, [r3, #5]
 8000a8a:	2b01      	cmp	r3, #1
 8000a8c:	d104      	bne.n	8000a98 <SPI_Init+0x38>
	{
		//BIDI mode should be cleared
		tempreg &= ~(1 << 15);
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000a94:	60fb      	str	r3, [r7, #12]
 8000a96:	e014      	b.n	8000ac2 <SPI_Init+0x62>
	}
	else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD)
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	795b      	ldrb	r3, [r3, #5]
 8000a9c:	2b02      	cmp	r3, #2
 8000a9e:	d104      	bne.n	8000aaa <SPI_Init+0x4a>
	{
		//BIDI mode should be set
		tempreg |= (1 << 15);
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000aa6:	60fb      	str	r3, [r7, #12]
 8000aa8:	e00b      	b.n	8000ac2 <SPI_Init+0x62>
	}
	else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY)
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	795b      	ldrb	r3, [r3, #5]
 8000aae:	2b03      	cmp	r3, #3
 8000ab0:	d107      	bne.n	8000ac2 <SPI_Init+0x62>
	{
		//BIDI mode should be cleared
		tempreg &= ~(1 << 15);
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000ab8:	60fb      	str	r3, [r7, #12]
		//TXONLY but must be set
		tempreg |= (1 << 10);
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ac0:	60fb      	str	r3, [r7, #12]

	}

	//3. Configure the SPI serial clock speed (Baud Rate)
	tempreg |= pSPIHandle->SPIConfig.SPI_SclkSpeed << 3;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	799b      	ldrb	r3, [r3, #6]
 8000ac6:	00db      	lsls	r3, r3, #3
 8000ac8:	461a      	mov	r2, r3
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	4313      	orrs	r3, r2
 8000ace:	60fb      	str	r3, [r7, #12]

	//4. Configure the DFF
	tempreg |= pSPIHandle->SPIConfig.SPI_DFF << 11;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	79db      	ldrb	r3, [r3, #7]
 8000ad4:	02db      	lsls	r3, r3, #11
 8000ad6:	461a      	mov	r2, r3
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	4313      	orrs	r3, r2
 8000adc:	60fb      	str	r3, [r7, #12]

	//5. Configure the CPOL
	tempreg |= pSPIHandle->SPIConfig.SPI_CPOL << 1;
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	7a1b      	ldrb	r3, [r3, #8]
 8000ae2:	005b      	lsls	r3, r3, #1
 8000ae4:	461a      	mov	r2, r3
 8000ae6:	68fb      	ldr	r3, [r7, #12]
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	60fb      	str	r3, [r7, #12]

	//6. Configure the CPHA
	tempreg |= pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	7a5b      	ldrb	r3, [r3, #9]
 8000af0:	461a      	mov	r2, r3
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	4313      	orrs	r3, r2
 8000af6:	60fb      	str	r3, [r7, #12]

	pSPIHandle->pSPIx->CR1 = tempreg;
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	68fa      	ldr	r2, [r7, #12]
 8000afe:	601a      	str	r2, [r3, #0]
}
 8000b00:	bf00      	nop
 8000b02:	3710      	adds	r7, #16
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}

08000b08 <SPI_GetFlagStatus>:

uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx, uint32_t FlagName)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
 8000b10:	6039      	str	r1, [r7, #0]
	if (pSPIx->SR & FlagName)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	689a      	ldr	r2, [r3, #8]
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	4013      	ands	r3, r2
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <SPI_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	e000      	b.n	8000b24 <SPI_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 8000b22:	2300      	movs	r3, #0
}
 8000b24:	4618      	mov	r0, r3
 8000b26:	370c      	adds	r7, #12
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bc80      	pop	{r7}
 8000b2c:	4770      	bx	lr

08000b2e <SPI_SendData>:
 * @return				- none
 *
 * @Note 				- Blocking API because it waits until all bytes are transmitted
 */
void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer, uint32_t Len)
{
 8000b2e:	b580      	push	{r7, lr}
 8000b30:	b084      	sub	sp, #16
 8000b32:	af00      	add	r7, sp, #0
 8000b34:	60f8      	str	r0, [r7, #12]
 8000b36:	60b9      	str	r1, [r7, #8]
 8000b38:	607a      	str	r2, [r7, #4]
	while(Len > 0)
 8000b3a:	e024      	b.n	8000b86 <SPI_SendData+0x58>
	{
		//1. Wait until TXE is set
		while(SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == FLAG_RESET);
 8000b3c:	bf00      	nop
 8000b3e:	2102      	movs	r1, #2
 8000b40:	68f8      	ldr	r0, [r7, #12]
 8000b42:	f7ff ffe1 	bl	8000b08 <SPI_GetFlagStatus>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d0f8      	beq.n	8000b3e <SPI_SendData+0x10>

		//2. Check the DFF bit in CR1
		if ((pSPIx->CR1 & (1 << SPI_CR1_DFF)))
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d00b      	beq.n	8000b70 <SPI_SendData+0x42>
		{
			//16 bit DFF
			//1. Load the data into the DR
			pSPIx->DR = *((uint16_t*)pTxBuffer);
 8000b58:	68bb      	ldr	r3, [r7, #8]
 8000b5a:	881b      	ldrh	r3, [r3, #0]
 8000b5c:	461a      	mov	r2, r3
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	60da      	str	r2, [r3, #12]
			Len -= 2;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	3b02      	subs	r3, #2
 8000b66:	607b      	str	r3, [r7, #4]
			(uint16_t*)pTxBuffer++;
 8000b68:	68bb      	ldr	r3, [r7, #8]
 8000b6a:	3301      	adds	r3, #1
 8000b6c:	60bb      	str	r3, [r7, #8]
 8000b6e:	e00a      	b.n	8000b86 <SPI_SendData+0x58>
		}
		else
		{
			//8 bit DFF
			pSPIx->DR = *pTxBuffer;
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	461a      	mov	r2, r3
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	60da      	str	r2, [r3, #12]
			Len --;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	3b01      	subs	r3, #1
 8000b7e:	607b      	str	r3, [r7, #4]
			pTxBuffer++;
 8000b80:	68bb      	ldr	r3, [r7, #8]
 8000b82:	3301      	adds	r3, #1
 8000b84:	60bb      	str	r3, [r7, #8]
	while(Len > 0)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d1d7      	bne.n	8000b3c <SPI_SendData+0xe>
		}
	}
}
 8000b8c:	bf00      	nop
 8000b8e:	bf00      	nop
 8000b90:	3710      	adds	r7, #16
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}

08000b96 <SPI_PeripheralControl>:
 * @return				- none
 *
 * @Note 				- Must configure SPI parameters before enabling
 */
void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 8000b96:	b480      	push	{r7}
 8000b98:	b083      	sub	sp, #12
 8000b9a:	af00      	add	r7, sp, #0
 8000b9c:	6078      	str	r0, [r7, #4]
 8000b9e:	460b      	mov	r3, r1
 8000ba0:	70fb      	strb	r3, [r7, #3]
	if (EnOrDi == ENABLE)
 8000ba2:	78fb      	ldrb	r3, [r7, #3]
 8000ba4:	2b01      	cmp	r3, #1
 8000ba6:	d106      	bne.n	8000bb6 <SPI_PeripheralControl+0x20>
	{
		pSPIx->CR1 |= (1 << SPI_CR1_SPE);
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
	}
}
 8000bb4:	e005      	b.n	8000bc2 <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	601a      	str	r2, [r3, #0]
}
 8000bc2:	bf00      	nop
 8000bc4:	370c      	adds	r7, #12
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bc80      	pop	{r7}
 8000bca:	4770      	bx	lr

08000bcc <SPI_SSIConfig>:
 * @return				- none
 *
 * @Note 				- This bit has an effect only when the SSM bit is set. The value of this bit is forced onto the NSS pin and the I/O value of the NSS pin is ignored.
 */
void SPI_SSIConfig(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b083      	sub	sp, #12
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
 8000bd4:	460b      	mov	r3, r1
 8000bd6:	70fb      	strb	r3, [r7, #3]
	if (EnOrDi == ENABLE)
 8000bd8:	78fb      	ldrb	r3, [r7, #3]
 8000bda:	2b01      	cmp	r3, #1
 8000bdc:	d106      	bne.n	8000bec <SPI_SSIConfig+0x20>
	{
		pSPIx->CR1 |= (1 << SPI_CR1_SSI);
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		pSPIx->CR1 &= ~(1 << SPI_CR1_SSI);
	}
}
 8000bea:	e005      	b.n	8000bf8 <SPI_SSIConfig+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SSI);
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	601a      	str	r2, [r3, #0]
}
 8000bf8:	bf00      	nop
 8000bfa:	370c      	adds	r7, #12
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bc80      	pop	{r7}
 8000c00:	4770      	bx	lr

08000c02 <SPI_SSOEConfig>:
 * @return				- none
 *
 * @Note 				-
 */
void SPI_SSOEConfig(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 8000c02:	b480      	push	{r7}
 8000c04:	b083      	sub	sp, #12
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	6078      	str	r0, [r7, #4]
 8000c0a:	460b      	mov	r3, r1
 8000c0c:	70fb      	strb	r3, [r7, #3]
	if (EnOrDi == ENABLE)
 8000c0e:	78fb      	ldrb	r3, [r7, #3]
 8000c10:	2b01      	cmp	r3, #1
 8000c12:	d106      	bne.n	8000c22 <SPI_SSOEConfig+0x20>
	{
		pSPIx->CR2 |= (1 << SPI_CR2_SSOE);
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	f043 0204 	orr.w	r2, r3, #4
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	605a      	str	r2, [r3, #4]
	}
	else
	{
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
	}
}
 8000c20:	e005      	b.n	8000c2e <SPI_SSOEConfig+0x2c>
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	f023 0204 	bic.w	r2, r3, #4
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	605a      	str	r2, [r3, #4]
}
 8000c2e:	bf00      	nop
 8000c30:	370c      	adds	r7, #12
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bc80      	pop	{r7}
 8000c36:	4770      	bx	lr

08000c38 <__libc_init_array>:
 8000c38:	b570      	push	{r4, r5, r6, lr}
 8000c3a:	4d0d      	ldr	r5, [pc, #52]	; (8000c70 <__libc_init_array+0x38>)
 8000c3c:	4c0d      	ldr	r4, [pc, #52]	; (8000c74 <__libc_init_array+0x3c>)
 8000c3e:	1b64      	subs	r4, r4, r5
 8000c40:	10a4      	asrs	r4, r4, #2
 8000c42:	2600      	movs	r6, #0
 8000c44:	42a6      	cmp	r6, r4
 8000c46:	d109      	bne.n	8000c5c <__libc_init_array+0x24>
 8000c48:	4d0b      	ldr	r5, [pc, #44]	; (8000c78 <__libc_init_array+0x40>)
 8000c4a:	4c0c      	ldr	r4, [pc, #48]	; (8000c7c <__libc_init_array+0x44>)
 8000c4c:	f000 f818 	bl	8000c80 <_init>
 8000c50:	1b64      	subs	r4, r4, r5
 8000c52:	10a4      	asrs	r4, r4, #2
 8000c54:	2600      	movs	r6, #0
 8000c56:	42a6      	cmp	r6, r4
 8000c58:	d105      	bne.n	8000c66 <__libc_init_array+0x2e>
 8000c5a:	bd70      	pop	{r4, r5, r6, pc}
 8000c5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000c60:	4798      	blx	r3
 8000c62:	3601      	adds	r6, #1
 8000c64:	e7ee      	b.n	8000c44 <__libc_init_array+0xc>
 8000c66:	f855 3b04 	ldr.w	r3, [r5], #4
 8000c6a:	4798      	blx	r3
 8000c6c:	3601      	adds	r6, #1
 8000c6e:	e7f2      	b.n	8000c56 <__libc_init_array+0x1e>
 8000c70:	08000ca4 	.word	0x08000ca4
 8000c74:	08000ca4 	.word	0x08000ca4
 8000c78:	08000ca4 	.word	0x08000ca4
 8000c7c:	08000ca8 	.word	0x08000ca8

08000c80 <_init>:
 8000c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c82:	bf00      	nop
 8000c84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c86:	bc08      	pop	{r3}
 8000c88:	469e      	mov	lr, r3
 8000c8a:	4770      	bx	lr

08000c8c <_fini>:
 8000c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c8e:	bf00      	nop
 8000c90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c92:	bc08      	pop	{r3}
 8000c94:	469e      	mov	lr, r3
 8000c96:	4770      	bx	lr
