Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Feb 20 10:39:43 2024
| Host         : LaptopMateo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file COD_LAB1_timing_summary_routed.rpt -pb COD_LAB1_timing_summary_routed.pb -rpx COD_LAB1_timing_summary_routed.rpx -warn_on_violation
| Design       : COD_LAB1
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.210ns  (logic 5.313ns (47.397%)  route 5.897ns (52.603%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  B_IBUF[3]_inst/O
                         net (fo=16, routed)          3.709     5.157    B_IBUF[3]
    SLICE_X55Y21         LUT4 (Prop_lut4_I0_O)        0.152     5.309 r  D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.188     7.497    D_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    11.210 r  D_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.210    D[0]
    W7                                                                r  D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.117ns  (logic 5.344ns (48.070%)  route 5.773ns (51.930%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  B_IBUF[3]_inst/O
                         net (fo=16, routed)          3.708     5.156    B_IBUF[3]
    SLICE_X55Y21         LUT4 (Prop_lut4_I0_O)        0.152     5.308 r  D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.065     7.374    D_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    11.117 r  D_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.117    D[3]
    V8                                                                r  D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.892ns  (logic 5.102ns (46.840%)  route 5.790ns (53.160%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  B_IBUF[3]_inst/O
                         net (fo=16, routed)          3.709     5.157    B_IBUF[3]
    SLICE_X55Y21         LUT4 (Prop_lut4_I0_O)        0.124     5.281 r  D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.081     7.362    D_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.892 r  D_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.892    D[1]
    W6                                                                r  D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.758ns  (logic 5.108ns (47.479%)  route 5.650ns (52.521%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  B_IBUF[3]_inst/O
                         net (fo=16, routed)          3.708     5.156    B_IBUF[3]
    SLICE_X55Y21         LUT4 (Prop_lut4_I0_O)        0.124     5.280 r  D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.942     7.222    D_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.758 r  D_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.758    D[2]
    U8                                                                r  D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.671ns  (logic 5.307ns (49.731%)  route 5.364ns (50.269%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  B_IBUF[3]_inst/O
                         net (fo=16, routed)          3.416     4.865    B_IBUF[3]
    SLICE_X55Y17         LUT4 (Prop_lut4_I0_O)        0.152     5.017 r  D_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.948     6.965    D_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    10.671 r  D_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.671    D[5]
    V5                                                                r  D[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            D[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.587ns  (logic 5.092ns (48.102%)  route 5.494ns (51.898%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  B_IBUF[3]_inst/O
                         net (fo=16, routed)          3.416     4.865    B_IBUF[3]
    SLICE_X55Y17         LUT4 (Prop_lut4_I0_O)        0.124     4.989 r  D_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.078     7.067    D_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.587 r  D_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.587    D[4]
    U5                                                                r  D[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.218ns  (logic 5.108ns (49.994%)  route 5.109ns (50.006%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  B_IBUF[0]_inst/O
                         net (fo=12, routed)          1.971     3.423    B_IBUF[0]
    SLICE_X14Y11         LUT4 (Prop_lut4_I1_O)        0.124     3.547 r  D_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.139     6.686    D_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.218 r  D_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.218    D[6]
    U7                                                                r  D[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.615ns  (logic 5.308ns (55.199%)  route 4.308ns (44.801%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  B_IBUF[0]_inst/O
                         net (fo=12, routed)          1.971     3.423    B_IBUF[0]
    SLICE_X14Y11         LUT4 (Prop_lut4_I2_O)        0.146     3.569 r  O_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.337     5.907    O_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.709     9.615 r  O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.615    O[0]
    U16                                                               r  O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.360ns  (logic 5.330ns (56.946%)  route 4.030ns (43.054%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  B_IBUF[3]_inst/O
                         net (fo=16, routed)          1.680     3.129    B_IBUF[3]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.150     3.279 r  O_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.349     5.628    O_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.732     9.360 r  O_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.360    O[1]
    E19                                                               r  O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            O[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.822ns  (logic 5.311ns (60.204%)  route 3.511ns (39.796%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  B_IBUF[0]_inst/O
                         net (fo=12, routed)          1.441     2.894    B_IBUF[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.152     3.046 r  O_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.070     5.115    O_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.706     8.822 r  O_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.822    O[8]
    V13                                                               r  O[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.476ns (65.298%)  route 0.785ns (34.702%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  B_IBUF[1]_inst/O
                         net (fo=16, routed)          0.443     0.672    B_IBUF[1]
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.045     0.717 r  O_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.059    O_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.261 r  O_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.261    O[2]
    U19                                                               r  O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            O[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.492ns (64.544%)  route 0.820ns (35.456%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  B_IBUF[2]_inst/O
                         net (fo=16, routed)          0.453     0.684    B_IBUF[2]
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.045     0.729 r  O_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.367     1.097    O_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.312 r  O_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.312    O[5]
    U15                                                               r  O[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            O[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.327ns  (logic 1.549ns (66.554%)  route 0.778ns (33.446%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  B_IBUF[1]_inst/O
                         net (fo=16, routed)          0.443     0.672    B_IBUF[1]
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.048     0.720 r  O_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.336     1.056    O_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.272     2.327 r  O_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.327    O[4]
    W18                                                               r  O[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.484ns (62.011%)  route 0.909ns (37.989%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  B_IBUF[1]_inst/O
                         net (fo=16, routed)          0.574     0.803    B_IBUF[1]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.045     0.848 r  O_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.336     1.184    O_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.394 r  O_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.394    O[3]
    V19                                                               r  O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            O[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.484ns (61.302%)  route 0.937ns (38.698%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  B_IBUF[2]_inst/O
                         net (fo=16, routed)          0.435     0.667    B_IBUF[2]
    SLICE_X0Y11          LUT4 (Prop_lut4_I1_O)        0.045     0.712 r  O_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.501     1.214    O_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.421 r  O_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.421    O[6]
    U14                                                               r  O[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            O[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.451ns  (logic 1.538ns (62.744%)  route 0.913ns (37.256%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  B_IBUF[2]_inst/O
                         net (fo=16, routed)          0.453     0.684    B_IBUF[2]
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.042     0.726 r  O_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.460     1.187    O_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.264     2.451 r  O_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.451    O[7]
    V14                                                               r  O[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            O[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.547ns (62.554%)  route 0.926ns (37.446%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  B_IBUF[2]_inst/O
                         net (fo=16, routed)          0.435     0.667    B_IBUF[2]
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.048     0.715 r  O_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.491     1.206    O_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.267     2.473 r  O_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.473    O[8]
    V13                                                               r  O[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.783ns  (logic 1.564ns (56.190%)  route 1.219ns (43.810%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  B_IBUF[1]_inst/O
                         net (fo=16, routed)          0.574     0.803    B_IBUF[1]
    SLICE_X0Y20          LUT3 (Prop_lut3_I2_O)        0.042     0.845 r  O_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.645     1.491    O_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.293     2.783 r  O_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.783    O[1]
    E19                                                               r  O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            O[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.943ns  (logic 1.547ns (52.561%)  route 1.396ns (47.439%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  B_IBUF[2]_inst/O
                         net (fo=16, routed)          0.732     0.964    B_IBUF[2]
    SLICE_X14Y11         LUT4 (Prop_lut4_I1_O)        0.043     1.007 r  O_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.664     1.671    O_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.272     2.943 r  O_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.943    O[0]
    U16                                                               r  O[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.317ns  (logic 1.509ns (45.500%)  route 1.808ns (54.500%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  B_IBUF[2]_inst/O
                         net (fo=16, routed)          0.732     0.964    B_IBUF[2]
    SLICE_X14Y11         LUT4 (Prop_lut4_I2_O)        0.045     1.009 r  D_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.076     2.084    D_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.317 r  D_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.317    D[6]
    U7                                                                r  D[6] (OUT)
  -------------------------------------------------------------------    -------------------





